Loading plugins phase: Elapsed time ==> 0s.172ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.436ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.048ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  test_app1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 test_app1.v -verilog
======================================================================

======================================================================
Compiling:  test_app1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 test_app1.v -verilog
======================================================================

======================================================================
Compiling:  test_app1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 -verilog test_app1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Feb 11 15:53:30 2020


======================================================================
Compiling:  test_app1.v
Program  :   vpp
Options  :    -yv2 -q10 test_app1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Feb 11 15:53:30 2020

Flattening file 'C:\Users\pearlstl\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'test_app1.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  test_app1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 -verilog test_app1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Feb 11 15:53:30 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\codegentemp\test_app1.ctl'.
Linking 'C:\Users\pearlstl\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\codegentemp\test_app1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.

tovif:  No errors.


======================================================================
Compiling:  test_app1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 -verilog test_app1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Feb 11 15:53:30 2020

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\codegentemp\test_app1.ctl'.
Linking 'C:\Users\pearlstl\Documents\PSoC Creator\4.2\Downloads ( 4.2).cylib\GraphicLCDIntf_v1_80\GraphicLCDIntf_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\codegentemp\test_app1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_15
	\I2C_MASTER:udb_clk\
	Net_98
	\I2C_MASTER:Net_973\
	Net_99
	\I2C_MASTER:Net_974\
	\I2C_MASTER:timeout_clk\
	Net_104
	\I2C_MASTER:Net_975\
	Net_102
	Net_103


Deleted 11 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_INTERFACE:status_6\ to \LCD_INTERFACE:status_7\
Aliasing \LCD_INTERFACE:status_5\ to \LCD_INTERFACE:status_7\
Aliasing \LCD_INTERFACE:status_4\ to \LCD_INTERFACE:status_7\
Aliasing \LCD_INTERFACE:status_3\ to \LCD_INTERFACE:status_7\
Aliasing \LCD_INTERFACE:status_2\ to \LCD_INTERFACE:status_7\
Aliasing zero to \LCD_INTERFACE:status_7\
Aliasing Net_86_1 to \LCD_INTERFACE:cmd\
Aliasing tmpOE__d_net_6 to tmpOE__d_net_7
Aliasing tmpOE__d_net_5 to tmpOE__d_net_7
Aliasing tmpOE__d_net_4 to tmpOE__d_net_7
Aliasing tmpOE__d_net_3 to tmpOE__d_net_7
Aliasing tmpOE__d_net_2 to tmpOE__d_net_7
Aliasing tmpOE__d_net_1 to tmpOE__d_net_7
Aliasing tmpOE__d_net_0 to tmpOE__d_net_7
Aliasing tmpOE__D_CX_net_0 to one
Aliasing tmpOE__NCS_net_0 to one
Aliasing tmpOE__NWR_net_0 to one
Aliasing tmpOE__NRD_net_0 to one
Aliasing Net_12 to \LCD_INTERFACE:status_7\
Aliasing \DISP_TICK_TIMER:Net_260\ to \LCD_INTERFACE:status_7\
Aliasing \DISP_TICK_TIMER:Net_102\ to one
Aliasing tmpOE__BACKLIGHT_CTL_net_0 to one
Aliasing tmpOE__SDA_1_net_0 to one
Aliasing tmpOE__SCL_1_net_0 to one
Aliasing \I2C_MASTER:Net_969\ to one
Aliasing \I2C_MASTER:Net_968\ to one
Removing Rhs of wire \LCD_INTERFACE:cmd\[0] = \LCD_INTERFACE:data_lsb_1\[1]
Removing Lhs of wire \LCD_INTERFACE:status_0\[13] = \LCD_INTERFACE:full\[10]
Removing Rhs of wire \LCD_INTERFACE:status_1\[14] = \LCD_INTERFACE:data_valid\[15]
Removing Lhs of wire \LCD_INTERFACE:status_6\[17] = \LCD_INTERFACE:status_7\[16]
Removing Lhs of wire \LCD_INTERFACE:status_5\[18] = \LCD_INTERFACE:status_7\[16]
Removing Lhs of wire \LCD_INTERFACE:status_4\[19] = \LCD_INTERFACE:status_7\[16]
Removing Lhs of wire \LCD_INTERFACE:status_3\[20] = \LCD_INTERFACE:status_7\[16]
Removing Lhs of wire \LCD_INTERFACE:status_2\[21] = \LCD_INTERFACE:status_7\[16]
Removing Rhs of wire zero[23] = \LCD_INTERFACE:status_7\[16]
Removing Rhs of wire Net_86_7[47] = \LCD_INTERFACE:data_lsb_7\[48]
Removing Rhs of wire Net_86_6[49] = \LCD_INTERFACE:data_lsb_6\[50]
Removing Rhs of wire Net_86_5[51] = \LCD_INTERFACE:data_lsb_5\[52]
Removing Rhs of wire Net_86_4[53] = \LCD_INTERFACE:data_lsb_4\[54]
Removing Rhs of wire Net_86_3[55] = \LCD_INTERFACE:data_lsb_3\[56]
Removing Rhs of wire Net_86_2[57] = \LCD_INTERFACE:data_lsb_2\[58]
Removing Rhs of wire Net_86_1[59] = \LCD_INTERFACE:cmd\[0]
Removing Rhs of wire Net_86_0[60] = \LCD_INTERFACE:data_lsb_0\[42]
Removing Lhs of wire tmpOE__d_net_7[63] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_6[64] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_5[65] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_4[66] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_3[67] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_2[68] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_1[69] = Net_127[46]
Removing Lhs of wire tmpOE__d_net_0[70] = Net_127[46]
Removing Lhs of wire tmpOE__D_CX_net_0[83] = one[8]
Removing Lhs of wire tmpOE__NCS_net_0[89] = one[8]
Removing Lhs of wire tmpOE__NWR_net_0[95] = one[8]
Removing Lhs of wire tmpOE__NRD_net_0[101] = one[8]
Removing Rhs of wire Net_6[107] = \DISP_TICK_TIMER:Net_57\[116]
Removing Lhs of wire Net_12[110] = zero[23]
Removing Lhs of wire \DISP_TICK_TIMER:Net_260\[112] = zero[23]
Removing Lhs of wire \DISP_TICK_TIMER:Net_266\[113] = one[8]
Removing Lhs of wire \DISP_TICK_TIMER:Net_102\[118] = one[8]
Removing Lhs of wire tmpOE__BACKLIGHT_CTL_net_0[120] = one[8]
Removing Lhs of wire tmpOE__SDA_1_net_0[126] = one[8]
Removing Lhs of wire tmpOE__SCL_1_net_0[132] = one[8]
Removing Rhs of wire \I2C_MASTER:sda_x_wire\[137] = \I2C_MASTER:Net_643_1\[138]
Removing Rhs of wire \I2C_MASTER:Net_697\[140] = \I2C_MASTER:Net_643_2\[146]
Removing Rhs of wire \I2C_MASTER:Net_1109_0\[143] = \I2C_MASTER:scl_yfb\[156]
Removing Rhs of wire \I2C_MASTER:Net_1109_1\[144] = \I2C_MASTER:sda_yfb\[157]
Removing Lhs of wire \I2C_MASTER:scl_x_wire\[147] = \I2C_MASTER:Net_643_0\[145]
Removing Lhs of wire \I2C_MASTER:Net_969\[148] = one[8]
Removing Lhs of wire \I2C_MASTER:Net_968\[149] = one[8]
Removing Lhs of wire \I2C_MASTER:tmpOE__Bufoe_scl_net_0\[159] = one[8]
Removing Lhs of wire \I2C_MASTER:tmpOE__Bufoe_sda_net_0\[161] = one[8]

------------------------------------------------------
Aliased 0 equations, 46 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for '\LCD_INTERFACE:cmd_ready\' (cost = 0):
\LCD_INTERFACE:cmd_ready\ <= (not \LCD_INTERFACE:cmd_empty\);

Note:  Expanding virtual equation for '\LCD_INTERFACE:data_ready\' (cost = 0):
\LCD_INTERFACE:data_ready\ <= (not \LCD_INTERFACE:data_empty\);


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 2 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -dcpsoc3 test_app1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.596ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Tuesday, 11 February 2020 15:53:30
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\pearlstl\Documents\_Research\projects\tcom_engineering\embed_sw\tcom_app\tcom_app\test_app1.cydsn\test_app1.cyprj -d CY8C5888LTI-LP097 test_app1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock I2C_MASTER_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK1'. Fanout=2, Signal=Net_2
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \LCD_INTERFACE:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK1, EnableOut: Constant 1
    UDB Clk/Enable \LCD_INTERFACE:StsClkEn\: with output requested to be synchronous
        ClockIn: CLOCK1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \LCD_INTERFACE:status_1\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: CLOCK1, EnableOut: \LCD_INTERFACE:status_1\:macrocell.q
</CYPRESSTAG>
Info: plm.M0038: The pin named NCS(0) at location P12[4] prevents usage of special purposes: I2C:SCL. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = d(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(0)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_0 ,
            fb => Net_133_0 ,
            pad => d(0)_PAD );
        Properties:
        {
        }

    Pin : Name = d(1)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(1)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_1 ,
            fb => Net_133_1 ,
            pad => d(1)_PAD );
        Properties:
        {
        }

    Pin : Name = d(2)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(2)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_2 ,
            fb => Net_133_2 ,
            pad => d(2)_PAD );
        Properties:
        {
        }

    Pin : Name = d(3)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(3)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_3 ,
            fb => Net_133_3 ,
            pad => d(3)_PAD );
        Properties:
        {
        }

    Pin : Name = d(4)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(4)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_4 ,
            fb => Net_133_4 ,
            pad => d(4)_PAD );
        Properties:
        {
        }

    Pin : Name = d(5)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(5)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_5 ,
            fb => Net_133_5 ,
            pad => d(5)_PAD );
        Properties:
        {
        }

    Pin : Name = d(6)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(6)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_6 ,
            fb => Net_133_6 ,
            pad => d(6)_PAD );
        Properties:
        {
        }

    Pin : Name = d(7)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => d(7)__PA ,
            oe => Net_127 ,
            pin_input => Net_86_7 ,
            fb => Net_133_7 ,
            pad => d(7)_PAD );
        Properties:
        {
        }

    Pin : Name = D_CX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D_CX(0)__PA ,
            pin_input => Net_132 ,
            pad => D_CX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NCS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NCS(0)__PA ,
            pin_input => Net_129 ,
            pad => NCS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NWR(0)__PA ,
            pin_input => Net_130 ,
            pad => NWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NRD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NRD(0)__PA ,
            pin_input => Net_131 ,
            pad => NRD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BACKLIGHT_CTL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BACKLIGHT_CTL(0)__PA ,
            pad => BACKLIGHT_CTL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA_1(0)__PA ,
            fb => \I2C_MASTER:Net_1109_1\ ,
            pin_input => \I2C_MASTER:sda_x_wire\ ,
            pad => SDA_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL_1(0)__PA ,
            fb => \I2C_MASTER:Net_1109_0\ ,
            pin_input => \I2C_MASTER:Net_643_0\ ,
            pad => SCL_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\LCD_INTERFACE:full\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \LCD_INTERFACE:cmd_not_full\ * \LCD_INTERFACE:data_not_full\
        );
        Output = \LCD_INTERFACE:full\ (fanout=1)

    MacroCell: Name=\LCD_INTERFACE:status_1\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * 
              \LCD_INTERFACE:z0_detect\
        );
        Output = \LCD_INTERFACE:status_1\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)

    MacroCell: Name=\LCD_INTERFACE:state_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_INTERFACE:data_empty\ * \LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !Net_86_1
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_0\
        );
        Output = \LCD_INTERFACE:state_3\ (fanout=10)

    MacroCell: Name=\LCD_INTERFACE:state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\
            + \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * Net_86_1
            + \LCD_INTERFACE:state_2\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * \LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_2\ (fanout=11)

    MacroCell: Name=\LCD_INTERFACE:state_1\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_INTERFACE:data_empty\ * \LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !Net_86_1
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z0_detect\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_1\ (fanout=10)

    MacroCell: Name=\LCD_INTERFACE:state_0\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LCD_INTERFACE:cmd_empty\ * !\LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:cmd_empty\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * \LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * \LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * \LCD_INTERFACE:z0_detect\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_0\ (fanout=10)

    MacroCell: Name=Net_132, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * !Net_132 * 
              Net_86_0
            + \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * Net_132 * 
              !Net_86_0
        );
        Output = Net_132 (fanout=2)

    MacroCell: Name=Net_129, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_0\
        );
        Output = Net_129 (fanout=1)

    MacroCell: Name=Net_131, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_0\
        );
        Output = Net_131 (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=Net_127, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
        );
        Output = Net_127 (fanout=8)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\LCD_INTERFACE:GraphLcd8:Lsb\
        PORT MAP (
            clock => Net_2 ,
            cs_addr_2 => \LCD_INTERFACE:state_2\ ,
            cs_addr_1 => \LCD_INTERFACE:state_1\ ,
            cs_addr_0 => \LCD_INTERFACE:state_0\ ,
            z0_comb => \LCD_INTERFACE:z0_detect\ ,
            z1_comb => \LCD_INTERFACE:z1_detect\ ,
            f0_bus_stat_comb => \LCD_INTERFACE:cmd_not_full\ ,
            f0_blk_stat_comb => \LCD_INTERFACE:cmd_empty\ ,
            f1_bus_stat_comb => \LCD_INTERFACE:data_not_full\ ,
            f1_blk_stat_comb => \LCD_INTERFACE:data_empty\ ,
            p_out_7 => Net_86_7 ,
            p_out_6 => Net_86_6 ,
            p_out_5 => Net_86_5 ,
            p_out_4 => Net_86_4 ,
            p_out_3 => Net_86_3 ,
            p_out_2 => Net_86_2 ,
            p_out_1 => Net_86_1 ,
            p_out_0 => Net_86_0 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
            d0_init = "00001000"
            d1_init = "00001001"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\LCD_INTERFACE:StsReg\
        PORT MAP (
            clock => Net_2 ,
            status_1 => \LCD_INTERFACE:status_1\ ,
            status_0 => \LCD_INTERFACE:full\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000010"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statuscell: Name =\LCD_INTERFACE:LsbReg\
        PORT MAP (
            clock => Net_2 ,
            status_7 => Net_133_7 ,
            status_6 => Net_133_6 ,
            status_5 => Net_133_5 ,
            status_4 => Net_133_4 ,
            status_3 => Net_133_3 ,
            status_2 => Net_133_2 ,
            status_1 => Net_133_1 ,
            status_0 => Net_133_0 ,
            clk_en => \LCD_INTERFACE:status_1\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "11111111"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\LCD_INTERFACE:status_1\)
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =DISP_TICK_ISR
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C_MASTER:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_MASTER:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    1 :    3 :    4 : 25.00 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :  180 :  192 :  6.25 %
  Unique P-terms              :   20 :  364 :  384 :  5.21 %
  Total P-terms               :   25 :      :      :        
  Datapath Cells              :    1 :   23 :   24 :  4.17 %
  Status Cells                :    2 :   22 :   24 :  8.33 %
    Status Registers          :    2 :      :      :        
  Control Cells               :    1 :   23 :   24 :  4.17 %
    Datapath Parallel Out     :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.138ms
Tech Mapping phase: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(12)][IoId=(6)] : BACKLIGHT_CTL(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : D_CX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : NCS(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : NRD(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : NWR(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL_1(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA_1(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : d(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : d(1) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : d(2) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : d(3) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : d(4) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : d(5) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : d(6) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : d(7) (fixed)
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.242ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.6 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    3 :   45 :   48 :   6.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.33
                   Pterms :            8.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.018ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :       9.50 :       6.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_INTERFACE:state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\
            + \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * Net_86_1
            + \LCD_INTERFACE:state_2\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * \LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_129, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_0\
        );
        Output = Net_129 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_132, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * !Net_132 * 
              Net_86_0
            + \LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * Net_132 * 
              !Net_86_0
        );
        Output = Net_132 (fanout=2)
        Properties               : 
        {
        }
}

statuscell: Name =\LCD_INTERFACE:StsReg\
    PORT MAP (
        clock => Net_2 ,
        status_1 => \LCD_INTERFACE:status_1\ ,
        status_0 => \LCD_INTERFACE:full\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000010"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_INTERFACE:state_1\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\LCD_INTERFACE:data_empty\ * \LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !Net_86_1
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z0_detect\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\LCD_INTERFACE:status_1\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * !\LCD_INTERFACE:state_0\ * 
              \LCD_INTERFACE:z0_detect\
        );
        Output = \LCD_INTERFACE:status_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_INTERFACE:state_3\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \LCD_INTERFACE:data_empty\ * \LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * !Net_86_1
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_0\
        );
        Output = \LCD_INTERFACE:state_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_127, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
        );
        Output = Net_127 (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\LCD_INTERFACE:state_0\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\LCD_INTERFACE:cmd_empty\ * !\LCD_INTERFACE:state_3\ * 
              !\LCD_INTERFACE:state_2\ * !\LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:cmd_empty\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\ * \LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:state_3\ * !\LCD_INTERFACE:state_2\ * 
              \LCD_INTERFACE:state_1\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_1\ * \LCD_INTERFACE:state_0\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              !\LCD_INTERFACE:state_0\ * \LCD_INTERFACE:z0_detect\
            + !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_1\ * 
              \LCD_INTERFACE:state_0\ * !\LCD_INTERFACE:z1_detect\
        );
        Output = \LCD_INTERFACE:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_131, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\LCD_INTERFACE:state_3\ * \LCD_INTERFACE:state_2\ * 
              !\LCD_INTERFACE:state_0\
        );
        Output = Net_131 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\LCD_INTERFACE:full\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \LCD_INTERFACE:cmd_not_full\ * \LCD_INTERFACE:data_not_full\
        );
        Output = \LCD_INTERFACE:full\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\LCD_INTERFACE:GraphLcd8:Lsb\
    PORT MAP (
        clock => Net_2 ,
        cs_addr_2 => \LCD_INTERFACE:state_2\ ,
        cs_addr_1 => \LCD_INTERFACE:state_1\ ,
        cs_addr_0 => \LCD_INTERFACE:state_0\ ,
        z0_comb => \LCD_INTERFACE:z0_detect\ ,
        z1_comb => \LCD_INTERFACE:z1_detect\ ,
        f0_bus_stat_comb => \LCD_INTERFACE:cmd_not_full\ ,
        f0_blk_stat_comb => \LCD_INTERFACE:cmd_empty\ ,
        f1_bus_stat_comb => \LCD_INTERFACE:data_not_full\ ,
        f1_blk_stat_comb => \LCD_INTERFACE:data_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000000001100000001000000000000000000001000000000000000001000000100000001000000010100000001000011111111000000001111111111111111000000000000000000000000000000000000000000000100"
        d0_init = "00001000"
        d1_init = "00001001"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\LCD_INTERFACE:LsbReg\
    PORT MAP (
        clock => Net_2 ,
        status_7 => Net_133_7 ,
        status_6 => Net_133_6 ,
        status_5 => Net_133_5 ,
        status_4 => Net_133_4 ,
        status_3 => Net_133_3 ,
        status_2 => Net_133_2 ,
        status_1 => Net_133_1 ,
        status_0 => Net_133_0 ,
        clk_en => \LCD_INTERFACE:status_1\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "11111111"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\LCD_INTERFACE:status_1\)

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C_MASTER:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C_MASTER:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =DISP_TICK_ISR
        PORT MAP (
            interrupt => Net_6 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = NRD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NRD(0)__PA ,
        pin_input => Net_131 ,
        pad => NRD(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D_CX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D_CX(0)__PA ,
        pin_input => Net_132 ,
        pad => D_CX(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = d(7)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(7)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_7 ,
        fb => Net_133_7 ,
        pad => d(7)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = d(6)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(6)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_6 ,
        fb => Net_133_6 ,
        pad => d(6)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = d(5)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(5)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_5 ,
        fb => Net_133_5 ,
        pad => d(5)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = d(4)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(4)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_4 ,
        fb => Net_133_4 ,
        pad => d(4)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = d(3)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(3)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_3 ,
        fb => Net_133_3 ,
        pad => d(3)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = d(2)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(2)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_2 ,
        fb => Net_133_2 ,
        pad => d(2)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = d(1)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(1)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_1 ,
        fb => Net_133_1 ,
        pad => d(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = d(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => d(0)__PA ,
        oe => Net_127 ,
        pin_input => Net_86_0 ,
        fb => Net_133_0 ,
        pad => d(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL_1(0)__PA ,
        fb => \I2C_MASTER:Net_1109_0\ ,
        pin_input => \I2C_MASTER:Net_643_0\ ,
        pad => SCL_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA_1(0)__PA ,
        fb => \I2C_MASTER:Net_1109_1\ ,
        pin_input => \I2C_MASTER:sda_x_wire\ ,
        pad => SDA_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = NCS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NCS(0)__PA ,
        pin_input => Net_129 ,
        pad => NCS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = NWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NWR(0)__PA ,
        pin_input => Net_130 ,
        pad => NWR(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = BACKLIGHT_CTL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BACKLIGHT_CTL(0)__PA ,
        pad => BACKLIGHT_CTL(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2 ,
            dclk_0 => Net_2_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C_MASTER:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C_MASTER:Net_1109_0\ ,
            sda_in => \I2C_MASTER:Net_1109_1\ ,
            scl_out => \I2C_MASTER:Net_643_0\ ,
            sda_out => \I2C_MASTER:sda_x_wire\ ,
            interrupt => \I2C_MASTER:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\DISP_TICK_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => \DISP_TICK_TIMER:Net_51\ ,
            cmp => \DISP_TICK_TIMER:Net_261\ ,
            irq => Net_6 );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
   2 |   6 |     * |      NONE |         CMOS_OUT |           NRD(0) | In(Net_131)
     |   7 |     * |      NONE |         CMOS_OUT |          D_CX(0) | In(Net_132)
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |             d(7) | FB(Net_133_7), In(Net_86_7), OE(Net_127)
     |   1 |     * |      NONE |         CMOS_OUT |             d(6) | FB(Net_133_6), In(Net_86_6), OE(Net_127)
     |   2 |     * |      NONE |         CMOS_OUT |             d(5) | FB(Net_133_5), In(Net_86_5), OE(Net_127)
     |   3 |     * |      NONE |         CMOS_OUT |             d(4) | FB(Net_133_4), In(Net_86_4), OE(Net_127)
     |   4 |     * |      NONE |         CMOS_OUT |             d(3) | FB(Net_133_3), In(Net_86_3), OE(Net_127)
     |   5 |     * |      NONE |         CMOS_OUT |             d(2) | FB(Net_133_2), In(Net_86_2), OE(Net_127)
     |   6 |     * |      NONE |         CMOS_OUT |             d(1) | FB(Net_133_1), In(Net_86_1), OE(Net_127)
     |   7 |     * |      NONE |         CMOS_OUT |             d(0) | FB(Net_133_0), In(Net_86_0), OE(Net_127)
-----+-----+-------+-----------+------------------+------------------+---------------------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |         SCL_1(0) | FB(\I2C_MASTER:Net_1109_0\), In(\I2C_MASTER:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |         SDA_1(0) | FB(\I2C_MASTER:Net_1109_1\), In(\I2C_MASTER:sda_x_wire\)
     |   4 |     * |      NONE |         CMOS_OUT |           NCS(0) | In(Net_129)
     |   5 |     * |      NONE |         CMOS_OUT |           NWR(0) | In(Net_130)
     |   6 |     * |      NONE |         CMOS_OUT | BACKLIGHT_CTL(0) | 
-------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 0s.902ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Users\pearlstl\Documents\PSoC Creator\4.2\Devices\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "test_app1_r.vh2" --pcf-path "test_app1.pco" --des-name "test_app1" --dsf-path "test_app1.dsf" --sdc-path "test_app1.sdc" --lib-path "test_app1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.614ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.186ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.040ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in test_app1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.391ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.178ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.806ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.807ms
API generation phase: Elapsed time ==> 0s.926ms
Dependency generation phase: Elapsed time ==> 0s.011ms
Cleanup phase: Elapsed time ==> 0s.001ms
