 
****************************************
Report : qor
Design : riscv_core
Version: G-2012.06-SP2
Date   : Wed Jan 31 13:00:48 2018
****************************************


  Timing Path Group 'clk_i'
  -----------------------------------
  Levels of Logic:              76.00
  Critical Path Length:          3.62
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.26
  Total Hold Violation:       -381.28
  No. of Hold Violations:     1566.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          2
  Hierarchical Port Count:        442
  Leaf Cell Count:              11128
  Buf/Inv Cell Count:            1148
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      9560
  Sequential Cell Count:         1568
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    11853.492147
  Noncombinational Area:  7126.139747
  Buf/Inv Area:            698.250000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:             18979.631894
  Design Area:           18979.631894


  Design Rules
  -----------------------------------
  Total Number of Nets:         12993
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: localhost.localdomain

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.02
  Logic Optimization:                 19.76
  Mapping Optimization:               71.64
  -----------------------------------------
  Overall Compile Time:              110.25
  Overall Compile Wall Clock Time:   144.97

1
