INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Jul 20 05:15:04 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 tehb1/full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Destination:            tehb1/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.000ns period=6.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clk rise@6.000ns - clk rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 0.947ns (18.987%)  route 4.041ns (81.013%))
  Logic Levels:           11  (CARRY4=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.151ns = ( 7.151 - 6.000 ) 
    Source Clock Delay      (SCD):    1.280ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=598, unset)          1.280     1.280    tehb1/clk
    SLICE_X9Y113         FDCE                                         r  tehb1/full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y113         FDCE (Prop_fdce_C_Q)         0.223     1.503 r  tehb1/full_reg_reg/Q
                         net (fo=42, routed)          0.713     2.216    tehb1/full_reg
    SLICE_X9Y110         LUT5 (Prop_lut5_I3_O)        0.049     2.265 r  tehb1/dataOutArray[0]0_carry_i_9/O
                         net (fo=2, routed)           0.245     2.510    tehb1/dataOutArray[0]0_carry_i_9_n_0
    SLICE_X9Y110         LUT6 (Prop_lut6_I2_O)        0.136     2.646 r  tehb1/data_reg[4]_i_2/O
                         net (fo=5, routed)           0.227     2.874    tehb1/data_reg[4]_i_2_n_0
    SLICE_X8Y110         LUT6 (Prop_lut6_I2_O)        0.043     2.917 r  tehb1/dataOutArray[0]0_carry_i_8/O
                         net (fo=4, routed)           0.436     3.353    tehb1/dataOutArray[0]0_carry_i_8_n_0
    SLICE_X4Y110         LUT4 (Prop_lut4_I0_O)        0.043     3.396 r  tehb1/data_reg[6]_i_2/O
                         net (fo=3, routed)           0.188     3.584    tehb1/data_reg_reg[6]_1
    SLICE_X7Y110         LUT4 (Prop_lut4_I0_O)        0.043     3.627 r  tehb1/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     3.627    cmpi2/S[2]
    SLICE_X7Y110         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.822 f  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=18, routed)          0.548     4.370    tehb1/O91[0]
    SLICE_X6Y114         LUT5 (Prop_lut5_I0_O)        0.043     4.413 f  tehb1/data_reg[0]_i_4__0/O
                         net (fo=6, routed)           0.313     4.726    control_merge5/oehb1/data_reg_reg[0]_3
    SLICE_X5Y114         LUT5 (Prop_lut5_I4_O)        0.043     4.769 r  control_merge5/oehb1/Memory_reg[7][0]_srl8_i_1/O
                         net (fo=14, routed)          0.389     5.158    control_merge5/oehb1/data_reg_reg[0]_0
    SLICE_X7Y116         LUT5 (Prop_lut5_I1_O)        0.043     5.201 r  control_merge5/oehb1/full_reg_i_7/O
                         net (fo=1, routed)           0.193     5.394    fork7/generateBlocks[0].regblock/full_reg_reg
    SLICE_X7Y114         LUT4 (Prop_lut4_I1_O)        0.043     5.437 r  fork7/generateBlocks[0].regblock/full_reg_i_3__1/O
                         net (fo=7, routed)           0.486     5.923    fork3/generateBlocks[0].regblock/data_reg_reg[7]_0
    SLICE_X8Y113         LUT6 (Prop_lut6_I2_O)        0.043     5.966 r  fork3/generateBlocks[0].regblock/data_reg[7]_i_1/O
                         net (fo=8, routed)           0.301     6.268    tehb1/data_reg_reg[7]_1[0]
    SLICE_X9Y110         FDCE                                         r  tehb1/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.000     6.000 r  
                                                      0.000     6.000 r  clk (IN)
                         net (fo=598, unset)          1.151     7.151    tehb1/clk
    SLICE_X9Y110         FDCE                                         r  tehb1/data_reg_reg[0]/C
                         clock pessimism              0.107     7.258    
                         clock uncertainty           -0.035     7.223    
    SLICE_X9Y110         FDCE (Setup_fdce_C_CE)      -0.201     7.022    tehb1/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.022    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.754    




