Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot counter_tb_behav xil_defaultlib.counter_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture rtl of entity xil_defaultlib.up_down_counter_4bit [up_down_counter_4bit_default]
Compiling architecture counter_circuit_4_bit_up_down_counter_4bit_0_0_arch of entity xil_defaultlib.counter_circuit_4_bit_up_down_counter_4bit_0_0 [counter_circuit_4_bit_up_down_co...]
Compiling module xil_defaultlib.counter_circuit_4_bit
Compiling module xil_defaultlib.counter_circuit_4_bit_wrapper
Compiling architecture tb_behav of entity xil_defaultlib.counter_tb
Built simulation snapshot counter_tb_behav
