# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab1.srcs/sources_1/imports/files/gate.v"
verilog xil_defaultlib  "../../../Lab1.srcs/sim_1/imports/files/tb_gate.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
