// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module TileResetSetter(
  input         clock,
                reset,
                auto_clock_in_member_allClocks_tileClockGroup_boom_tile_2_clock,
                auto_clock_in_member_allClocks_tileClockGroup_boom_tile_2_reset,
                auto_clock_in_member_allClocks_tileClockGroup_tile_1_clock,
                auto_clock_in_member_allClocks_tileClockGroup_tile_1_reset,
                auto_clock_in_member_allClocks_tileClockGroup_tile_0_clock,
                auto_clock_in_member_allClocks_tileClockGroup_tile_0_reset,
                auto_clock_in_member_allClocks_uncore_clock,
                auto_clock_in_member_allClocks_uncore_reset,
                auto_clock_in_member_allClocks_fbus_clock,
                auto_clock_in_member_allClocks_fbus_reset,
                auto_tl_in_a_valid,
  input  [2:0]  auto_tl_in_a_bits_opcode,
                auto_tl_in_a_bits_param,
  input  [1:0]  auto_tl_in_a_bits_size,
  input  [9:0]  auto_tl_in_a_bits_source,
  input  [20:0] auto_tl_in_a_bits_address,
  input  [7:0]  auto_tl_in_a_bits_mask,
  input  [63:0] auto_tl_in_a_bits_data,
  input         auto_tl_in_a_bits_corrupt,
                auto_tl_in_d_ready,
  output        auto_clock_out_member_allClocks_tileClockGroup_boom_tile_2_clock,
                auto_clock_out_member_allClocks_tileClockGroup_boom_tile_2_reset,
                auto_clock_out_member_allClocks_tileClockGroup_tile_1_clock,
                auto_clock_out_member_allClocks_tileClockGroup_tile_1_reset,
                auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock,
                auto_clock_out_member_allClocks_tileClockGroup_tile_0_reset,
                auto_clock_out_member_allClocks_uncore_clock,
                auto_clock_out_member_allClocks_uncore_reset,
                auto_clock_out_member_allClocks_fbus_clock,
                auto_clock_out_member_allClocks_fbus_reset,
                auto_tl_in_a_ready,
                auto_tl_in_d_valid,
  output [2:0]  auto_tl_in_d_bits_opcode,
  output [1:0]  auto_tl_in_d_bits_size,
  output [9:0]  auto_tl_in_d_bits_source,
  output [63:0] auto_tl_in_d_bits_data
);

  wire       out_woready_1;	// @[RegisterRouter.scala:82:24]
  wire       _out_wofireMux_T_2;	// @[RegisterRouter.scala:82:24]
  wire       out_iindex;	// @[RegisterRouter.scala:82:24]
  wire       _r_tile_resets_2_io_q;	// @[TileResetSetter.scala:33:15]
  wire       _r_tile_resets_1_io_q;	// @[TileResetSetter.scala:33:15]
  wire       _r_tile_resets_0_io_q;	// @[TileResetSetter.scala:33:15]
  wire       out_front_bits_read = auto_tl_in_a_bits_opcode == 3'h4;	// @[RegisterRouter.scala:71:36]
  wire       _out_out_bits_data_WIRE_1 = auto_tl_in_a_bits_address[11:4] == 8'h0;	// @[Bitwise.scala:77:12, Edges.scala:191:34, RegisterRouter.scala:72:19, :82:24]
  assign out_iindex = auto_tl_in_a_bits_address[3];	// @[RegisterRouter.scala:82:24]
  assign _out_wofireMux_T_2 = auto_tl_in_a_valid & auto_tl_in_d_ready & ~out_front_bits_read;	// @[RegisterRouter.scala:71:36, :82:24]
  assign out_woready_1 = _out_wofireMux_T_2 & ~out_iindex & _out_out_bits_data_WIRE_1;	// @[RegisterRouter.scala:82:24]
  wire [2:0] bundleIn_0_d_bits_opcode = {2'h0, out_front_bits_read};	// @[RegisterRouter.scala:71:36, :97:19]
  TLMonitor_93 monitor (	// @[Nodes.scala:24:25]
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (auto_tl_in_d_ready),
    .io_in_a_valid        (auto_tl_in_a_valid),
    .io_in_a_bits_opcode  (auto_tl_in_a_bits_opcode),
    .io_in_a_bits_param   (auto_tl_in_a_bits_param),
    .io_in_a_bits_size    (auto_tl_in_a_bits_size),
    .io_in_a_bits_source  (auto_tl_in_a_bits_source),
    .io_in_a_bits_address (auto_tl_in_a_bits_address),
    .io_in_a_bits_mask    (auto_tl_in_a_bits_mask),
    .io_in_a_bits_corrupt (auto_tl_in_a_bits_corrupt),
    .io_in_d_ready        (auto_tl_in_d_ready),
    .io_in_d_valid        (auto_tl_in_a_valid),
    .io_in_d_bits_opcode  (bundleIn_0_d_bits_opcode),	// @[RegisterRouter.scala:97:19]
    .io_in_d_bits_size    (auto_tl_in_a_bits_size),
    .io_in_d_bits_source  (auto_tl_in_a_bits_source)
  );
  AsyncResetRegVec_w1_i0_16 r_tile_resets_0 (	// @[TileResetSetter.scala:33:15]
    .clock (clock),
    .reset (auto_clock_in_member_allClocks_tileClockGroup_tile_0_reset),
    .io_d  (auto_tl_in_a_bits_data[0]),	// @[RegisterRouter.scala:82:24]
    .io_en (out_woready_1 & auto_tl_in_a_bits_mask[0]),	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
    .io_q  (_r_tile_resets_0_io_q)
  );
  AsyncResetRegVec_w1_i0_16 r_tile_resets_1 (	// @[TileResetSetter.scala:33:15]
    .clock (clock),
    .reset (auto_clock_in_member_allClocks_tileClockGroup_tile_1_reset),
    .io_d  (auto_tl_in_a_bits_data[32]),	// @[RegisterRouter.scala:82:24]
    .io_en (out_woready_1 & auto_tl_in_a_bits_mask[4]),	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
    .io_q  (_r_tile_resets_1_io_q)
  );
  AsyncResetRegVec_w1_i0_16 r_tile_resets_2 (	// @[TileResetSetter.scala:33:15]
    .clock (clock),
    .reset (auto_clock_in_member_allClocks_tileClockGroup_boom_tile_2_reset),
    .io_d  (auto_tl_in_a_bits_data[0]),	// @[RegisterRouter.scala:82:24]
    .io_en (_out_wofireMux_T_2 & out_iindex & _out_out_bits_data_WIRE_1 & auto_tl_in_a_bits_mask[0]),	// @[Bitwise.scala:28:17, RegisterRouter.scala:82:24]
    .io_q  (_r_tile_resets_2_io_q)
  );
  assign auto_clock_out_member_allClocks_tileClockGroup_boom_tile_2_clock = auto_clock_in_member_allClocks_tileClockGroup_boom_tile_2_clock;
  assign auto_clock_out_member_allClocks_tileClockGroup_boom_tile_2_reset = _r_tile_resets_2_io_q | auto_clock_in_member_allClocks_tileClockGroup_boom_tile_2_reset;	// @[TileResetSetter.scala:33:15, :56:38]
  assign auto_clock_out_member_allClocks_tileClockGroup_tile_1_clock = auto_clock_in_member_allClocks_tileClockGroup_tile_1_clock;
  assign auto_clock_out_member_allClocks_tileClockGroup_tile_1_reset = _r_tile_resets_1_io_q | auto_clock_in_member_allClocks_tileClockGroup_tile_1_reset;	// @[TileResetSetter.scala:33:15, :56:38]
  assign auto_clock_out_member_allClocks_tileClockGroup_tile_0_clock = auto_clock_in_member_allClocks_tileClockGroup_tile_0_clock;
  assign auto_clock_out_member_allClocks_tileClockGroup_tile_0_reset = _r_tile_resets_0_io_q | auto_clock_in_member_allClocks_tileClockGroup_tile_0_reset;	// @[TileResetSetter.scala:33:15, :56:38]
  assign auto_clock_out_member_allClocks_uncore_clock = auto_clock_in_member_allClocks_uncore_clock;
  assign auto_clock_out_member_allClocks_uncore_reset = auto_clock_in_member_allClocks_uncore_reset;
  assign auto_clock_out_member_allClocks_fbus_clock = auto_clock_in_member_allClocks_fbus_clock;
  assign auto_clock_out_member_allClocks_fbus_reset = auto_clock_in_member_allClocks_fbus_reset;
  assign auto_tl_in_a_ready = auto_tl_in_d_ready;
  assign auto_tl_in_d_valid = auto_tl_in_a_valid;
  assign auto_tl_in_d_bits_opcode = bundleIn_0_d_bits_opcode;	// @[RegisterRouter.scala:97:19]
  assign auto_tl_in_d_bits_size = auto_tl_in_a_bits_size;
  assign auto_tl_in_d_bits_source = auto_tl_in_a_bits_source;
  assign auto_tl_in_d_bits_data = {31'h0, _out_out_bits_data_WIRE_1 ? (out_iindex ? {32'h0, _r_tile_resets_2_io_q} : {_r_tile_resets_1_io_q, 31'h0, _r_tile_resets_0_io_q}) : 33'h0};	// @[Cat.scala:33:92, MuxLiteral.scala:49:{10,48}, RegisterRouter.scala:82:24, TileResetSetter.scala:33:15]
endmodule

