V "GNAT Lib v2018"
A -O0
A -gnatA
A --RTS=D:\gnat\2018-arm-elf\arm-eabi\lib\gnat\ravenscar-sfp-microbit\
A -mlittle-endian
A -mthumb
A -mfloat-abi=soft
A -mcpu=cortex-m0
A -gnata
A -fcallgraph-info=su
A -fcallgraph-info=su
A -g
A -gnatwa
A -gnatQ
A -gnatw.X
A -ffunction-sections
A -fdata-sections
P DB ZX

RN
RV NO_IMPLEMENTATION_ATTRIBUTES
RV NO_IMPLEMENTATION_PRAGMAS
RV NO_IMPLEMENTATION_RESTRICTIONS
RR NO_ELABORATION_CODE
RV SPARK_05

U nrf51_svd.spi%s	nrf51_svd-spi.ads	404e1281 NE OO PR PK IU
W hal%s			hal.ads			hal.ali
W nrf51_svd%s		nrf51_svd.ads		nrf51_svd.ali
W system%s		system.ads		system.ali

D hal.ads		20180927154656 2b42c80e hal%s
D interfac.ads		20180524194940 5ab55268 interfaces%s
D nrf51_svd.ads		20180927154656 a764dc2d nrf51_svd%s
D nrf51_svd-spi.ads	20180927154656 d8f87c63 nrf51_svd.spi%s
D system.ads		20181030114412 14907ac1 system%s
X 1 hal.ads
34K9*HAL 166e8 4|36w6 73r23 77r23 115r23 119r23 147r23 157r29 165r23 175r29
. 182r23 239r23 268r23 285r30 293r30 295r30 297r30 303r30
39M9*UInt2 4|73r27 115r27
53M9*UInt8<2|63M9> 4|157r33 175r33
81M9*UInt24 4|165r27 182r27
91M9*UInt29 4|77r27 119r27 147r27 239r27
95M9*UInt31 4|268r27
97M9*UInt32<2|74M9> 4|285r34 293r34 295r34 297r34 303r34
X 2 interfac.ads
63M9*Unsigned_8
74M9*Unsigned_32
X 3 nrf51_svd.ads
40K9*NRF51_SVD 114e14 4|39r9 145r46 233r45 235r44 237r44 266r44 334r5
X 4 nrf51_svd-spi.ads
39K19*SPI 3|40k9 4|145r56 233r55 235r54 237r54 266r54 334l15 334e18
47E9*INTENSET_READY_Field 53e6 54r8
50n7*Disabled{47E9} 55r7
52n7*Enabled{47E9} 56r7
59E9*INTENSET_READY_Field_1 65e6 66r8 75r23
62n7*Intenset_Ready_Field_Reset{59E9} 67r7 75r49
64n7*Set{59E9} 68r7
71R9*INTENSET_Register 79e6 82r8 287r30
73m7*Reserved_0_1{1|39M9} 83r7
75e7*READY{59E9} 84r7
77m7*Reserved_3_31{1|91M9} 85r7
89E9*INTENCLR_READY_Field 95e6 96r8
92n7*Disabled{89E9} 97r7
94n7*Enabled{89E9} 98r7
101E9*INTENCLR_READY_Field_1 107e6 108r8 117r23
104n7*Intenclr_Ready_Field_Reset{101E9} 109r7 117r49
106n7*Clear{101E9} 110r7
113R9*INTENCLR_Register 121e6 124r8 289r30
115m7*Reserved_0_1{1|39M9} 125r7
117e7*READY{101E9} 126r7
119m7*Reserved_3_31{1|91M9} 127r7
131E9*ENABLE_ENABLE_Field 137e6 138r8 145r23
134n7*Disabled{131E9} 139r7 145r60
136n7*Enabled{131E9} 140r7
143R9*ENABLE_Register 149e6 152r8 291r30
145e7*ENABLE{131E9} 153r7
147m7*Reserved_3_31{1|91M9} 154r7
157M12*RXD_RXD_Field{1|53M9} 163r23
160R9*RXD_Register 167e6 170r8 299r30
163m7*RXD{157M12} 171r7
165m7*Reserved_8_31{1|81M9} 172r7
175M12*TXD_TXD_Field{1|53M9} 180r23
178R9*TXD_Register 184e6 187r8 301r30
180m7*TXD{175M12} 188r7
182m7*Reserved_8_31{1|81M9} 189r7
193E9*CONFIG_ORDER_Field 199e6 200r8 233r23
196n7*Msbfirst{193E9} 201r7 233r59
198n7*Lsbfirst{193E9} 202r7
205E9*CONFIG_CPHA_Field 213e6 214r8 235r23
209n7*Leading{205E9} 215r7 235r58
212n7*Trailing{205E9} 216r7
219E9*CONFIG_CPOL_Field 225e6 226r8 237r23
222n7*Activehigh{219E9} 227r7 237r58
224n7*Activelow{219E9} 228r7
231R9*CONFIG_Register 241e6 244r8 305r30
233e7*ORDER{193E9} 245r7
235e7*CPHA{205E9} 246r7
237e7*CPOL{219E9} 247r7
239m7*Reserved_3_31{1|91M9} 248r7
252E9*POWER_POWER_Field 258e6 259r8 266r23
255n7*Disabled{252E9} 260r7 266r58
257n7*Enabled{252E9} 261r7
264R9*POWER_Register 270e6 273r8 307r30
266e7*POWER{252E9} 274r7
268m7*Reserved_1_31{1|95M9} 275r7
283R9*SPI_Peripheral 309e6 311r8 327r26 331r26
285m7*EVENTS_READY{1|97M9} 312r7
287r7*INTENSET{71R9} 313r7
289r7*INTENCLR{113R9} 314r7
291r7*ENABLE{143R9} 315r7
293m7*PSELSCK{1|97M9} 316r7
295m7*PSELMOSI{1|97M9} 317r7
297m7*PSELMISO{1|97M9} 318r7
299r7*RXD{160R9} 319r7
301r7*TXD{178R9} 320r7
303m7*FREQUENCY{1|97M9} 321r7
305r7*CONFIG{231R9} 322r7
307r7*POWER{264R9} 323r7
327r4*SPI0_Periph{283R9}
331r4*SPI1_Periph{283R9}
X 5 system.ads
55K9*System 4|37w6 80r24 122r24 150r24 168r24 185r24 242r24 271r24 328r30
. 332r30 5|175e11
85M9*Address 4|328r30 332r30
109n41*Low_Order_First{109E9} 4|80r31 122r31 150r31 168r31 185r31 242r31
. 271r31

