================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.2
  Build date: Thu Jun 13 16:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Running '/opt/xilinx/Vivado_HLS/2013.2/Linux_x86_64/bin/vivado_hls_bin'
            for user 'kl694' on host 'amdpool-03' (Linux_x86_64 version 2.6.18-371.8.1.el5) on Sun Dec 07 14:22:20 EST 2014
            in directory '/home/student/kl694/ece5775/final'
@I [HLS-10] Opening project '/home/student/kl694/ece5775/final/hls.prj'.
@I [HLS-10] Adding design file 'combine.cpp' to the project.
@I [HLS-10] Adding test bench file 'combine_test.cpp' to the project.
@I [HLS-10] Adding design file 'cordic.cpp' to the project.
@I [HLS-10] Adding design file 'fft.cpp' to the project.
@I [HLS-10] Adding design file 'pitchshifting.cpp' to the project.
@I [HLS-10] Opening solution '/home/student/kl694/ece5775/final/hls.prj/solution2'.
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'pitchshifting.cpp' ... 
@I [HLS-10] Analyzing design file 'fft.cpp' ... 
@I [HLS-10] Analyzing design file 'cordic.cpp' ... 
@I [HLS-10] Importing test bench file 'combine_test.cpp' ... 
@I [HLS-10] Analyzing design file 'combine.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all loops for pipelining in function 'cordic' (cordic.cpp:29).
@I [XFORM-502] Unrolling all loops for pipelining in function 'cordic_sqrt' (cordic.cpp:82).
@W [XFORM-505] Ignored pipeline directive for loop 'Loop-1' (cordic.cpp:100) because its parent loop or function is pipelined.
.@I [XFORM-502] Unrolling all loops for pipelining in function 'cordic_atan' (cordic.cpp:57).
@W [XFORM-505] Ignored pipeline directive for loop 'Loop-1' (cordic.cpp:67) because its parent loop or function is pipelined.
.@I [XFORM-501] Unrolling loop 'Loop-1' (cordic.cpp:38) in function 'cordic' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (cordic.cpp:100) in function 'cordic_sqrt' completely.
@I [XFORM-501] Unrolling loop 'Loop-1' (cordic.cpp:67) in function 'cordic_atan' completely.
@I [XFORM-602] Inlining function 'swap' into 'bitrp' (fft.cpp:25) automatically.
@I [XFORM-602] Inlining function 'cordic_sin_cos' into 'pitchshifting' (pitchshifting.cpp:51) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock from (pitchshifting.cpp:65) to (pitchshifting.cpp:67) in function 'ap_fixed_fmod'... converting 3 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (cordic.cpp:29) to (cordic.cpp:55) in function 'cordic'... converting 95 basic blocks.
@I [XFORM-401] Performing if-conversion on hyperblock from (cordic.cpp:57) to (cordic.cpp:80) in function 'cordic_atan'... converting 76 basic blocks.
@I [XFORM-602] Inlining function 'ap_fixed_fmod' into 'pitchshifting' (pitchshifting.cpp:22) automatically.
@I [XFORM-11] Balancing expressions in function 'cordic_atan' (cordic.cpp:57)...18 expression(s) balanced.
@I [HLS-111] Elapsed time: 38.83 seconds; current memory usage: 170 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'combine' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'bitrp' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.11 seconds; current memory usage: 170 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'bitrp' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.61 seconds; current memory usage: 171 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.36 seconds; current memory usage: 172 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cordic_sqrt' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'cordic_sqrt'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 36.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.64 seconds; current memory usage: 174 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cordic_sqrt' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.83 seconds; current memory usage: 175 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cordic_atan' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'cordic_atan'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 12.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.79 seconds; current memory usage: 177 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cordic_atan' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.46 seconds; current memory usage: 178 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cal_mag_phase' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 37.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.59 seconds; current memory usage: 178 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cal_mag_phase' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.28 seconds; current memory usage: 179 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining function 'cordic'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 21.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.73 seconds; current memory usage: 181 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.7 seconds; current memory usage: 183 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'IFFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.32 seconds; current memory usage: 183 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'IFFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.4 seconds; current memory usage: 184 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'pitchshifting' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 24.
@I [SCHED-61] Pipelining loop 'Loop 2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 46.
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 10.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.26 seconds; current memory usage: 185 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'pitchshifting' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.83 seconds; current memory usage: 187 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'combine' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 3'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 7.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 1.25 seconds; current memory usage: 188 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'combine' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 1.07 seconds; current memory usage: 189 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'bitrp' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'bitrp'.
@I [HLS-111] Elapsed time: 1.11 seconds; current memory usage: 191 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'FFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: combine_mul_32s_14s_45_3|combine_mul_32s_14s_45_3_U3.
@I [RTGEN-100] Module generated: combine_mul_32s_20ns_52_3|combine_mul_32s_20ns_52_3_U4.
@I [RTGEN-100] Module generated: combine_mul_32s_20ns_52_3|combine_mul_32s_20ns_52_3_U5.
@I [RTGEN-100] Module generated: combine_mul_32s_14s_45_3|combine_mul_32s_14s_45_3_U6.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_32_6|combine_mul_32s_32s_32_6_U7.
@I [RTGEN-100] Module generated: combine_sdiv_32ns_32s_32_35|combine_sdiv_32ns_32s_32_35_U8.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U9.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U10.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U11.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U12.
@I [RTGEN-100] Finished creating RTL model for 'FFT'.
@I [HLS-111] Elapsed time: 0.17 seconds; current memory usage: 192 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cordic_sqrt' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: combine_mul_32s_20ns_52_3|combine_mul_32s_20ns_52_3_U16.
@I [RTGEN-100] Finished creating RTL model for 'cordic_sqrt'.
@I [HLS-111] Elapsed time: 1.15 seconds; current memory usage: 197 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cordic_atan' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'cordic_atan'.
@I [HLS-111] Elapsed time: 1.46 seconds; current memory usage: 205 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cal_mag_phase' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'cal_mag_phase'.
@I [HLS-111] Elapsed time: 0.84 seconds; current memory usage: 210 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'cordic' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'cordic'.
@I [HLS-111] Elapsed time: 0.69 seconds; current memory usage: 214 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'IFFT' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: combine_mul_32s_13ns_45_3|combine_mul_32s_13ns_45_3_U26.
@I [RTGEN-100] Module generated: combine_mul_32s_20ns_52_3|combine_mul_32s_20ns_52_3_U27.
@I [RTGEN-100] Module generated: combine_mul_32s_20ns_52_3|combine_mul_32s_20ns_52_3_U28.
@I [RTGEN-100] Module generated: combine_mul_32s_13ns_45_3|combine_mul_32s_13ns_45_3_U29.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_32_6|combine_mul_32s_32s_32_6_U30.
@I [RTGEN-100] Module generated: combine_sdiv_32ns_32s_32_35|combine_sdiv_32ns_32s_32_35_U31.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U32.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U33.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U34.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U35.
@I [RTGEN-100] Finished creating RTL model for 'IFFT'.
@I [HLS-111] Elapsed time: 1.23 seconds; current memory usage: 222 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'pitchshifting' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Module generated: combine_mul_52s_53ns_105_11|combine_mul_52s_53ns_105_11_U38.
@I [RTGEN-100] Module generated: combine_mul_32s_23ns_52_3|combine_mul_32s_23ns_52_3_U39.
@I [RTGEN-100] Module generated: combine_mul_52s_53ns_105_11|combine_mul_52s_53ns_105_11_U40.
@I [RTGEN-100] Module generated: combine_mul_32s_23ns_52_3|combine_mul_32s_23ns_52_3_U41.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U42.
@I [RTGEN-100] Module generated: combine_mul_32s_32s_52_6|combine_mul_32s_32s_52_6_U43.
@I [RTGEN-100] Module generated: combine_mul_20ns_32s_52_3|combine_mul_20ns_32s_52_3_U44.
@I [RTGEN-100] Module generated: combine_mul_52s_20ns_72_6|combine_mul_52s_20ns_72_6_U45.
@I [RTGEN-100] Finished creating RTL model for 'pitchshifting'.
@I [HLS-111] Elapsed time: 1.09 seconds; current memory usage: 226 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'combine' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'combine/currentFrameWindowed_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'combine/imag_V' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'combine' to 'ap_ctrl_hs'.
@I [RTGEN-100] Module generated: combine_mul_40ns_20ns_60_4|combine_mul_40ns_20ns_60_4_U54.
@I [RTGEN-100] Finished creating RTL model for 'combine'.
@I [HLS-111] Elapsed time: 1.6 seconds; current memory usage: 231 MB.
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_14s_45_3_Mul3S_0'
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_20ns_52_3_Mul3S_1'
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_32s_32_6_MulnS_0'
@I [RTMG-282] Generating pipelined core: 'combine_sdiv_32ns_32s_32_35_div'
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_32s_52_6_MulnS_1'
@I [RTMG-278] Implementing memory 'FFT_wreal_V_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_13ns_45_3_Mul3S_2'
@I [RTMG-282] Generating pipelined core: 'combine_mul_52s_53ns_105_11_MulnS_2'
@I [RTMG-282] Generating pipelined core: 'combine_mul_32s_23ns_52_3_Mul3S_3'
@I [RTMG-282] Generating pipelined core: 'combine_mul_20ns_32s_52_3_Mul3S_4'
@I [RTMG-282] Generating pipelined core: 'combine_mul_52s_20ns_72_6_MulnS_3'
@I [RTMG-279] Implementing memory 'pitchshifting_wn_V_1_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'pitchshifting_deltaPhiPrimeMod_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'pitchshifting_phaseCumulative_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'pitchshifting_real_V_ram' using block RAMs.
@I [RTMG-282] Generating pipelined core: 'combine_mul_40ns_20ns_60_4_Mul4S_0'
@I [RTMG-279] Implementing memory 'combine_input_V_rom' using auto ROMs.
@I [RTMG-278] Implementing memory 'combine_currentFrame_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'combine_magFrame_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'combine_phaseFrame_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'combine_previousPhase_V_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'combine_time_domain_V_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'combine'.
@I [WVHDL-304] Generating RTL VHDL for 'combine'.
@I [WVLOG-307] Generating RTL Verilog for 'combine'.
@I [HLS-112] Total elapsed time: 192.732 seconds; peak memory usage: 231 MB.
@I [LIC-101] Checked in feature [HLS]
