Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Feb 28 16:05:13 2023
| Host         : HW-GRMF1-PC016 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file AHBLITE_SYS_timing_summary_routed.rpt -pb AHBLITE_SYS_timing_summary_routed.pb -rpx AHBLITE_SYS_timing_summary_routed.rpx -warn_on_violation
| Design       : AHBLITE_SYS
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        
SYNTH-10   Warning           Wide multiplier              3           
SYNTH-16   Warning           Address collision            9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1114)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2710)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1114)
---------------------------
 There are 1114 register/latch pins with no clock driven by root clock pin: clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2710)
---------------------------------------------------
 There are 2710 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         9.194        0.000                      0                    1        0.266        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.194ns  (required time - arrival time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.438ns (54.725%)  route 0.362ns (45.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.863ns = ( 13.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.119ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.880 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.240     4.119    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.341     4.460 f  clk_div_reg/Q
                         net (fo=2, routed)           0.362     4.822    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.097     4.919 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     4.919    clk_div_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.726 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.137    13.863    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism              0.256    14.119    
                         clock uncertainty           -0.035    14.084    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.030    14.114    clk_div_reg
  -------------------------------------------------------------------
                         required time                         14.114    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  9.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.048%)  route 0.171ns (47.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  clk_div_reg/Q
                         net (fo=2, routed)           0.171     1.758    clk_div
    SLICE_X36Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.803 r  clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.803    clk_div_i_1_n_0
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    CLK_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clk_div_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.091     1.537    clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2720 Endpoints
Min Delay          2720 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Cvpax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.585ns  (logic 2.479ns (10.977%)  route 20.106ns (89.023%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          2.018    22.585    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X62Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Cvpax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Mboax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.463ns  (logic 2.479ns (11.036%)  route 19.984ns (88.964%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.897    22.463    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X63Y28         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Mboax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Tjvax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.436ns  (logic 2.479ns (11.049%)  route 19.957ns (88.951%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.870    22.436    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X64Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Tjvax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.370ns  (logic 6.755ns (30.197%)  route 15.615ns (69.803%))
  Logic Levels:           20  (CARRY4=3 DSP48E1=2 FDRE=1 LUT2=2 LUT4=1 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.539     5.932    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.097     6.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_65/O
                         net (fo=23, routed)          1.576     7.605    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_65_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.097     7.702 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_94/O
                         net (fo=1, routed)           0.603     8.305    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_94_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.097     8.402 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           0.821     9.223    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.097     9.320 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           0.697    10.016    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.980    12.996 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.052    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    14.159 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.888    15.047    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.097    15.144 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    15.144    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.546 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.546    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.638 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.638    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.795 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/O[0]
                         net (fo=1, routed)           0.923    16.718    u_CORTEXM0INTEGRATION/u_logic/p_1_in62_in
    SLICE_X49Y19         LUT5 (Prop_lut5_I0_O)        0.213    16.931 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8/O
                         net (fo=1, routed)           0.599    17.530    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_8_n_0
    SLICE_X49Y21         LUT6 (Prop_lut6_I0_O)        0.247    17.777 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4/O
                         net (fo=1, routed)           0.592    18.370    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_4_n_0
    SLICE_X49Y22         LUT5 (Prop_lut5_I4_O)        0.097    18.467 r  u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2/O
                         net (fo=2, routed)           0.534    19.000    u_CORTEXM0INTEGRATION/u_logic/Yrspw6_i_2_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.097    19.097 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44/O
                         net (fo=1, routed)           0.109    19.206    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_44_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I0_O)        0.097    19.303 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36/O
                         net (fo=2, routed)           0.289    19.592    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_36_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.097    19.689 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14/O
                         net (fo=2, routed)           0.935    20.624    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_14_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I3_O)        0.097    20.721 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8/O
                         net (fo=2, routed)           0.967    21.688    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_8_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I1_O)        0.097    21.785 f  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4/O
                         net (fo=1, routed)           0.488    22.273    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_4_n_0
    SLICE_X37Y13         LUT6 (Prop_lut6_I3_O)        0.097    22.370 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_1/O
                         net (fo=1, routed)           0.000    22.370    u_CORTEXM0INTEGRATION/u_logic/Buohu6
    SLICE_X37Y13         FDCE                                         r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/D0uax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.356ns  (logic 2.479ns (11.089%)  route 19.877ns (88.911%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.790    22.356    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X62Y26         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/D0uax6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Wjtpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.345ns  (logic 2.479ns (11.094%)  route 19.866ns (88.906%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.779    22.345    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X62Y28         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Wjtpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vltpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.341ns  (logic 2.479ns (11.096%)  route 19.862ns (88.904%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.775    22.341    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X63Y27         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vltpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.248ns  (logic 6.693ns (30.084%)  route 15.555ns (69.916%))
  Logic Levels:           21  (CARRY4=4 DSP48E1=2 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.539     5.932    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X52Y32         LUT4 (Prop_lut4_I1_O)        0.097     6.029 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_65/O
                         net (fo=23, routed)          1.576     7.605    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_65_n_0
    SLICE_X62Y26         LUT5 (Prop_lut5_I1_O)        0.097     7.702 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_94/O
                         net (fo=1, routed)           0.603     8.305    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_94_n_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.097     8.402 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43/O
                         net (fo=3, routed)           0.821     9.223    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_43_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.097     9.320 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_12/O
                         net (fo=2, routed)           0.697    10.016    u_CORTEXM0INTEGRATION/u_logic/Tgfpw6[3]
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      2.980    12.996 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__0/PCOUT[47]
                         net (fo=1, routed)           0.056    13.052    u_CORTEXM0INTEGRATION/u_logic/Affpw60__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.107    14.159 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60__1/P[0]
                         net (fo=2, routed)           0.888    15.047    u_CORTEXM0INTEGRATION/u_logic/Affpw60__1_n_105
    SLICE_X54Y25         LUT2 (Prop_lut2_I0_O)        0.097    15.144 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9/O
                         net (fo=1, routed)           0.000    15.144    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_i_9_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    15.546 r  u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.546    u_CORTEXM0INTEGRATION/u_logic/C9wpw6_reg_i_6_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.638 r  u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16/CO[3]
                         net (fo=1, routed)           0.000    15.638    u_CORTEXM0INTEGRATION/u_logic/Ozopw6_reg_i_16_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    15.730 r  u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.730    u_CORTEXM0INTEGRATION/u_logic/Z5tpw6_reg_i_8_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157    15.887 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_reg_i_9/O[0]
                         net (fo=1, routed)           0.501    16.388    u_CORTEXM0INTEGRATION/u_logic/p_0_in97_in
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.209    16.597 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8/O
                         net (fo=1, routed)           0.733    17.330    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_8_n_0
    SLICE_X57Y20         LUT3 (Prop_lut3_I2_O)        0.097    17.427 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4/O
                         net (fo=1, routed)           0.595    18.022    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_4_n_0
    SLICE_X51Y22         LUT6 (Prop_lut6_I2_O)        0.097    18.119 r  u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2/O
                         net (fo=2, routed)           0.751    18.870    u_CORTEXM0INTEGRATION/u_logic/Rdibx6_i_2_n_0
    SLICE_X57Y23         LUT5 (Prop_lut5_I4_O)        0.097    18.967 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20/O
                         net (fo=1, routed)           0.451    19.418    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_20_n_0
    SLICE_X57Y22         LUT6 (Prop_lut6_I1_O)        0.097    19.515 r  u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15/O
                         net (fo=3, routed)           0.739    20.254    u_CORTEXM0INTEGRATION/u_logic/Ydopw6_i_15_n_0
    SLICE_X51Y20         LUT6 (Prop_lut6_I5_O)        0.097    20.351 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31/O
                         net (fo=1, routed)           0.622    20.973    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_31_n_0
    SLICE_X44Y20         LUT6 (Prop_lut6_I2_O)        0.097    21.070 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16/O
                         net (fo=1, routed)           0.497    21.567    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_16_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I4_O)        0.097    21.664 f  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5/O
                         net (fo=1, routed)           0.487    22.151    u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_5_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I3_O)        0.097    22.248 r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_i_1/O
                         net (fo=1, routed)           0.000    22.248    u_CORTEXM0INTEGRATION/u_logic/Oxohu6
    SLICE_X36Y12         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Vgjpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Untpw6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.124ns  (logic 2.479ns (11.205%)  route 19.645ns (88.795%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.558    22.124    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X62Y25         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Untpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/K1xax6_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.111ns  (logic 2.479ns (11.212%)  route 19.632ns (88.788%))
  Logic Levels:           16  (FDRE=1 LUT2=5 LUT3=2 LUT4=3 LUT5=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/C
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.393     0.393 f  u_CORTEXM0INTEGRATION/u_logic/Iixpw6_reg/Q
                         net (fo=178, routed)         5.656     6.049    u_CORTEXM0INTEGRATION/u_logic/Iixpw6
    SLICE_X54Y34         LUT4 (Prop_lut4_I0_O)        0.097     6.146 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71/O
                         net (fo=16, routed)          1.421     7.567    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_71_n_0
    SLICE_X61Y28         LUT5 (Prop_lut5_I3_O)        0.097     7.664 f  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101/O
                         net (fo=1, routed)           0.360     8.024    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_101_n_0
    SLICE_X60Y28         LUT6 (Prop_lut6_I5_O)        0.097     8.121 r  u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46/O
                         net (fo=3, routed)           1.477     9.599    u_CORTEXM0INTEGRATION/u_logic/Affpw60_i_46_n_0
    SLICE_X51Y16         LUT5 (Prop_lut5_I0_O)        0.097     9.696 r  u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20/O
                         net (fo=69, routed)          1.559    11.255    u_CORTEXM0INTEGRATION/u_logic/O3ppw6_i_20_n_0
    SLICE_X44Y27         LUT2 (Prop_lut2_I0_O)        0.097    11.352 r  u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20/O
                         net (fo=39, routed)          1.431    12.782    u_CORTEXM0INTEGRATION/u_logic/Hoxpw6_i_20_n_0
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.113    12.895 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77/O
                         net (fo=9, routed)           0.452    13.347    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_77_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I1_O)        0.239    13.586 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73/O
                         net (fo=10, routed)          0.672    14.259    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_73_n_0
    SLICE_X38Y21         LUT2 (Prop_lut2_I1_O)        0.114    14.373 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14/O
                         net (fo=3, routed)           0.606    14.978    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_14_n_0
    SLICE_X39Y20         LUT2 (Prop_lut2_I0_O)        0.241    15.219 r  u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12/O
                         net (fo=5, routed)           0.460    15.679    u_CORTEXM0INTEGRATION/u_logic/Xxtpw6_i_12_n_0
    SLICE_X40Y20         LUT3 (Prop_lut3_I0_O)        0.256    15.935 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38/O
                         net (fo=4, routed)           0.434    16.369    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_38_n_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.247    16.616 r  u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19/O
                         net (fo=4, routed)           0.778    17.394    u_CORTEXM0INTEGRATION/u_logic/Ry0qw6_i_19_n_0
    SLICE_X35Y19         LUT4 (Prop_lut4_I0_O)        0.097    17.491 r  u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46/O
                         net (fo=8, routed)           1.411    18.902    u_CORTEXM0INTEGRATION/u_logic/Qukax6_i_46_n_0
    SLICE_X44Y23         LUT6 (Prop_lut6_I1_O)        0.097    18.999 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6/O
                         net (fo=1, routed)           0.403    19.402    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_6_n_0
    SLICE_X44Y22         LUT4 (Prop_lut4_I1_O)        0.097    19.499 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3/O
                         net (fo=3, routed)           0.967    20.466    u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_3_n_0
    SLICE_X50Y18         LUT2 (Prop_lut2_I1_O)        0.100    20.566 r  u_CORTEXM0INTEGRATION/u_logic/Yftpw6_i_1/O
                         net (fo=16, routed)          1.545    22.111    u_CORTEXM0INTEGRATION/u_logic/Qcaiu6
    SLICE_X61Y28         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/K1xax6_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Oarpw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.161%)  route 0.065ns (25.839%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/Wnxax6_reg/Q
                         net (fo=2, routed)           0.065     0.206    u_CORTEXM0INTEGRATION/u_logic/Wnxax6
    SLICE_X36Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.251 r  u_CORTEXM0INTEGRATION/u_logic/Oarpw6_i_1/O
                         net (fo=1, routed)           0.000     0.251    u_CORTEXM0INTEGRATION/u_logic/Qeuhu6
    SLICE_X36Y23         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Oarpw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.779%)  route 0.066ns (26.221%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/C
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/X5opw6_reg/Q
                         net (fo=2, routed)           0.066     0.207    u_CORTEXM0INTEGRATION/u_logic/X5opw6
    SLICE_X36Y24         LUT6 (Prop_lut6_I2_O)        0.045     0.252 r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_i_1/O
                         net (fo=1, routed)           0.000     0.252    u_CORTEXM0INTEGRATION/u_logic/Oduhu6
    SLICE_X36Y24         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/Y7opw6_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_sync_reg_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reset_sync_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.730%)  route 0.113ns (43.270%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE                         0.000     0.000 r  reset_sync_reg_reg[0]/C
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.148     0.148 r  reset_sync_reg_reg[0]/Q
                         net (fo=1, routed)           0.113     0.261    reset_sync_reg_reg_n_0_[0]
    SLICE_X12Y15         FDCE                                         r  reset_sync_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uvga_console/pixel_x1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.164ns (60.439%)  route 0.107ns (39.561%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE                         0.000     0.000 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/C
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uAHBVGA/uvga_console/pixel_x1_reg[2]/Q
                         net (fo=1, routed)           0.107     0.271    uAHBVGA/uvga_console/pixel_x1[2]
    SLICE_X8Y15          FDRE                                         r  uAHBVGA/uvga_console/pixel_x2_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.184%)  route 0.130ns (46.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.130     0.278    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X6Y7           FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.184%)  route 0.130ns (46.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.130     0.278    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X6Y7           FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.184%)  route 0.130ns (46.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.130     0.278    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X6Y7           FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.184%)  route 0.130ns (46.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.130     0.278    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X6Y7           FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.148ns (53.184%)  route 0.130ns (46.816%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uAHBVGA/uVGAInterface/HorzAddrCounter/triggerout_reg/Q
                         net (fo=11, routed)          0.130     0.278    uAHBVGA/uVGAInterface/VertAddrCounter/TrigHOut
    SLICE_X6Y7           FDRE                                         r  uAHBVGA/uVGAInterface/VertAddrCounter/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_CORTEXM0INTEGRATION/u_logic/R2hax6_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            u_CORTEXM0INTEGRATION/u_logic/F8cbx6_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.674%)  route 0.097ns (34.326%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y25         FDPE                         0.000     0.000 r  u_CORTEXM0INTEGRATION/u_logic/R2hax6_reg/C
    SLICE_X53Y25         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  u_CORTEXM0INTEGRATION/u_logic/R2hax6_reg/Q
                         net (fo=4, routed)           0.097     0.238    u_CORTEXM0INTEGRATION/u_logic/R2hax6_reg_n_0
    SLICE_X52Y25         LUT6 (Prop_lut6_I4_O)        0.045     0.283 r  u_CORTEXM0INTEGRATION/u_logic/F8cbx6_i_1/O
                         net (fo=1, routed)           0.000     0.283    u_CORTEXM0INTEGRATION/u_logic/W5shu6
    SLICE_X52Y25         FDRE                                         r  u_CORTEXM0INTEGRATION/u_logic/F8cbx6_reg/D
  -------------------------------------------------------------------    -------------------





