INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.srcs/sources_1/imports/new/cam_reg_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam_reg_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.srcs/sources_1/imports/new/camera_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module camera_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.srcs/sources_1/imports/new/sccb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/ip/design_1_cam_reg_config_0_0/sim/design_1_cam_reg_config_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_cam_reg_config_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/ip/design_1_camera_reg_0_0/sim/design_1_camera_reg_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_camera_reg_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/ip/design_1_sccb_interface_0_0/sim/design_1_sccb_interface_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sccb_interface_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vhall/Desktop/new_board/new_board.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
