-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

-- DATE "06/15/2020 10:25:34"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Memory IS
    PORT (
	Address : IN std_logic_vector(15 DOWNTO 0);
	DataIn : IN std_logic_vector(31 DOWNTO 0);
	RdWrN : IN std_logic;
	Clk : IN std_logic;
	DataOut : BUFFER std_logic_vector(31 DOWNTO 0)
	);
END Memory;

-- Design Ports Information
-- DataOut[0]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[1]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[2]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[3]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[4]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[5]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[6]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[7]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[8]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[9]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[10]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[11]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[12]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[13]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[14]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[15]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[16]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[17]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[18]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[19]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[20]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[21]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[22]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[23]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[24]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[25]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[26]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[27]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[28]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[29]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[30]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataOut[31]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Clk	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[14]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[15]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- RdWrN	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[0]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[0]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[1]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[3]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[4]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[5]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[6]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[7]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[8]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[9]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[10]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[11]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- Address[12]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[1]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[2]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[3]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[4]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[5]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[6]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[7]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[8]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[9]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[10]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[11]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[12]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[13]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[14]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[15]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[16]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[17]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[18]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[19]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[20]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[21]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[22]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[23]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[24]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[25]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[26]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[27]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[28]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[29]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[30]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DataIn[31]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF Memory IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_Address : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_DataIn : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_RdWrN : std_logic;
SIGNAL ww_Clk : std_logic;
SIGNAL ww_DataOut : std_logic_vector(31 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \Clk~input_o\ : std_logic;
SIGNAL \Clk~inputCLKENA0_outclk\ : std_logic;
SIGNAL \Address[14]~input_o\ : std_logic;
SIGNAL \RdWrN~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Address[15]~input_o\ : std_logic;
SIGNAL \Address[13]~input_o\ : std_logic;
SIGNAL \DataIn[0]~input_o\ : std_logic;
SIGNAL \Address[0]~input_o\ : std_logic;
SIGNAL \Address[1]~input_o\ : std_logic;
SIGNAL \Address[2]~input_o\ : std_logic;
SIGNAL \Address[3]~input_o\ : std_logic;
SIGNAL \Address[4]~input_o\ : std_logic;
SIGNAL \Address[5]~input_o\ : std_logic;
SIGNAL \Address[6]~input_o\ : std_logic;
SIGNAL \Address[7]~input_o\ : std_logic;
SIGNAL \Address[8]~input_o\ : std_logic;
SIGNAL \Address[9]~input_o\ : std_logic;
SIGNAL \Address[10]~input_o\ : std_logic;
SIGNAL \Address[11]~input_o\ : std_logic;
SIGNAL \Address[12]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[1]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[2]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[3]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[4]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[5]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[6]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[7]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[8]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[9]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[10]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[11]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[12]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[13]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[14]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[15]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[16]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[17]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[18]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[19]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[20]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[21]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[22]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[23]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[24]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[25]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[26]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[27]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[28]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[29]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[30]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \DataIn[31]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RdWrN~input_o\ : std_logic;
SIGNAL \ALT_INV_Address[15]~input_o\ : std_logic;
SIGNAL \ALT_INV_Address[14]~input_o\ : std_logic;
SIGNAL \ALT_INV_Address[13]~input_o\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;

BEGIN

ww_Address <= Address;
ww_DataIn <= DataIn;
ww_RdWrN <= RdWrN;
ww_Clk <= Clk;
DataOut <= ww_DataOut;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\(0) <= \DataIn[0]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\(0) <= \DataIn[1]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\(0) <= \DataIn[2]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\(0) <= \DataIn[3]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\(0) <= \DataIn[4]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\(0) <= \DataIn[5]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\(0) <= \DataIn[6]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\(0) <= \DataIn[7]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\(0) <= \DataIn[8]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\(0) <= \DataIn[9]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\(0) <= \DataIn[10]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\(0) <= \DataIn[11]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\(0) <= \DataIn[12]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\(0) <= \DataIn[13]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\(0) <= \DataIn[14]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\(0) <= \DataIn[15]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\(0) <= \DataIn[16]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\(0) <= \DataIn[17]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\(0) <= \DataIn[18]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\(0) <= \DataIn[19]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\(0) <= \DataIn[20]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\(0) <= \DataIn[21]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\(0) <= \DataIn[22]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\(0) <= \DataIn[23]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\(0) <= \DataIn[24]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\(0) <= \DataIn[25]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\(0) <= \DataIn[26]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\(0) <= \DataIn[27]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\(0) <= \DataIn[28]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\(0) <= \DataIn[29]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\(0) <= \DataIn[30]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\(0) <= \DataIn[31]~input_o\;

\SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\Address[12]~input_o\ & \Address[11]~input_o\ & \Address[10]~input_o\ & \Address[9]~input_o\ & \Address[8]~input_o\ & \Address[7]~input_o\ & \Address[6]~input_o\ & 
\Address[5]~input_o\ & \Address[4]~input_o\ & \Address[3]~input_o\ & \Address[2]~input_o\ & \Address[1]~input_o\ & \Address[0]~input_o\);

\SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\ <= NOT \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\ <= NOT \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\;
\ALT_INV_RdWrN~input_o\ <= NOT \RdWrN~input_o\;
\ALT_INV_Address[15]~input_o\ <= NOT \Address[15]~input_o\;
\ALT_INV_Address[14]~input_o\ <= NOT \Address[14]~input_o\;
\ALT_INV_Address[13]~input_o\ <= NOT \Address[13]~input_o\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(0);
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1) <= NOT \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1);
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0) <= NOT \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0);
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2) <= NOT \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2);
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \SummonMemory|altsyncram_component|auto_generated|ram_block1a128~portadataout\;

-- Location: IOOBUF_X12_Y0_N53
\DataOut[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(0));

-- Location: IOOBUF_X78_Y0_N53
\DataOut[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(1));

-- Location: IOOBUF_X76_Y0_N36
\DataOut[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(2));

-- Location: IOOBUF_X14_Y0_N53
\DataOut[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(3));

-- Location: IOOBUF_X89_Y16_N56
\DataOut[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(4));

-- Location: IOOBUF_X78_Y0_N2
\DataOut[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(5));

-- Location: IOOBUF_X32_Y0_N36
\DataOut[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(6));

-- Location: IOOBUF_X56_Y0_N53
\DataOut[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(7));

-- Location: IOOBUF_X54_Y0_N53
\DataOut[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(8));

-- Location: IOOBUF_X56_Y0_N36
\DataOut[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(9));

-- Location: IOOBUF_X32_Y0_N2
\DataOut[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(10));

-- Location: IOOBUF_X14_Y0_N2
\DataOut[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(11));

-- Location: IOOBUF_X54_Y0_N19
\DataOut[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(12));

-- Location: IOOBUF_X16_Y0_N19
\DataOut[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(13));

-- Location: IOOBUF_X50_Y0_N93
\DataOut[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(14));

-- Location: IOOBUF_X16_Y0_N36
\DataOut[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(15));

-- Location: IOOBUF_X89_Y16_N39
\DataOut[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(16));

-- Location: IOOBUF_X16_Y0_N2
\DataOut[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(17));

-- Location: IOOBUF_X66_Y0_N76
\DataOut[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(18));

-- Location: IOOBUF_X52_Y0_N19
\DataOut[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(19));

-- Location: IOOBUF_X34_Y0_N93
\DataOut[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(20));

-- Location: IOOBUF_X36_Y0_N53
\DataOut[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(21));

-- Location: IOOBUF_X32_Y0_N53
\DataOut[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(22));

-- Location: IOOBUF_X40_Y0_N2
\DataOut[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(23));

-- Location: IOOBUF_X68_Y0_N19
\DataOut[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(24));

-- Location: IOOBUF_X16_Y0_N53
\DataOut[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(25));

-- Location: IOOBUF_X32_Y0_N19
\DataOut[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(26));

-- Location: IOOBUF_X56_Y0_N2
\DataOut[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(27));

-- Location: IOOBUF_X68_Y0_N2
\DataOut[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(28));

-- Location: IOOBUF_X50_Y0_N76
\DataOut[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(29));

-- Location: IOOBUF_X52_Y0_N36
\DataOut[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(30));

-- Location: IOOBUF_X36_Y0_N2
\DataOut[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => ww_DataOut(31));

-- Location: IOIBUF_X89_Y23_N21
\Clk~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Clk,
	o => \Clk~input_o\);

-- Location: CLKCTRL_G11
\Clk~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \Clk~input_o\,
	outclk => \Clk~inputCLKENA0_outclk\);

-- Location: IOIBUF_X40_Y0_N35
\Address[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(14),
	o => \Address[14]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\RdWrN~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_RdWrN,
	o => \RdWrN~input_o\);

-- Location: FF_X40_Y24_N59
\SummonMemory|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	asdata => \Address[14]~input_o\,
	sload => VCC,
	ena => \RdWrN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: FF_X40_Y24_N22
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	asdata => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\);

-- Location: IOIBUF_X36_Y0_N35
\Address[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(15),
	o => \Address[15]~input_o\);

-- Location: IOIBUF_X36_Y0_N18
\Address[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(13),
	o => \Address[13]~input_o\);

-- Location: LABCELL_X37_Y8_N51
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3) = ( !\Address[13]~input_o\ & ( (!\RdWrN~input_o\ & (!\Address[15]~input_o\ & !\Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000100010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RdWrN~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3));

-- Location: LABCELL_X37_Y8_N9
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3) = ( !\Address[13]~input_o\ & ( (!\Address[14]~input_o\ & !\Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3));

-- Location: IOIBUF_X14_Y0_N35
\DataIn[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(0),
	o => \DataIn[0]~input_o\);

-- Location: IOIBUF_X8_Y0_N1
\Address[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(0),
	o => \Address[0]~input_o\);

-- Location: IOIBUF_X66_Y0_N92
\Address[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(1),
	o => \Address[1]~input_o\);

-- Location: IOIBUF_X12_Y0_N35
\Address[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(2),
	o => \Address[2]~input_o\);

-- Location: IOIBUF_X64_Y0_N1
\Address[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(3),
	o => \Address[3]~input_o\);

-- Location: IOIBUF_X72_Y0_N35
\Address[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(4),
	o => \Address[4]~input_o\);

-- Location: IOIBUF_X76_Y0_N1
\Address[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(5),
	o => \Address[5]~input_o\);

-- Location: IOIBUF_X6_Y0_N35
\Address[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(6),
	o => \Address[6]~input_o\);

-- Location: IOIBUF_X74_Y0_N41
\Address[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(7),
	o => \Address[7]~input_o\);

-- Location: IOIBUF_X6_Y0_N52
\Address[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(8),
	o => \Address[8]~input_o\);

-- Location: IOIBUF_X68_Y0_N35
\Address[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(9),
	o => \Address[9]~input_o\);

-- Location: IOIBUF_X8_Y0_N18
\Address[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(10),
	o => \Address[10]~input_o\);

-- Location: IOIBUF_X70_Y0_N1
\Address[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(11),
	o => \Address[11]~input_o\);

-- Location: IOIBUF_X70_Y0_N18
\Address[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_Address(12),
	o => \Address[12]~input_o\);

-- Location: M10K_X14_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000055A5",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N12
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\ = ( !\Address[14]~input_o\ & ( (\Address[13]~input_o\ & (!\Address[15]~input_o\ & !\RdWrN~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[13]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	datac => \ALT_INV_RdWrN~input_o\,
	datae => \ALT_INV_Address[14]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N42
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\ = ( !\Address[14]~input_o\ & ( (!\Address[15]~input_o\ & \Address[13]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Address[15]~input_o\,
	datac => \ALT_INV_Address[13]~input_o\,
	datae => \ALT_INV_Address[14]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\);

-- Location: M10K_X14_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N3
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\ = ( !\Address[13]~input_o\ & ( (!\RdWrN~input_o\ & (!\Address[15]~input_o\ & \Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RdWrN~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N57
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\ = ( !\Address[13]~input_o\ & ( (\Address[14]~input_o\ & !\Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\);

-- Location: M10K_X14_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N48
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\ = ( \Address[13]~input_o\ & ( (!\Address[15]~input_o\ & (!\RdWrN~input_o\ & \Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Address[15]~input_o\,
	datac => \ALT_INV_RdWrN~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N6
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\ = ( \Address[13]~input_o\ & ( (\Address[14]~input_o\ & !\Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\);

-- Location: M10K_X14_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N30
\SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = ( \Address[13]~input_o\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X40_Y24_N31
\SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	d => \SummonMemory|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	ena => \RdWrN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X40_Y24_N9
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	combout => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\);

-- Location: FF_X40_Y24_N10
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	d => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y20_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a32~portadataout\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) ) ) 
-- ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a0~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X37_Y8_N27
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\ = ( !\Address[14]~input_o\ & ( !\RdWrN~input_o\ & ( (!\Address[13]~input_o\ & \Address[15]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[13]~input_o\,
	datac => \ALT_INV_Address[15]~input_o\,
	datae => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_RdWrN~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N33
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\ = ( !\Address[14]~input_o\ & ( (!\Address[13]~input_o\ & \Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000000000000000000001010000010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[13]~input_o\,
	datac => \ALT_INV_Address[15]~input_o\,
	datae => \ALT_INV_Address[14]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\);

-- Location: M10K_X14_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N36
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\ = ( !\RdWrN~input_o\ & ( (\Address[15]~input_o\ & (\Address[13]~input_o\ & !\Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Address[15]~input_o\,
	datac => \ALT_INV_Address[13]~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_RdWrN~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N18
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\ = ( \Address[13]~input_o\ & ( (!\Address[14]~input_o\ & \Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\);

-- Location: M10K_X14_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\ = ( !\RdWrN~input_o\ & ( (\Address[15]~input_o\ & (\Address[13]~input_o\ & \Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Address[15]~input_o\,
	datac => \ALT_INV_Address[13]~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_RdWrN~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N54
\SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\ = ( \Address[13]~input_o\ & ( (\Address[14]~input_o\ & \Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\);

-- Location: M10K_X14_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y8_N39
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\ = ( !\Address[13]~input_o\ & ( (!\RdWrN~input_o\ & (\Address[15]~input_o\ & \Address[14]~input_o\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100010000000000010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RdWrN~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	datad => \ALT_INV_Address[14]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\);

-- Location: LABCELL_X37_Y8_N21
\SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\ = ( !\Address[13]~input_o\ & ( (\Address[14]~input_o\ & \Address[15]~input_o\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Address[14]~input_o\,
	datab => \ALT_INV_Address[15]~input_o\,
	dataf => \ALT_INV_Address[13]~input_o\,
	combout => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\);

-- Location: M10K_X14_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a160~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a160~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a224~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a128~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a192~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a128~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: FF_X40_Y24_N2
\SummonMemory|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	asdata => \Address[15]~input_o\,
	sload => VCC,
	ena => \RdWrN~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: FF_X40_Y24_N40
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	asdata => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2));

-- Location: MLABCELL_X15_Y24_N21
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) ) 
-- ) # ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X89_Y16_N4
\DataIn[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(1),
	o => \DataIn[1]~input_o\);

-- Location: M10K_X76_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000033C6",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a97~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a65~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a1~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a33~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X76_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a161~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a225~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a161~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a225~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a129~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a193~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a129~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y14_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) 
-- # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X68_Y0_N52
\DataIn[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(2),
	o => \DataIn[2]~input_o\);

-- Location: M10K_X69_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: MLABCELL_X72_Y11_N27
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & 
-- ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a34~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000111101000101010011101010010010101111111001011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

-- Location: MLABCELL_X78_Y19_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a226~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a162~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a130~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a194~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y11_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) 
-- # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X14_Y0_N18
\DataIn[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(3),
	o => \DataIn[3]~input_o\);

-- Location: M10K_X26_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a227~portadataout\) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a131~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a227~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a195~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a131~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a163~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111000000110000001101000100011101111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FF00",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N42
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a99~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a99~portadataout\) ) 
-- ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a3~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y24_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- ((\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000011111100110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datad => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X74_Y0_N92
\DataIn[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(4),
	o => \DataIn[4]~input_o\);

-- Location: M10K_X76_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y4_N39
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a4~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100001101001111010000000111110001110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: M10K_X76_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\ & (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a228~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a164~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a132~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a196~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y14_N39
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X76_Y0_N52
\DataIn[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(5),
	o => \DataIn[5]~input_o\);

-- Location: M10K_X69_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a69~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a101~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a69~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a101~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a5~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000001101010011010100001111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N30
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a133~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a229~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a197~portadataout\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a165~portadataout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X75_Y14_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X26_Y0_N41
\DataIn[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(6),
	o => \DataIn[6]~input_o\);

-- Location: M10K_X14_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y7_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a166~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a166~portadataout\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a134~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a230~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a134~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a198~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000110111011000100011011101100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y5_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a102~portadataout\)) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a38~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a102~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a70~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X31_Y7_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X54_Y0_N1
\DataIn[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(7),
	o => \DataIn[7]~input_o\);

-- Location: M10K_X49_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ 
-- & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a135~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a231~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a167~portadataout\ & 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a199~portadataout\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000111101010011000000000101001111111111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a71~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a103~portadataout\ & ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000010001000010101011101101011111000100010101111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X55_Y7_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X60_Y0_N18
\DataIn[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(8),
	o => \DataIn[8]~input_o\);

-- Location: M10K_X58_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a40~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011110100001101001100011100000111111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N30
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a232~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a200~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a136~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a168~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y7_N45
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X58_Y0_N92
\DataIn[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(9),
	o => \DataIn[9]~input_o\);

-- Location: M10K_X49_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a105~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a9~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a41~portadataout\))) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a233~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a137~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a201~portadataout\ & ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a169~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y16_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ ) 
-- ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X38_Y0_N35
\DataIn[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(10),
	o => \DataIn[10]~input_o\);

-- Location: M10K_X38_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y7_N30
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a106~portadataout\))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a42~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a106~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a74~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a74~portadataout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

-- Location: LABCELL_X31_Y7_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a202~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a138~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a170~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a234~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X31_Y7_N51
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X18_Y0_N75
\DataIn[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(11),
	o => \DataIn[11]~input_o\);

-- Location: M10K_X14_Y33_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y32_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a235~portadataout\ ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a171~portadataout\ 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a203~portadataout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a139~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y31_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a43~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a107~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a75~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a11~portadataout\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y24_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X58_Y0_N75
\DataIn[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(12),
	o => \DataIn[12]~input_o\);

-- Location: M10K_X58_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a76~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a76~portadataout\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a108~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a44~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y16_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a236~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a172~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a140~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a204~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X55_Y16_N57
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X6_Y0_N1
\DataIn[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(13),
	o => \DataIn[13]~input_o\);

-- Location: M10K_X5_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N30
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a109~portadataout\))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a109~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

-- Location: M10K_X5_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a173~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a237~portadataout\)) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a173~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a237~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a141~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a205~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a141~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X15_Y8_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X50_Y0_N41
\DataIn[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(14),
	o => \DataIn[14]~input_o\);

-- Location: M10K_X41_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y5_N51
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a110~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a14~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a78~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a174~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a238~portadataout\)) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a174~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a238~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a142~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a206~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a142~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y8_N57
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X6_Y0_N18
\DataIn[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(15),
	o => \DataIn[15]~input_o\);

-- Location: M10K_X5_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y4_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y3_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y5_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a207~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a239~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a143~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a175~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

-- Location: M10K_X14_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

-- Location: M10K_X5_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a111~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a111~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a79~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a15~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a47~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y8_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X89_Y13_N4
\DataIn[16]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(16),
	o => \DataIn[16]~input_o\);

-- Location: M10K_X76_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a240~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a208~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a144~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a176~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\);

-- Location: M10K_X76_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: LABCELL_X75_Y14_N42
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a48~portadataout\ 
-- & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a16~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X75_Y14_N57
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datad => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X26_Y0_N92
\DataIn[17]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(17),
	o => \DataIn[17]~input_o\);

-- Location: M10K_X26_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y24_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a241~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a241~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a145~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a209~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a177~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a145~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a209~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y31_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y25_N15
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a81~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y24_N33
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X76_Y0_N18
\DataIn[18]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(18),
	o => \DataIn[18]~input_o\);

-- Location: M10K_X69_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N42
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a114~portadataout\) ) ) 
-- ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a18~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100001111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a242~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a210~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a146~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a178~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y24_N27
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X50_Y0_N58
\DataIn[19]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(19),
	o => \DataIn[19]~input_o\);

-- Location: M10K_X41_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a115~portadataout\)) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a51~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a115~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a83~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a83~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

-- Location: LABCELL_X48_Y14_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a179~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a179~portadataout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a147~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a211~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a243~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a147~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a211~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111010101010000111100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y8_N45
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X40_Y0_N52
\DataIn[20]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(20),
	o => \DataIn[20]~input_o\);

-- Location: M10K_X38_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

-- Location: FF_X40_Y24_N11
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	d => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0));

-- Location: FF_X40_Y24_N23
\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \Clk~inputCLKENA0_outclk\,
	asdata => \SummonMemory|altsyncram_component|auto_generated|address_reg_a\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1));

-- Location: M10K_X38_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a212~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a180~portadataout\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a212~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a244~portadataout\)) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a148~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a180~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y28_N27
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y24_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ 
-- & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X40_Y0_N18
\DataIn[21]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(21),
	o => \DataIn[21]~input_o\);

-- Location: M10K_X41_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a245~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a149~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a181~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a245~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a213~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a149~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a181~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000000000000111101010101001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y24_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X30_Y0_N52
\DataIn[22]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(22),
	o => \DataIn[22]~input_o\);

-- Location: M10K_X38_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y13_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a118~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a118~portadataout\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a22~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y14_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

-- Location: LABCELL_X37_Y15_N3
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a246~portadataout\)) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a182~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a246~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a150~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a214~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a150~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X31_Y7_N57
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101011111111101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X38_Y0_N52
\DataIn[23]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(23),
	o => \DataIn[23]~input_o\);

-- Location: M10K_X38_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y16_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y18_N12
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a119~portadataout\ 
-- & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N42
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1))))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\))))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a215~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a151~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a183~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(1) & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a247~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(1),
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X40_Y24_N15
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X58_Y0_N41
\DataIn[24]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(24),
	o => \DataIn[24]~input_o\);

-- Location: M10K_X58_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a120~portadataout\) ) ) 
-- ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a120~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) 
-- # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a24~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111000000110000001101010000010111111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\);

-- Location: M10K_X58_Y23_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y28_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N6
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a184~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a152~portadataout\) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a184~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a248~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a216~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a152~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000010100000101111100111111001111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y24_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X18_Y0_N58
\DataIn[25]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(25),
	o => \DataIn[25]~input_o\);

-- Location: M10K_X26_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y1_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a185~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a249~portadataout\)) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a185~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a249~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a217~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a153~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a217~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011110011001111111100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X14_Y2_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: MLABCELL_X15_Y8_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout\) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a121~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a25~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X15_Y8_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X26_Y0_N58
\DataIn[26]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(26),
	o => \DataIn[26]~input_o\);

-- Location: M10K_X26_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a154~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a218~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a186~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a250~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011101000011010101101010001010110111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y19_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a122~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a122~portadataout\ & \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a26~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X31_Y7_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111001100110011001100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X56_Y0_N18
\DataIn[27]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(27),
	o => \DataIn[27]~input_o\);

-- Location: M10K_X49_Y29_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y27_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y31_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y32_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

-- Location: LABCELL_X50_Y27_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\)))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\ & 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a187~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a155~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a219~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a251~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\);

-- Location: M10K_X49_Y30_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y31_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y22_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

-- Location: LABCELL_X55_Y7_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\ & 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a123~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a27~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a91~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100111111000001010011000011110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X55_Y7_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) # (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ & ( (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ & 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X89_Y25_N38
\DataIn[28]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(28),
	o => \DataIn[28]~input_o\);

-- Location: M10K_X76_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a92~portadataout\) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a28~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ 
-- & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a60~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\);

-- Location: M10K_X69_Y24_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

-- Location: M10K_X76_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

-- Location: M10K_X69_Y25_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y26_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

-- Location: LABCELL_X68_Y24_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a252~portadataout\) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a220~portadataout\)) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a252~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a188~portadataout\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a156~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a220~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X68_Y24_N15
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X38_Y0_N18
\DataIn[29]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(29),
	o => \DataIn[29]~input_o\);

-- Location: M10K_X41_Y6_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a253~portadataout\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a253~portadataout\) 
-- ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a221~portadataout\))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a189~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a157~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a221~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N30
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\)))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a125~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a93~portadataout\ & (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ 
-- & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a61~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X46_Y8_N24
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ & ( !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datae => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X52_Y0_N1
\DataIn[30]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(30),
	o => \DataIn[30]~input_o\);

-- Location: M10K_X58_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y9_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y12_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N48
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (\SummonMemory|altsyncram_component|auto_generated|ram_block1a94~portadataout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a94~portadataout\) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ 
-- & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout\)) ) 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a126~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a30~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a62~portadataout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y10_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y8_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y8_N18
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a254~portadataout\))) 
-- ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a190~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a254~portadataout\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\) # (\SummonMemory|altsyncram_component|auto_generated|ram_block1a222~portadataout\) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a158~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a222~portadataout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X46_Y8_N42
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( 
-- (\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2)) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & 
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\);

-- Location: IOIBUF_X38_Y0_N1
\DataIn[31]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_DataIn(31),
	o => \DataIn[31]~input_o\);

-- Location: M10K_X41_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1665w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1665w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1685w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1685w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1655w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1655w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1675w[3]~1_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

-- Location: LABCELL_X40_Y24_N36
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & 
-- ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0)) # ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\)))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ 
-- & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\)) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\))))) ) ) ) # ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ & ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\))))) ) ) ) # ( 
-- !\SummonMemory|altsyncram_component|auto_generated|ram_block1a159~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a223~portadataout\ & ( (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(0) & 
-- ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a191~portadataout\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a255~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(0),
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y19_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1635w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1635w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1608w\(3),
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1608w\(3),
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y18_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1645w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1645w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y17_N0
\SummonMemory|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "./MemoryInit.hex",
	init_file_layout => "port_a",
	logical_ram_name => "MyMemory:SummonMemory|altsyncram:altsyncram_component|altsyncram_ts24:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "clock0",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 65536,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \SummonMemory|altsyncram_component|auto_generated|decode3|w_anode1625w[3]~0_combout\,
	portare => \RdWrN~input_o\,
	clk0 => \Clk~inputCLKENA0_outclk\,
	ena0 => \SummonMemory|altsyncram_component|auto_generated|rden_decode|w_anode1625w[3]~0_combout\,
	portadatain => \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAIN_bus\,
	portaaddr => \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SummonMemory|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y20_N39
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( \SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & 
-- ( ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\ & (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- (((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & \SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\)))) # 
-- (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (((\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\)) # 
-- (\SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) ) ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a127~portadataout\ & ( !\SummonMemory|altsyncram_component|auto_generated|ram_block1a63~portadataout\ 
-- & ( (!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[0]~DUPLICATE_q\ & ((!\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & 
-- ((\SummonMemory|altsyncram_component|auto_generated|ram_block1a31~portadataout\))) # (\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a[1]~DUPLICATE_q\ & (\SummonMemory|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datab => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[1]~DUPLICATE_q\,
	datac => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a[0]~DUPLICATE_q\,
	datad => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	dataf => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X40_Y24_N54
\SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ = ( \SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ 
-- ) ) # ( !\SummonMemory|altsyncram_component|auto_generated|out_address_reg_a\(2) & ( \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100001111000011110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\,
	datac => \SummonMemory|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\,
	datae => \SummonMemory|altsyncram_component|auto_generated|ALT_INV_out_address_reg_a\(2),
	combout => \SummonMemory|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X11_Y2_N3
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


