## Experiment 01
Schematic Modeling and Implementation of Modified SAP Architecture in Logisim - 1
## Experiment 02 
Schematic Modeling and Implementation of Modified SAP Architecture in Logisim - 2
## Experiment 03 
Design and Performance Analysis of an Inverter Using Cadence Virtuoso
## Experiment 04
DC Analysis and Symbol Creation of Inverter and AND Gate
## Experiment 05
Layout Generation of an Inverter using Virtuoso L
## Experiment 06 
DRC, LVS, RCX and Post-Layout Simulation of an Inverter
## Experiment 07 
Schematic Driven Layout Design of a NAND Gate Using Virtuoso Layout Suite Editor XL
## Project 
Design and Analysis of 8x1 Multiplexer Using CMOS
