Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Jul 10 12:32:27 2021
| Host         : DESKTOP-TPAPSK1 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sccomp_dataflow_control_sets_placed.rpt
| Design       : sccomp_dataflow
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    80 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           11 |
| No           | No                    | Yes                    |              92 |           36 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |            1122 |          446 |
| Yes          | No                    | Yes                    |            1195 |          568 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+-----------------------------------------+------------------+------------------+----------------+
|    Clock Signal   |              Enable Signal              | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------+-----------------------------------------+------------------+------------------+----------------+
|  seg/seg7_clk     |                                         | reset_IBUF       |                1 |              3 |
|  clk_in_IBUF_BUFG | sccpu/divu/reg_q                        | reset_IBUF       |                1 |              5 |
|  clk_in_IBUF_BUFG | sccpu/div/reg_q                         | reset_IBUF       |                2 |              6 |
|  clk_in_IBUF_BUFG |                                         |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[31][31]_i_1_n_0 | reset_IBUF       |               18 |             32 |
|  clk_in_IBUF_BUFG | sccpu/div/reg_b[31]_i_1_n_0             |                  |                6 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[3][31]_i_1_n_0  | reset_IBUF       |               16 |             32 |
|  clk_in_IBUF_BUFG | sccpu/divu/reg_b[31]_i_1__0_n_0         |                  |               10 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[4][31]_i_1_n_0  | reset_IBUF       |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[5][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[14][31]_i_1_n_0        | reset_IBUF       |                8 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[6][31]_i_1_n_0  | reset_IBUF       |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[7][31]_i_1_n_0  | reset_IBUF       |               17 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[8][31]_i_1_n_0  | reset_IBUF       |               17 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory                        |                  |               19 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[0][31]_i_1_n_0         |                  |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[10][31]_i_1_n_0        |                  |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[11][31]_i_1_n_0        |                  |               12 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[12][31]_i_1_n_0        | reset_IBUF       |                9 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[13][31]_i_1_n_0        | reset_IBUF       |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[9][31]_i_1_n_0  | reset_IBUF       |               18 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[15][31]_i_1_n_0        |                  |               10 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[16][31]_i_1_n_0        |                  |               12 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[17][31]_i_1_n_0        |                  |               10 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[18][31]_i_1_n_0        |                  |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[19][31]_i_1_n_0        |                  |               18 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[1][31]_i_1_n_0         |                  |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[20][31]_i_1_n_0        |                  |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[21][31]_i_1_n_0        |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[22][31]_i_1_n_0        |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[23][31]_i_1_n_0        |                  |               20 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[24][31]_i_1_n_0        |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[25][31]_i_1_n_0        |                  |               10 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[26][31]_i_1_n_0        |                  |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[27][31]_i_1_n_0        |                  |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[28][31]_i_1_n_0        |                  |               10 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[29][31]_i_1_n_0        |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[2][31]_i_1_n_0         |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[30][31]_i_1_n_0        |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[3][31]_i_1_n_0         |                  |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[4][31]_i_1_n_0         |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[5][31]_i_1_n_0         |                  |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[6][31]_i_1_n_0         |                  |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[7][31]_i_1_n_0         |                  |               24 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[8][31]_i_1_n_0         |                  |               11 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/CP0/memory[9][31]_i_1_n_0         |                  |               18 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/pcreg_HI/HI_W                     | reset_IBUF       |               18 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/pcreg_LO/LO_W                     | reset_IBUF       |               20 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[0][31]_i_1_n_0  | reset_IBUF       |               20 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[10][31]_i_1_n_0 | reset_IBUF       |               21 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[11][31]_i_1_n_0 | reset_IBUF       |               19 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[12][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[13][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[14][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[15][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[16][31]_i_1_n_0 | reset_IBUF       |               22 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[17][31]_i_1_n_0 | reset_IBUF       |               19 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[18][31]_i_1_n_0 | reset_IBUF       |               17 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[19][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[1][31]_i_1_n_0  | reset_IBUF       |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[20][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[21][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[22][31]_i_1_n_0 | reset_IBUF       |                9 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[23][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[24][31]_i_1_n_0 | reset_IBUF       |               21 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[25][31]_i_1_n_0 | reset_IBUF       |               18 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[26][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[27][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[28][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[29][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[2][31]_i_1_n_0  | reset_IBUF       |               16 |             32 |
| ~clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg[30][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clk_in_IBUF_BUFG |                                         | reset_IBUF       |               18 |             33 |
|  clk_in_IBUF_BUFG |                                         | reset_IBUF       |               17 |             56 |
|  clk_in_IBUF_BUFG | sccpu/div/reg_r                         |                  |               19 |             65 |
|  clk_in_IBUF_BUFG | sccpu/divu/reg_q[31]_i_1__0_n_0         |                  |               18 |             65 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[31][31]_0   |                  |               32 |            128 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[31][31]_2   |                  |               32 |            128 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[31][31]_27  |                  |               32 |            128 |
|  clk_in_IBUF_BUFG | sccpu/cpu_ref/array_reg_reg[31][31]_1   |                  |               32 |            128 |
+-------------------+-----------------------------------------+------------------+------------------+----------------+


