module UnidadeControle(
input [5:0]		OP,
					Funct
output reg 		RegWrite,
					RegDst,
					ULASrc,
					branch,
					MemWrite,
					MemtoReg,
					Jump,
output reg[2:0]ULAControl
);

always@*
case(OP)
	6'b000000: {RegWrite, RegDst, ULASrc, Branch, MemWrite, MemtoReg, Jump} = 7'b1100000;
endcase

endmodule