// Seed: 300354088
module module_0;
  assign id_1 = !id_1;
  reg id_2;
  assign id_1 = 1;
  always begin : LABEL_0
    if (1)
      @(*) begin : LABEL_0
        id_2 <= "";
      end
  end
  assign id_2 = 1;
  assign id_1 = id_1 == id_2;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output tri1 id_2
    , id_7,
    output wor id_3,
    input supply1 id_4,
    input wor id_5
);
  assign id_3 = id_4 || id_4;
  module_0 modCall_1 ();
  wire id_8;
endmodule
