// Seed: 2519161823
module module_0 (
    input wand id_0,
    input tri0 id_1,
    input supply0 id_2,
    output wand id_3,
    input tri id_4,
    input tri1 id_5
);
  logic ["" : 1] id_7;
  ;
endmodule
module module_1 (
    output logic id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    input wand id_4,
    input wand id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input wor id_10,
    input supply1 id_11
);
  reg id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_2,
      id_11,
      id_9
  );
  assign modCall_1.id_2 = 0;
  logic [1 : -1] id_14;
  wire id_15;
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_15;
    $clog2(41);
    ;
    id_0  <= 1;
    id_13 <= "";
  end
endmodule
