============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           Apr 21 2025  05:56:33 pm
  Module:                 mult_16b_flopped
  Technology library:     NangateOpenCellLibrary revision 1.0
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

path   1:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/CO   FA_X1          1  4.0   16   +76    1155 F             
  mul_12_20_g5770__4547/CI                                 +0    1155               
  mul_12_20_g5770__4547/CO   FA_X1          1  4.0   16   +76    1231 F             
  mul_12_20_g5769__1474/CI                                 +0    1231               
  mul_12_20_g5769__1474/CO   FA_X1          1  4.0   16   +76    1306 F             
  mul_12_20_g5768__3772/CI                                 +0    1307               
  mul_12_20_g5768__3772/CO   FA_X1          1  4.0   16   +76    1382 F             
  mul_12_20_g5767__4296/CI                                 +0    1382               
  mul_12_20_g5767__4296/CO   FA_X1          1  3.4   16   +74    1456 F             
  mul_12_20_g5766__8780/A                                  +0    1456               
  mul_12_20_g5766__8780/ZN   XNOR2_X1       1  2.4   14   +42    1498 F             
iDUT/result[15] 
product_flopped_reg_15/D     DFF_X1                        +0    1498               
product_flopped_reg_15/CK    setup                    0   +42    1541 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8459ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_15/D

path   2:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/CO   FA_X1          1  4.0   16   +76    1155 F             
  mul_12_20_g5770__4547/CI                                 +0    1155               
  mul_12_20_g5770__4547/CO   FA_X1          1  4.0   16   +76    1231 F             
  mul_12_20_g5769__1474/CI                                 +0    1231               
  mul_12_20_g5769__1474/CO   FA_X1          1  4.0   16   +76    1306 F             
  mul_12_20_g5768__3772/CI                                 +0    1307               
  mul_12_20_g5768__3772/CO   FA_X1          1  4.0   16   +76    1382 F             
  mul_12_20_g5767__4296/CI                                 +0    1382               
  mul_12_20_g5767__4296/S    FA_X1          1  2.4   13  +114    1496 R             
iDUT/result[14] 
product_flopped_reg_14/D     DFF_X1                        +0    1496               
product_flopped_reg_14/CK    setup                    0   +33    1529 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8471ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_14/D

path   3:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/CO   FA_X1          1  4.0   16   +76    1155 F             
  mul_12_20_g5770__4547/CI                                 +0    1155               
  mul_12_20_g5770__4547/CO   FA_X1          1  4.0   16   +76    1231 F             
  mul_12_20_g5769__1474/CI                                 +0    1231               
  mul_12_20_g5769__1474/CO   FA_X1          1  4.0   16   +76    1306 F             
  mul_12_20_g5768__3772/CI                                 +0    1307               
  mul_12_20_g5768__3772/S    FA_X1          1  2.4   13  +114    1421 R             
iDUT/result[13] 
product_flopped_reg_13/D     DFF_X1                        +0    1421               
product_flopped_reg_13/CK    setup                    0   +33    1454 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8546ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_13/D

path   4:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/CO   FA_X1          1  4.0   16   +76    1155 F             
  mul_12_20_g5770__4547/CI                                 +0    1155               
  mul_12_20_g5770__4547/CO   FA_X1          1  4.0   16   +76    1231 F             
  mul_12_20_g5769__1474/CI                                 +0    1231               
  mul_12_20_g5769__1474/S    FA_X1          1  2.4   13  +114    1345 R             
iDUT/result[12] 
product_flopped_reg_12/D     DFF_X1                        +0    1345               
product_flopped_reg_12/CK    setup                    0   +33    1378 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8622ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_12/D

path   5:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/CO   FA_X1          1  4.0   16   +76    1155 F             
  mul_12_20_g5770__4547/CI                                 +0    1155               
  mul_12_20_g5770__4547/S    FA_X1          1  2.4   13  +114    1270 R             
iDUT/result[11] 
product_flopped_reg_11/D     DFF_X1                        +0    1270               
product_flopped_reg_11/CK    setup                    0   +33    1302 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8698ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_11/D

path   6:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/CO   FA_X1          1  4.0   16   +76    1080 F             
  mul_12_20_g5771__9682/CI                                 +0    1080               
  mul_12_20_g5771__9682/S    FA_X1          1  2.4   13  +114    1194 R             
iDUT/result[10] 
product_flopped_reg_10/D     DFF_X1                        +0    1194               
product_flopped_reg_10/CK    setup                    0   +33    1227 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8773ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_10/D

path   7:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/CO   FA_X1          1  4.0   16   +76    1004 F             
  mul_12_20_g5772__2683/CI                                 +0    1004               
  mul_12_20_g5772__2683/S    FA_X1          1  2.4   13  +114    1118 R             
iDUT/result[9] 
product_flopped_reg_9/D      DFF_X1                        +0    1118               
product_flopped_reg_9/CK     setup                    0   +33    1151 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8849ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_9/D

path   8:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/CO   FA_X1          1  4.0   16   +76     928 F             
  mul_12_20_g5774__6877/CI                                 +0     929               
  mul_12_20_g5774__6877/S    FA_X1          1  2.4   13  +114    1043 R             
iDUT/result[8] 
product_flopped_reg_8/D      DFF_X1                        +0    1043               
product_flopped_reg_8/CK     setup                    0   +33    1076 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    8924ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_8/D

path   9:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/CO   FA_X1          1  4.0   16   +76     853 F             
  mul_12_20_g5776__2391/CI                                 +0     853               
  mul_12_20_g5776__2391/S    FA_X1          1  2.4   13  +114     967 R             
iDUT/result[7] 
product_flopped_reg_7/D      DFF_X1                        +0     967               
product_flopped_reg_7/CK     setup                    0   +33    1000 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9000ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_7/D

path  10:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/CO   FA_X1          1  4.0   16   +76     777 F             
  mul_12_20_g5780__1786/CI                                 +0     777               
  mul_12_20_g5780__1786/S    FA_X1          1  2.4   13  +114     892 R             
iDUT/result[6] 
product_flopped_reg_6/D      DFF_X1                        +0     892               
product_flopped_reg_6/CK     setup                    0   +33     924 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9076ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_6/D

path  11:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/CO   FA_X1          1  4.0   16   +82     702 F             
  mul_12_20_g5786__6083/CI                                 +0     702               
  mul_12_20_g5786__6083/S    FA_X1          1  2.4   13  +114     816 R             
iDUT/result[5] 
product_flopped_reg_5/D      DFF_X1                        +0     816               
product_flopped_reg_5/CK     setup                    0   +33     849 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9151ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_5/D

path  12:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5873__6083/A1                                 +0     448               
  mul_12_20_g5873__6083/ZN   OAI22_X1       1  4.1   43   +63     512 R             
  mul_12_20_g5814__2250/CI                                 +0     512               
  mul_12_20_g5814__2250/S    FA_X1          1  4.9   18  +108     619 F             
  mul_12_20_g5795__4296/A                                  +0     619               
  mul_12_20_g5795__4296/S    FA_X1          1  2.4   13  +117     737 R             
iDUT/result[4] 
product_flopped_reg_4/D      DFF_X1                        +0     737               
product_flopped_reg_4/CK     setup                    0   +33     769 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9231ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_4/D

path  13:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6031/A                                        +0     199               
  mul_12_20_g6031/ZN         INV_X1         2  7.8   31   +30     229 F             
  mul_12_20_g5968__8780/A                                  +0     229               
  mul_12_20_g5968__8780/Z    XOR2_X2       15 34.8   95  +116     345 R             
  mul_12_20_g5924__8757/A1                                 +0     345               
  mul_12_20_g5924__8757/ZN   NAND2_X1      13 28.7   63  +103     448 F             
  mul_12_20_g5840__5703/A1                                 +0     448               
  mul_12_20_g5840__5703/ZN   OAI22_X1       1  4.8   45   +67     515 R             
  mul_12_20_g5805__7675/B                                  +0     516               
  mul_12_20_g5805__7675/S    FA_X1          1  2.4   16  +102     618 F             
iDUT/result[3] 
product_flopped_reg_3/D      DFF_X1                        +0     618               
product_flopped_reg_3/CK     setup                    0   +43     661 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9339ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_3/D

path  14:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6015__7114/A2                                 +0     199               
  mul_12_20_g6015__7114/ZN   NAND2_X1      15 34.5   71  +116     315 F             
  mul_12_20_g5900__5266/A2                                 +0     315               
  mul_12_20_g5900__5266/ZN   OAI22_X1       1  4.5   44   +69     384 R             
  mul_12_20_g5832__2900/A                                  +0     384               
  mul_12_20_g5832__2900/CO   HA_X1          1  4.1   14   +47     431 R             
  mul_12_20_g5823__8780/CI                                 +0     431               
  mul_12_20_g5823__8780/S    FA_X1          1  2.4   16   +92     523 F             
iDUT/result[2] 
product_flopped_reg_2/D      DFF_X1                        +0     523               
product_flopped_reg_2/CK     setup                    0   +43     566 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9434ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_2/D

path  15:

           Pin                Type     Fanout Load Slew Delay Arrival   Location    
                                              (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------------
(clock ideal_clock)          launch                                 0 R             
b_flopped_reg_1/CK                                    0             0 R             
b_flopped_reg_1/Q            DFF_X1        18 50.5  118  +199     199 R             
iDUT/b[1] 
  mul_12_20_g6015__7114/A2                                 +0     199               
  mul_12_20_g6015__7114/ZN   NAND2_X1      15 34.5   71  +116     315 F             
  mul_12_20_g5900__5266/A2                                 +0     315               
  mul_12_20_g5900__5266/ZN   OAI22_X1       1  4.5   44   +69     384 R             
  mul_12_20_g5832__2900/A                                  +0     384               
  mul_12_20_g5832__2900/S    HA_X1          1  2.4   25   +57     441 R             
iDUT/result[1] 
product_flopped_reg_1/D      DFF_X1                        +0     441               
product_flopped_reg_1/CK     setup                    0   +36     477 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)          capture                            10000 R             
------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9523ps 
Start-point  : b_flopped_reg_1/CK
End-point    : product_flopped_reg_1/D

path  16:

           Pin               Type     Fanout Load Slew Delay Arrival   Location    
                                             (fF) (ps)  (ps)   (ps)       (x,   y) 
-----------------------------------------------------------------------------------
(clock ideal_clock)          launch                                0 R             
a_flopped_reg_0/CK                                   0             0 R             
a_flopped_reg_0/Q            DFF_X1       19 40.8   96  +176     176 R             
iDUT/a[0] 
  mul_12_20_g6032/A                                       +0     176               
  mul_12_20_g6032/ZN         INV_X1       12 29.4   47   +74     250 F             
  mul_12_20_g6022__1840/A1                                +0     250               
  mul_12_20_g6022__1840/ZN   NOR2_X1       2  4.8   33   +57     307 R             
iDUT/result[0] 
product_flopped_reg_0/D      DFF_X1                       +0     307               
product_flopped_reg_0/CK     setup                   0   +38     345 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)          capture                           10000 R             
-----------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9655ps 
Start-point  : a_flopped_reg_0/CK
End-point    : product_flopped_reg_0/D

path  17:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_0/CK                                0             0 R             
product_flopped_reg_0/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[0]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_63_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_0/CK
End-point    : product_flopped[0]

path  18:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_1/CK                                0             0 R             
product_flopped_reg_1/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[1]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_62_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_1/CK
End-point    : product_flopped[1]

path  19:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_2/CK                                0             0 R             
product_flopped_reg_2/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[2]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_61_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_2/CK
End-point    : product_flopped[2]

path  20:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_3/CK                                0             0 R             
product_flopped_reg_3/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[3]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_60_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_3/CK
End-point    : product_flopped[3]

path  21:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_4/CK                                0             0 R             
product_flopped_reg_4/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[4]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_59_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_4/CK
End-point    : product_flopped[4]

path  22:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_5/CK                                0             0 R             
product_flopped_reg_5/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[5]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_58_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_5/CK
End-point    : product_flopped[5]

path  23:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_6/CK                                0             0 R             
product_flopped_reg_6/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[6]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_57_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_6/CK
End-point    : product_flopped[6]

path  24:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_7/CK                                0             0 R             
product_flopped_reg_7/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[7]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_56_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_7/CK
End-point    : product_flopped[7]

path  25:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_8/CK                                0             0 R             
product_flopped_reg_8/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[8]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_55_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_8/CK
End-point    : product_flopped[8]

path  26:

          Pin                 Type       Fanout Load Slew Delay Arrival   Location    
                                                (fF) (ps)  (ps)   (ps)       (x,   y) 
--------------------------------------------------------------------------------------
(clock ideal_clock)        launch                                     0 R             
product_flopped_reg_9/CK                                0             0 R             
product_flopped_reg_9/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[9]         interconnect                22    +0      99 R             
                           out port                          +0      99 R             
(ou_del_54_1)              ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)        capture                                10000 R             
--------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_9/CK
End-point    : product_flopped[9]

path  27:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_10/CK                                0             0 R             
product_flopped_reg_10/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[10]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_53_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_10/CK
End-point    : product_flopped[10]

path  28:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_11/CK                                0             0 R             
product_flopped_reg_11/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[11]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_52_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_11/CK
End-point    : product_flopped[11]

path  29:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_12/CK                                0             0 R             
product_flopped_reg_12/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[12]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_51_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_12/CK
End-point    : product_flopped[12]

path  30:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_13/CK                                0             0 R             
product_flopped_reg_13/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[13]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_50_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_13/CK
End-point    : product_flopped[13]

path  31:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_14/CK                                0             0 R             
product_flopped_reg_14/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[14]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_49_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_14/CK
End-point    : product_flopped[14]

path  32:

          Pin                  Type       Fanout Load Slew Delay Arrival   Location    
                                                 (fF) (ps)  (ps)   (ps)       (x,   y) 
---------------------------------------------------------------------------------------
(clock ideal_clock)         launch                                     0 R             
product_flopped_reg_15/CK                                0             0 R             
product_flopped_reg_15/Q    DFF_X1             1  8.3   22   +99      99 R             
product_flopped[15]         interconnect                22    +0      99 R             
                            out port                          +0      99 R             
(ou_del_48_1)               ext delay                         +0      99 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock ideal_clock)         capture                                10000 R             
---------------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9901ps 
Start-point  : product_flopped_reg_15/CK
End-point    : product_flopped[15]

path  33:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_27_1)         ext delay                      +0       0 F             
b[4]                  in port         1  2.4    2    +1       1 F             
b_flopped_reg_4/D     DFF_X1                         +0       1               
b_flopped_reg_4/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[4]
End-point    : b_flopped_reg_4/D

path  34:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_4_1)          ext delay                      +0       0 F             
a[11]                 in port         1  2.4    2    +1       1 F             
a_flopped_reg_11/D    DFF_X1                         +0       1               
a_flopped_reg_11/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[11]
End-point    : a_flopped_reg_11/D

path  35:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_22_1)         ext delay                      +0       0 F             
b[9]                  in port         1  2.4    2    +1       1 F             
b_flopped_reg_9/D     DFF_X1                         +0       1               
b_flopped_reg_9/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[9]
End-point    : b_flopped_reg_9/D

path  36:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_10_1)         ext delay                      +0       0 F             
a[5]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_5/D     DFF_X1                         +0       1               
a_flopped_reg_5/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[5]
End-point    : a_flopped_reg_5/D

path  37:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_14_1)         ext delay                      +0       0 F             
a[1]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_1/D     DFF_X1                         +0       1               
a_flopped_reg_1/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[1]
End-point    : a_flopped_reg_1/D

path  38:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_19_1)         ext delay                      +0       0 F             
b[12]                 in port         1  2.4    2    +1       1 F             
b_flopped_reg_12/D    DFF_X1                         +0       1               
b_flopped_reg_12/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[12]
End-point    : b_flopped_reg_12/D

path  39:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_15_1)         ext delay                      +0       0 F             
a[0]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_0/D     DFF_X1                         +0       1               
a_flopped_reg_0/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[0]
End-point    : a_flopped_reg_0/D

path  40:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_11_1)         ext delay                      +0       0 F             
a[4]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_4/D     DFF_X1                         +0       1               
a_flopped_reg_4/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[4]
End-point    : a_flopped_reg_4/D

path  41:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_29_1)         ext delay                      +0       0 F             
b[2]                  in port         1  2.4    2    +1       1 F             
b_flopped_reg_2/D     DFF_X1                         +0       1               
b_flopped_reg_2/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[2]
End-point    : b_flopped_reg_2/D

path  42:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_9_1)          ext delay                      +0       0 F             
a[6]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_6/D     DFF_X1                         +0       1               
a_flopped_reg_6/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[6]
End-point    : a_flopped_reg_6/D

path  43:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_30_1)         ext delay                      +0       0 F             
b[1]                  in port         1  2.4    2    +1       1 F             
b_flopped_reg_1/D     DFF_X1                         +0       1               
b_flopped_reg_1/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[1]
End-point    : b_flopped_reg_1/D

path  44:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del)              ext delay                      +0       0 F             
a[15]                 in port         1  2.4    2    +1       1 F             
a_flopped_reg_15/D    DFF_X1                         +0       1               
a_flopped_reg_15/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[15]
End-point    : a_flopped_reg_15/D

path  45:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_31_1)         ext delay                      +0       0 F             
b[0]                  in port         1  2.4    2    +1       1 F             
b_flopped_reg_0/D     DFF_X1                         +0       1               
b_flopped_reg_0/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[0]
End-point    : b_flopped_reg_0/D

path  46:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_3_1)          ext delay                      +0       0 F             
a[12]                 in port         1  2.4    2    +1       1 F             
a_flopped_reg_12/D    DFF_X1                         +0       1               
a_flopped_reg_12/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[12]
End-point    : a_flopped_reg_12/D

path  47:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_1_1)          ext delay                      +0       0 F             
a[14]                 in port         1  2.4    2    +1       1 F             
a_flopped_reg_14/D    DFF_X1                         +0       1               
a_flopped_reg_14/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[14]
End-point    : a_flopped_reg_14/D

path  48:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_17_1)         ext delay                      +0       0 F             
b[14]                 in port         1  2.4    2    +1       1 F             
b_flopped_reg_14/D    DFF_X1                         +0       1               
b_flopped_reg_14/CK   setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : b[14]
End-point    : b_flopped_reg_14/D

path  49:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_12_1)         ext delay                      +0       0 F             
a[3]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_3/D     DFF_X1                         +0       1               
a_flopped_reg_3/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[3]
End-point    : a_flopped_reg_3/D

path  50:

       Pin             Type      Fanout Load Slew Delay Arrival   Location    
                                        (fF) (ps)  (ps)   (ps)       (x,   y) 
------------------------------------------------------------------------------
(clock ideal_clock)   launch                                  0 R             
(in_del_7_1)          ext delay                      +0       0 F             
a[8]                  in port         1  2.4    2    +1       1 F             
a_flopped_reg_8/D     DFF_X1                         +0       1               
a_flopped_reg_8/CK    setup                     0   +38      39 R             
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock ideal_clock)   capture                             10000 R             
------------------------------------------------------------------------------
Cost Group   : 'ideal_clock' (path_group 'ideal_clock')
Timing slack :    9961ps 
Start-point  : a[8]
End-point    : a_flopped_reg_8/D

