 2
以差動放大器設計與製造寬頻壓控振盪 
“Design and Fabrication of Differential-Amplifier-Based Wide Band Voltage 
Controlled Oscillator” 
計畫編號：NSC97-2221-E-168-046 
執行期間：97 年 8 月 1 日 至 98 年 7 月 31 日 
主持人：蔡澈雄 崑山科技大學電子系助理教授 
共同主持人：甘廣宙 教授          協同研究人員：張培華老師 
計畫參與人員：研究生Æ林明信、張家祥 
 
一.以MOS疊串主動負載差動放大器實現
寬調頻範圍之壓控振盪器  
 
I.中文摘要 
  此壓控振盪器之設計是以MOS疊串主動負載差
動放大器為基礎，利用差動放大器用來達到寬調
頻範圍與低相位雜訊；當供給電源從1.5伏特變
化到3.3伏特時，此振盪器輸出頻率範圍可從105 
MHz調整到886 MHz，其工作頻率範圍大於150%，
在600 KHz偏移之886 MHz載波所量測到的相位雜
訊為-107.5 dBc/Hz，此相位雜訊可以與LC積體
振盪器比較，此壓控振盪器以0.35-μm CMOS製
程來實現。 
II.英文摘要 
   The voltage-controlled oscillator design is 
based on MOSFET differential amplifier with 
cascode active load. This diff-amp was utilized to 
achieve wide tuning range and low phase noise. For 
supply voltage varying from 1.5 to 3.3 V, the 
operating frequency can be tuned from 105 MHz to 
886 MHz. Operation frequency tuning range is 
more than 150%. The measured result of the phase 
noise is -107.5 dBc/Hz at 600 KHz offset from 886 
MHz carrier frequency, this value can be 
competitive to that of the LC-based integrated 
oscillator. Fabrication of the circuit is using the 
standard 0.35-μm CMOS process. 
 
III.簡介 
   一般而言，積體電路製造壓控振盪器有兩種
方式，第一種方式是以LC(電感電容)製作積體振
盪器，第二種方式是環形振盪器，前者在相位雜
訊有優勢，後者在頻率輸出範圍有優勢。LC(電
感電容)製作積體壓控振盪器之輸出頻率調整範
圍大約只有10到20%[1]。以積體電路來設計壓控
振盪器是最令人滿意的但必需面臨輸出頻率調
整範圍與相位雜訊兩者同時的挑戰，在合理的功
率消耗下得到高頻率輸出也是另一項重要的需
求項目。標準CMOS製程實現高品質螺旋形電感
有其限制，它需要額外製程步驟且所佔晶片面積
比較大；差動放大器在壓控振盪器中對於相位雜
訊有優良的壓降特質[1,4-5]；為了同時獲得寬調
頻範圍與低相位雜訊，我們採用MOS疊串主動
負載差動放大器來設計此壓控振盪器，此振盪器
以0.35-μm CMOS製程來實現，其工作頻率調整
範圍大於150%，在600 KHz偏移之886 MHz載波
所量測到的相位雜訊為-107.5 dBc/Hz，此值與其
他壓控振盪器[1,5] 作比較仍很有競爭性。 
 
IV.電路 
此作品中顯示之壓控振盪器是以 MOS 疊串
主動負載差動放大器串接兩個反相器形成如圖
1-a 所示，正式差動放大器需電流源，為了簡化
我們採用 NMOS 電晶體替代；MOS 疊串主動負
載差動放大器有高電壓增益與高輸出阻抗特
性；根據 MOS 差動放大器操作原理，電晶體
NMOS M1 與 M2 不可同時關掉，也不可同時在
三極管區，因電晶體 M1 與 M2 完全一致，故
此差動放大器工作情形是，電晶體 M1 工作在飽
和區且電晶體 M2 工作在截止區，或是電晶體
M1 工作在截止區且電晶體 M2 工作在飽和區。 
為了簡化邏輯，把圖 1-a 轉換成圖 1-b，圖 1-b
顯示出非對稱結構且類似環形震盪器，電路初始
值 V+、V-與 VO列在圖 1-c；當電源導通，狀態
(State)1 轉成狀態 3，狀態(State)2 也轉成狀態 4，
下一個步驟狀態 3 與狀態 4 互換，狀態 1 與狀態
2 只存在初始狀態，電路只工作在狀態 3 與狀態
4，狀態 3 與狀態 4 的互換形成振盪，此壓控振
盪器是利用相位變化所產生；其工作頻率由各個
不同元件之時間延遲來決定，振盪週期 T: 
T = td (差動放大器) + td (反相器 1) + td (反相器
2) + td (緩衝器) 
Td 表示各個不同元件之時間延遲，包括 MOS 疊
串主動負載差動放大器 (Diff-amp)，CMOS 反相
器 1、2 (Inv1,2)與緩衝器(Buf)；在圖 1-a 中,疊串
           4
圖 2 
 
 
圖 3 
 
 
圖 4 
 
 
 
 
二. 以 MOS 主動負載差動放大器實現
低雜訊與寬調頻範圍之壓控振盪器 
I.摘要 
   此壓控振盪器之設計是以MOS主動負載差動
放大器為基礎，利用差動放大器用來達到低相位
雜訊與寬調頻範圍；當供給電源從1.3伏特變化
到3.3伏特時，此振盪器輸出頻率範圍可從117 
MHz調整到1.216 GHz，其工作頻率範圍大於
160%，在600 KHz偏移之載波1.216 GHz所量測
到的相位雜訊為-120 dBc/Hz，此相位雜訊可以與
LC積體振盪器比較，此壓控振盪器以0.35-μm 
CMOS製程來實現。 
 
II.Abstract 
   The voltage-controlled oscillator design is 
based on MOSFET differential amplifier with 
active load. This diff-amp VCO was utilized to 
achieve low phase noise and wide tuning range. For 
supply voltage varying from 1.3 to 3.3 V, the 
operating frequency can be tuned from 117 MHz to 
1.216 GHz. The measured result of the phase noise 
is -120 dBc/Hz at 600 KHz offset from 1.216 GHz 
carrier frequency, this value can be comparable to 
that of the LC-based integrated oscillator. The 
VCO operation frequency tuning range is more 
than 160%. Fabrication of the circuit is using the 
standard 0.35-μm CMOS process. 
 
III.簡介  
  一般而言，積體電路製造壓控振盪器有兩種方
式，第一種方式是以LC(電感電容)製作積體振盪
器，第二種方式是環形振盪器，前者在相位雜訊
有優勢，後者在頻率輸出範圍有優勢。LC(電感
電容)製作積體壓控振盪器之輸出頻率調整範圍
大約只有10到20%[1]。以積體電路來設計壓控振
盪器是最令人滿意的但必需面臨輸出頻率調整
範圍與相位雜訊兩者同時的挑戰，在合理的功率
消耗下得到高頻率輸出也是另一項重要的需求
項目。標準CMOS製程實現高品質螺旋形電感有
其限制，它需要額外製程步驟且所佔晶片面積比
較大；差動放大器在壓控振盪器中對於相位雜訊
有優良的壓降特質[1,4-5]；為了同時獲得寬調頻
範圍與低相位雜訊，我們採用MOS主動負載差
動放大器來設計此壓控振盪器，此振盪器以
0.35-μm CMOS製程來實現，其工作頻率調整範
圍大於160%，在600 KHz偏移之1.216 G Hz載波
所量測到的相位雜訊為-120 dBc/Hz，此值與其
他壓控振盪器[1,5] 作比較仍很有比較性。 
 
IV.電路  
此作品中顯示之壓控振盪器是以 MOS 主動
負載差動放大器串接兩個反相器形成如圖 1 所
示，正式差動放大器需電流源，為了簡化我們採
           6
器電路 
圖 2    圖 1 之簡化邏輯圖 
表 1    圖 2 之狀態表 
圖3  壓控振盪器實際量測輸出功率頻譜圖 
圖 4  壓控振盪器實際量測相位雜訊(載波 1.216 
GHz) 
圖 5 壓控振盪器在不同控制電壓下之輸出頻率 
– – – – 佈局後之模擬 
———實際量測 
圖 6 壓控振盪器在不同控制電壓下之消耗功率 
– – – – 佈局後之模擬 
———實際量測 
圖 7 壓控振盪器(VCO(Bi-CMOS)顯微鏡照像圖
(包涵在鎖相迴路 PLL 中) 
 
圖 1 
 
 
圖 2 
 
 
表 1 
 V+ V- Vo 
State1 H H L 
State2 L L H 
State3 H L H 
State4 L H L 
 
圖 3 
 
圖 4 
 
 
圖 5 
0.9 1.2 1.5 1.8 2.1 2.4 2.7 3 3.3
Vctrl (Volts)
0
200
400
600
800
1000
1200
fo
sc
 (M
H
z)
Post - Layout Simulation  ------
Measurement                 
 
圖 6 
0.9 1.2 1.5 1.8 2.1 2.4 2.7 3 3.3
Vctrl (Volts)
0
2
4
6
8
10
Po
w
er
 D
iss
ip
at
io
n 
(m
W
) Post - Layout Simulation  ------
Measurement                 
 
圖 7 
 
           8
 
Fig.3 Oscillator (Right-upper corner) IC 
photograph.  
 
 
Fig.4 Oscillator test module. 
 
 
Fig.5 Output spectrum under 3.3 volts. 
 
Fig.5 is the spectrum diagram of the Bi-CMOS 
differential amplifier oscillator. The highest signal 
is more than the other signals about 80 db in Fig.5. 
It means the main oscillation signal is ten thousand 
(1080/20=10000) times stronger than the noise 
signals.  
Fig.6 is the phase noise diagram of the Bi-CMOS 
differential amplifier oscillator. Fig.6 shows the 
oscillator with low noise characteristics from 1 
KKz to 10 MHz. The phase is -111.85 dbc/Hz 
under 1 MHz. 
In post simulation, the Bi-CMOS differential 
amplifier oscillator shows nice VCO linearity from 
1.1 volts to 3.3 volts supply voltage as shown in 
Fig.7 but real IC oscillator is not match to 
simulation results.  
 
Fig.6 Phase noise diagram of Fig.1. 
 
 
Fig.7 VCO characteristics of Fig.1. 
 
IV. CONCLUSIONS  
The Bi-CMOS differential amplifier oscillator is 
the same as general oscillators that the noises are 
proportional to output frequencies. But the 
Bi-CMOS differential amplifier oscillator still has 
low noise and excellent voltage controlled (VCO) 
characteristics. We will improve the disadvantages 
by IC implementation. CMOS inverter will become 
short time delay in CIC process and PMOS will be 
modified. If we can implement Bi-CMOS 
differential amplifier oscillator into IC chips, then 
we will achieve improvements in frequency 
response to deeper UHF band, voltage control 
characters, power consumptions and noise 
performance.  
 
ACKNOWLEDGEMENTS 
The authors would like to thank the National 
Science Council of Republic of China for their kind 
support. This work was supported by the National 
Science Council of Republic of China under the 
contract no. NSC97-2221-E-168-046. 
 
REFERENCES 
[1] Donald A Neamen “Electronic Circuit 
Analysis and Design,” 2nd edition, pp. 
688-690, 2001. 
[2] Richard C. Jaeger and Travis N. Blalock, 
“Microelectronic Circuit Design,” 2nd edition, 
pp. 1087-1108, 2003. 
[3] Adel S. Sedra and Kenneth C. Smith, 
“Microelectronic Circuits,” 5th edition, pp. 
687-719, 2004. 
 
---------------------------
- 
- 
- 
- 
- 
 
           10
Table.1  States of Fig.2 
     V+     V-     VO
State1    H    H    L 
State2    L    L    H 
State3    H    L    H 
State4    L    H    L 
 
 
Fig3. Output waveform of post-simulation result. 
 
We use H-spice and ADS to verify that the 
oscillator output frequency is 113.1MHz, 862.8 
MHz under 1.6 volts and 3.3 volts power supply 
under CIC 0.35um-GeSi process respectively. Fig.3 
is the post simulation of the oscillator under SS, TT, 
FF conditions. Fig.4 is the output frequencies under 
different voltage supply, it shows good linearity.  
Fig.5 is the output Phase Noise diagram, its 
phase noise value is -125dbc/Hz under 1 MHz 
offset frequency. Fig.6 is the output power 
spectrum under ADS Simulation. 
 
Fig.4 Output frequencies under Different Voltage 
Supply 
 
 
Fig.5 Output Phase Noise under ADS Simulation 
 
 
Fig.6 Output Power Spectrum under ADS 
Simulation 
 
Fig.7 is the layout of the oscillator, its circuit 
location is at right bottom. 
 
Fig.7 Layout of the Oscillator 
IV. MEASURED DATA 
Fig.8 is the measurement diagram of the 
oscillator, includes oscilloscope, power supply and 
spectrum analyzers.  
 
Fig.8 VCO Measurement Diagram 
 
Fig.9 is the output waveform under 3.3 volts 
power supply, the output frequency is 585.5 MHz. 
           12
Fig.14 shows IC photography, the Bi-CMOS 
cascoded active load differential amplifier 
oscillator is at right bottom position. Fig.15 is test 
module of the VCO, left photo is bottom side and 
right photo is upper side. 
 
Fig.15 Oscillator test module. 
 
V. CONCLUSIONS  
The Bi-CMOS cascoded active load differential 
amplifier oscillator is the same as general active 
oscillators that the phase noises are proportional to 
output frequencies. But the Bi-CMOS cascoded 
active load differential amplifier oscillator still has 
low noise and excellent tuning range characteristics. 
The phase noise is not as good as LC tank oscillator 
but will be much better than LC tank oscillator in 
tuning range. This oscillator includes VHF and 
UHF bands. 
We will improve the disadvantages by IC 
implementation in VCO linearity characteristic. 
CMOS inverter will become short time delay and 
PMOS will be modified in 0.18μm  CIC process. 
If we can implement Bi-CMOS cascoded active 
load differential amplifier oscillator into 0.18μm IC 
chips, then we will achieve improvements in 
frequency response to deeper UHF band, better 
voltage control characters, power consumptions 
and noise performance.  
 
ACKNOWLEDGEMENTS 
The authors would like to thank the National 
Science Council of Republic of China for their kind 
support. This work was supported by the National 
Science Council of Republic of China under the 
contract no. NSC97-2221-E-168-046. 
 
REFERENCES 
[1] Donald A Neamen “Electronic Circuit 
Analysis and Design,” 2nd edition, pp. 
688-690, 2001. 
[2] Richard C. Jaeger and Travis N. Blalock, 
“Microelectronic Circuit Design,” 2nd edition, 
pp. 1087-1108, 2003. 
[3] Adel S. Sedra and Kenneth C. Smith, 
“Microelectronic Circuits,” 5th edition, pp. 
687-719, 2004. 
[4] Adel S. Sedra and Kenneth C. Smith, 
“Microelectronic Circuits,” 5th edition, 
Oxford, pp. 45- 46, 2004. 
[5] Adel S. Sedra and Kenneth C. Smith, 
Microelectronic Circuits, Oxford, 5th edition, 
pp.1027, 2004. 
[6] Cher-Shiung Tsai, Ming-Hsin Lin, 
Chien-Hua Chang, Shu-Yin Jiang, 
Ming-Yuan Guo, Kwang-Jow 
Gan, ,Dong-Shong Liang, Pei-Hua Chang 
and Yaw-Hwang Chen “Wide Band 
Oscillator Design Based on Bi-CMOS Active 
Load Differential Amplifier”, 2007 IEEE 
Conference on Electron Devices and 
Solid-State Circuits (EDSSC 2007), Tainan, 
Tayih Landis Hotel, Taiwan, ROC., 
December 20-22, 2007. Vol.2, pp.773-776. 
[7] Cher-Shiung Tsai, Ming-Yuan Guo, 
Chien-Hua Chang, Shu-Yin Jiang, Ming-Hsin 
Lin, Kwang-Jow Gan, Pei-Hua Chang, 
Dong-Shong Liang and Yaw-Hwang Chen,” 
A VHF Oscillator Design Based on BJT 
Active Load Differential Amplifier”, 2007 
IEEE Conference on Electron Devices and 
Solid-State Circuits (EDSSC 2007), Tainan, 
Tayih Landis Hotel, Taiwan, ROC., 
December 20-22, 2007. Vol.2, pp.917-920.  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
此計畫經費承蒙國科會補助，
且晶片的下線是藉由國家晶片系
統設計中心(CIC)安排，使本研究
計畫得以順利完成，特在此感謝。 
 
           14
獎項 對數 獎勵 
特優 一隊 得獎隊伍頒予獎狀與證書及獎金 50000 元/人 指導老師頒予獎狀 
優等 一隊 得獎隊伍頒予獎狀與證書及獎金 30000 元/人 指導老師頒予獎狀 
次優 一隊 得獎隊伍頒予獎狀與證書及獎金 20000 元/人 指導老師頒予獎狀 
佳作 十隊 得獎隊伍頒予獎狀與證書及獎金 10000 元/人 指導老師頒予獎狀 
最佳指導教授獎 一名 獎金 20000 元最佳指導教授獎狀 
最佳團隊獎 一隊 （參賽學校競賽排名，只頒獎盃無獎金） 
註：由於各組參賽隊數及作品的水準不一致，委辦單位得視情況調整得獎名額 
 
 
    
