<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 8.0.5 (20230430.1635)
 -->
<!-- Title: inheritanced6b90e9167 Pages: 1 -->
<svg width="7pt" height="864pt"
 viewBox="0.00 0.00 7.31 864.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(0.0173699 0.0173699) rotate(0) translate(4 49737.3)">
<title>inheritanced6b90e9167</title>
<!-- Block -->
<g id="node1" class="node">
<title>Block</title>
<g id="a_node1"><a xlink:href="../pyVHDLParser.Blocks.html#pyVHDLParser.Blocks.Block" xlink:title="Base&#45;class for all :term:`block` classes." target="_top">
<polygon fill="white" stroke="#1e90ff" points="54,-49733.3 0,-49733.3 0,0 54,0 54,-49733.3"/>
<text text-anchor="middle" x="27" y="-49719.8" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">Block</text>
</a>
</g>
</g>
<!-- SkipableBlock -->
<g id="node3" class="node">
<title>SkipableBlock</title>
<g id="a_node3"><a xlink:href="../pyVHDLParser.Blocks.html#pyVHDLParser.Blocks.SkipableBlock" xlink:title="Base&#45;class for blocks that can be skipped in fast&#45;forward scanning." target="_top">
<polygon fill="white" stroke="#1e90ff" points="203.5,-24875.9 90,-24875.9 90,-24857.4 203.5,-24857.4 203.5,-24875.9"/>
<text text-anchor="middle" x="146.75" y="-24862.4" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">SkipableBlock</text>
</a>
</g>
</g>
<!-- Block&#45;&gt;SkipableBlock -->
<g id="edge2" class="edge">
<title>Block&#45;&gt;SkipableBlock</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M54.43,-24866.65C63.24,-24866.65 73.46,-24866.65 83.8,-24866.65"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="84.56,-24868.4 89.56,-24866.65 84.56,-24864.9 84.56,-24868.4"/>
</g>
<!-- PortMapDelimiterBlock -->
<g id="node2" class="node">
<title>PortMapDelimiterBlock</title>
<g id="a_node2"><a xlink:href="../pyVHDLParser/pyVHDLParser.Blocks.Instantiation.ProcedureInstantiation.html#pyVHDLParser.Blocks.Instantiation.ProcedureInstantiation.PortMapDelimiterBlock" xlink:title="PortMapDelimiterBlock" target="_top">
<polygon fill="white" stroke="#1e90ff" points="413,-49558.34 239.5,-49558.34 239.5,-174.97 413,-174.97 413,-49558.34"/>
<text text-anchor="middle" x="326.25" y="-49544.84" font-family="Vera Sans, DejaVu Sans, Liberation Sans, Arial, Helvetica, sans" font-size="10.00">PortMapDelimiterBlock</text>
</a>
</g>
</g>
<!-- SkipableBlock&#45;&gt;PortMapDelimiterBlock -->
<g id="edge1" class="edge">
<title>SkipableBlock&#45;&gt;PortMapDelimiterBlock</title>
<path fill="none" stroke="black" stroke-width="0.5" d="M203.91,-24866.65C213.34,-24866.65 223.33,-24866.65 233.38,-24866.65"/>
<polygon fill="black" stroke="black" stroke-width="0.5" points="234.29,-24868.4 239.29,-24866.65 234.29,-24864.9 234.29,-24868.4"/>
</g>
</g>
</svg>
