# Reading D:/QuartusLite/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuartusLite/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab4 {D:/UW/ee371labs/lab4/binary_search.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:01 on May 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab4" D:/UW/ee371labs/lab4/binary_search.sv 
# -- Compiling module binary_search
# -- Compiling module binary_search_testbench
# 
# Top level modules:
# 	binary_search_testbench
# End time: 16:55:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/UW/ee371labs/lab4 {D:/UW/ee371labs/lab4/ram32x8.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:55:01 on May 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+D:/UW/ee371labs/lab4" D:/UW/ee371labs/lab4/ram32x8.sv 
# -- Compiling module ram32x8
# -- Compiling module ram32x8_testbench
# 
# Top level modules:
# 	ram32x8_testbench
# End time: 16:55:01 on May 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.ram32x8_testbench
# vsim work.ram32x8_testbench 
# Start time: 16:55:06 on May 10,2021
# Loading sv_std.std
# Loading work.ram32x8_testbench
# Loading work.ram32x8
# ** Error: (vsim-8378) D:/UW/ee371labs/lab4/ram32x8.sv(29): Port size (8) does not match connection size (4) for implicit .name connection port 'data_out'. The port definition is at: D:/UW/ee371labs/lab4/ram32x8.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /ram32x8_testbench/dut File: D:/UW/ee371labs/lab4/ram32x8.sv
# Error loading design
# End time: 16:55:06 on May 10,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.binary_search_testbench
# vsim work.binary_search_testbench 
# Start time: 16:55:07 on May 10,2021
# Loading sv_std.std
# Loading work.binary_search_testbench
# Loading work.binary_search
# Loading work.ram32x8
do D:/UW/ee371labs/lab4/simulation/modelsim/wave.do
# ** Error: (vish-4014) No objects found matching '/binary_search_testbench/s'.
# Executing ONERROR command at macro D:\UW\ee371labs\lab4\simulation\modelsim\wave.do line 5
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab4/binary_search.sv(147)
#    Time: 9850 ps  Iteration: 1  Instance: /binary_search_testbench
# Break in Module binary_search_testbench at D:/UW/ee371labs/lab4/binary_search.sv line 147
add wave -position 3  sim:/binary_search_testbench/s_in
restart -f
run -all
# ** Note: $stop    : D:/UW/ee371labs/lab4/binary_search.sv(147)
#    Time: 9850 ps  Iteration: 1  Instance: /binary_search_testbench
# Break in Module binary_search_testbench at D:/UW/ee371labs/lab4/binary_search.sv line 147
# End time: 17:07:57 on May 10,2021, Elapsed time: 0:12:50
# Errors: 3, Warnings: 0
