===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 38.2288 seconds

  ----User Time----  ----Wall Time----  ----Name----
   10.9080 ( 20.9%)   10.9080 ( 28.5%)  FIR Parser
   26.5658 ( 50.9%)   15.9457 ( 41.7%)  'firrtl.circuit' Pipeline
    3.3804 (  6.5%)    1.8763 (  4.9%)    'firrtl.module' Pipeline
    2.9693 (  5.7%)    1.6521 (  4.3%)      CSE
    0.0001 (  0.0%)    0.0001 (  0.0%)        (A) DominanceInfo
    0.4110 (  0.8%)    0.2242 (  0.6%)      LowerCHIRRTL
    0.2689 (  0.5%)    0.2689 (  0.7%)    InferWidths
    1.4723 (  2.8%)    1.4723 (  3.9%)    InferResets
    0.0755 (  0.1%)    0.0755 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0838 (  0.2%)    0.0838 (  0.2%)    PrefixModules
    1.7699 (  3.4%)    1.7699 (  4.6%)    LowerFIRRTLTypes
   11.8154 ( 22.6%)    6.5386 ( 17.1%)    'firrtl.module' Pipeline
    4.1525 (  8.0%)    2.2986 (  6.0%)      ExpandWhens
    7.6629 ( 14.7%)    4.2400 ( 11.1%)      Canonicalizer
    0.3255 (  0.6%)    0.3255 (  0.9%)    Inliner
    1.1046 (  2.1%)    1.1046 (  2.9%)    IMConstProp
    0.0387 (  0.1%)    0.0387 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    3.8564 (  7.4%)    2.2052 (  5.8%)    'firrtl.module' Pipeline
    3.8563 (  7.4%)    2.2052 (  5.8%)      Canonicalizer
    0.2903 (  0.6%)    0.2903 (  0.8%)    CreateSiFiveMetadata
    2.2667 (  4.3%)    2.2667 (  5.9%)  LowerFIRRTLToHW
    1.4026 (  2.7%)    1.4026 (  3.7%)  HWMemSimImpl
    7.3386 ( 14.1%)    4.0036 ( 10.5%)  'hw.module' Pipeline
    0.1909 (  0.4%)    0.0990 (  0.3%)    HWCleanup
    2.2792 (  4.4%)    1.2702 (  3.3%)    CSE
    0.0093 (  0.0%)    0.0052 (  0.0%)      (A) DominanceInfo
    2.9258 (  5.6%)    1.5568 (  4.1%)    Canonicalizer
    0.0167 (  0.0%)    0.0089 (  0.0%)    HWLegalizeModules
    1.8422 (  3.5%)    1.0335 (  2.7%)    PrettifyVerilog
    3.6837 (  7.1%)    3.6837 (  9.6%)  ExportVerilog
    0.0043 (  0.0%)    0.0043 (  0.0%)  Rest
   52.1839 (100.0%)   38.2288 (100.0%)  Total

{
  totalTime: 38.28,
  maxMemory: 928370688
}
