#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 31 18:16:05 2022
# Process ID: 23336
# Current directory: C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12924 C:\Users\vlad.pruteanu\Desktop\CID\Lab5\ex3\ex3.xpr
# Log file: C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/vivado.log
# Journal file: C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xelab -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'out' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:60]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1018.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out0' is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xelab -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'out' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.parity_calc
Compiling module xil_defaultlib.mux2_2b
Compiling module xil_defaultlib.demux4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1046.738 ; gain = 16.543
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out0' is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xelab -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'out' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:56]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'sel' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:60]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.parity_calc
Compiling module xil_defaultlib.mux2_2b
Compiling module xil_defaultlib.demux4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1046.738 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2_2b
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parity_calc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out0' is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
"xelab -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6ecfa6cf4b05430db3e35fec54203684 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.mux4
Compiling module xil_defaultlib.parity_calc
Compiling module xil_defaultlib.mux2_2b
Compiling module xil_defaultlib.demux4
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_tb_behav -key {Behavioral:sim_1:Functional:top_tb} -tclbatch {top_tb.tcl} -view {C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/top_tb_behav.wcfg
source top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$stop called at time : 90 ns : File "C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sim_1/new/top_tb.v" Line 85
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.738 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: top
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-2611] redeclaration of ansi port out0 is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port out1 is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port out2 is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port out3 is not allowed [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:37]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1555.223 ; gain = 256.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux4' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2' (1#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux4' (2#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux4.v:23]
INFO: [Synth 8-6157] synthesizing module 'parity_calc' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'parity_calc' (3#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/parity_calc.v:23]
INFO: [Synth 8-6157] synthesizing module 'mux2_2b' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2_2b' (4#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/mux2_2b.v:23]
INFO: [Synth 8-6157] synthesizing module 'demux4' [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'demux4' (5#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/demux4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (6#1) [C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1607.488 ; gain = 308.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.488 ; gain = 308.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1607.488 ; gain = 308.453
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1607.488 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.012 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1773.434 ; gain = 474.398
15 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1773.434 ; gain = 726.695
set_property package_pin "" [get_ports [list  {data[3]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {data[3]} {data[2]} {data[1]} {data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {sel[1]} {sel[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list in3]]
set_property IOSTANDARD LVCMOS33 [get_ports [list out0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list out1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list out2]]
set_property IOSTANDARD LVCMOS33 [get_ports [list out3]]
place_ports in0 D19
place_ports in1 D20
file mkdir C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/constrs_1/new
close [ open C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/constrs_1/new/muxes.xdc w ]
add_files -fileset constrs_1 C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/constrs_1/new/muxes.xdc
set_property target_constrs_file C:/Users/vlad.pruteanu/Desktop/CID/Lab5/ex3/ex3.srcs/constrs_1/new/muxes.xdc [current_fileset -constrset]
save_constraints -force
place_ports in2 L20
place_ports in3 L19
save_constraints
set_property package_pin "" [get_ports [list  {sel[1]}]]
place_ports {sel[0]} M20
place_ports {sel[1]} M19
save_constraints
set_property package_pin "" [get_ports [list  out0]]
place_ports out0 R14
place_ports out1 P14
place_ports out2 N16
set_property package_pin "" [get_ports [list  out3]]
place_ports out3 M14
save_constraints
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 31 18:38:43 2022...
