{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 03 12:48:12 2020 " "Info: Processing started: Fri Apr 03 12:48:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_control_node -c data_control_node " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off data_control_node -c data_control_node" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_control_node.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file data_control_node.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 data_control_node " "Info: Found entity 1: data_control_node" {  } { { "data_control_node.bdf" "" { Schematic "D:/altera/quartus/data_control_node/data_control_node.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_module.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file check_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_module-arch " "Info: Found design unit 1: check_module-arch" {  } { { "check_module.vhd" "" { Text "D:/altera/quartus/data_control_node/check_module.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 check_module " "Info: Found entity 1: check_module" {  } { { "check_module.vhd" "" { Text "D:/altera/quartus/data_control_node/check_module.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "td.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file td.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb-arch " "Info: Found design unit 1: tb-arch" {  } { { "td.vhd" "" { Text "D:/altera/quartus/data_control_node/td.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 tb " "Info: Found entity 1: tb" {  } { { "td.vhd" "" { Text "D:/altera/quartus/data_control_node/td.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement gh_fixed512_logic.vhd(74) " "Error (10500): VHDL syntax error at gh_fixed512_logic.vhd(74) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement" {  } { { "gh_fixed512_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_fixed512_logic.vhd" 74 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_fixed512_logic.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file gh_fixed512_logic.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_efunc_v2_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_efunc_v2_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_efunc_v2_logic-arch " "Info: Found design unit 1: gh_round_efunc_v2_logic-arch" {  } { { "gh_round_efunc_v2_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_efunc_v2_logic.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_efunc_v2_logic " "Info: Found entity 1: gh_round_efunc_v2_logic" {  } { { "gh_round_efunc_v2_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_efunc_v2_logic.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_logic-arch " "Info: Found design unit 1: gh_round_logic-arch" {  } { { "gh_round_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_logic.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_logic " "Info: Found entity 1: gh_round_logic" {  } { { "gh_round_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_lps_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_lps_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_lps_logic-arch " "Info: Found design unit 1: gh_round_lps_logic-arch" {  } { { "gh_round_lps_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_lps_logic.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_lps_logic " "Info: Found entity 1: gh_round_lps_logic" {  } { { "gh_round_lps_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_lps_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_ltran_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_ltran_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_ltran_logic-arch " "Info: Found design unit 1: gh_round_ltran_logic-arch" {  } { { "gh_round_ltran_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_ltran_logic.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_ltran_logic " "Info: Found entity 1: gh_round_ltran_logic" {  } { { "gh_round_ltran_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_ltran_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_perm_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_perm_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_perm_logic-arch " "Info: Found design unit 1: gh_round_perm_logic-arch" {  } { { "gh_round_perm_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_perm_logic.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_perm_logic " "Info: Found entity 1: gh_round_perm_logic" {  } { { "gh_round_perm_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_perm_logic.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gh_round_subs_logic.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gh_round_subs_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gh_round_subs_logic-arch " "Info: Found design unit 1: gh_round_subs_logic-arch" {  } { { "gh_round_subs_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_subs_logic.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 gh_round_subs_logic " "Info: Found entity 1: gh_round_subs_logic" {  } { { "gh_round_subs_logic.vhd" "" { Text "D:/altera/quartus/data_control_node/gh_round_subs_logic.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Error: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 03 12:48:13 2020 " "Error: Processing ended: Fri Apr 03 12:48:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
