<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM8_Lib: SPI_TypeDef Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="../../STM8_logo.jpg"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM8_Lib
   &#160;<span id="projectnumber">1.0</span>
   </div>
   <div id="projectbrief">SDCC &amp; Cosmic compiler STM8A/S software library</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.1.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="../../index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="../../search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="../../search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="../../annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="../../classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="../../functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>&gt;</code></p>
<div class="dynheader">
Collaboration diagram for SPI_TypeDef:</div>
<div class="dyncontent">
<div class="center"><img src="../../dc/d79/struct_s_p_i___type_def__coll__graph.png" border="0" usemap="#_s_p_i___type_def_coll__map" alt="Collaboration graph"/></div>
<map name="_s_p_i___type_def_coll__map" id="_s_p_i___type_def_coll__map">
<area shape="rect" id="node2" href="../../d3/dda/unionbyte__t.html" title="byte_t" alt="" coords="26,5,84,31"/></map>
<center><span class="legend">[<a href="../../graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aef2905637c87fe82e6d24924b052c3b5"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a622ce15410b5aa3faa688c6e698e2988"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a0a07a2ccf7d2be1ab9c131836bb48f60"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a0a07a2ccf7d2be1ab9c131836bb48f60">CPHA</a>: 1</td></tr>
<tr class="memdesc:a0a07a2ccf7d2be1ab9c131836bb48f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock phase.  <a href="#a0a07a2ccf7d2be1ab9c131836bb48f60"></a><br/></td></tr>
<tr class="memitem:a26f0f7b6de14ee5ebaf8c339075076f5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a26f0f7b6de14ee5ebaf8c339075076f5">CPOL</a>: 1</td></tr>
<tr class="memdesc:a26f0f7b6de14ee5ebaf8c339075076f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock polarity.  <a href="#a26f0f7b6de14ee5ebaf8c339075076f5"></a><br/></td></tr>
<tr class="memitem:a43ab154b70993037d3a42465558c348e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a43ab154b70993037d3a42465558c348e">MSTR</a>: 1</td></tr>
<tr class="memdesc:a43ab154b70993037d3a42465558c348e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master/slave selection.  <a href="#a43ab154b70993037d3a42465558c348e"></a><br/></td></tr>
<tr class="memitem:a48949110e9f7763216965bf0eef8dec2"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a48949110e9f7763216965bf0eef8dec2">BR</a>: 3</td></tr>
<tr class="memdesc:a48949110e9f7763216965bf0eef8dec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Baudrate control.  <a href="#a48949110e9f7763216965bf0eef8dec2"></a><br/></td></tr>
<tr class="memitem:a0768693c28dfd714dbab60a6d3d0e3fd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a0768693c28dfd714dbab60a6d3d0e3fd">SPE</a>: 1</td></tr>
<tr class="memdesc:a0768693c28dfd714dbab60a6d3d0e3fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI enable.  <a href="#a0768693c28dfd714dbab60a6d3d0e3fd"></a><br/></td></tr>
<tr class="memitem:a6492e5de7c0cab597ea09a4dd3f99e59"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a6492e5de7c0cab597ea09a4dd3f99e59">LSBFIRST</a>: 1</td></tr>
<tr class="memdesc:a6492e5de7c0cab597ea09a4dd3f99e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Frame format.  <a href="#a6492e5de7c0cab597ea09a4dd3f99e59"></a><br/></td></tr>
<tr class="memitem:a622ce15410b5aa3faa688c6e698e2988"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a622ce15410b5aa3faa688c6e698e2988">reg</a></td></tr>
<tr class="memdesc:a622ce15410b5aa3faa688c6e698e2988"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a622ce15410b5aa3faa688c6e698e2988"></a><br/></td></tr>
<tr class="memitem:aef2905637c87fe82e6d24924b052c3b5"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#aef2905637c87fe82e6d24924b052c3b5">CR1</a></td></tr>
<tr class="memitem:a99cbfdbb0e9efd1c8cc4cca18f77158a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a190253d5f53d1e836ac4bd9f5681a40c"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afb829a5e3b05c13c88e97b552e04a8ec"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#afb829a5e3b05c13c88e97b552e04a8ec">SSI</a>: 1</td></tr>
<tr class="memdesc:afb829a5e3b05c13c88e97b552e04a8ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal slave select.  <a href="#afb829a5e3b05c13c88e97b552e04a8ec"></a><br/></td></tr>
<tr class="memitem:a643aa359c4d4bced5b61f4283455ab56"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a643aa359c4d4bced5b61f4283455ab56">SSM</a>: 1</td></tr>
<tr class="memdesc:a643aa359c4d4bced5b61f4283455ab56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Software slave management.  <a href="#a643aa359c4d4bced5b61f4283455ab56"></a><br/></td></tr>
<tr class="memitem:a387698ca6565f1e92d05e3293e15b863"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a387698ca6565f1e92d05e3293e15b863">RXONLY</a>: 1</td></tr>
<tr class="memdesc:a387698ca6565f1e92d05e3293e15b863"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive only.  <a href="#a387698ca6565f1e92d05e3293e15b863"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a8816a6930c50ceb51ccdba508b15b290"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a8816a6930c50ceb51ccdba508b15b290">CRCNEXT</a>: 1</td></tr>
<tr class="memdesc:a8816a6930c50ceb51ccdba508b15b290"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit CRC next.  <a href="#a8816a6930c50ceb51ccdba508b15b290"></a><br/></td></tr>
<tr class="memitem:a4fa9917f73ef5bc067889ba4b1957f73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a4fa9917f73ef5bc067889ba4b1957f73">CRCEN</a>: 1</td></tr>
<tr class="memdesc:a4fa9917f73ef5bc067889ba4b1957f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hardware CRC calculation enable.  <a href="#a4fa9917f73ef5bc067889ba4b1957f73"></a><br/></td></tr>
<tr class="memitem:a71fa9fd9ce6101039cb0e0b91d27db1b"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a71fa9fd9ce6101039cb0e0b91d27db1b">BDOE</a>: 1</td></tr>
<tr class="memdesc:a71fa9fd9ce6101039cb0e0b91d27db1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Input/Output enable in bidirectional mode.  <a href="#a71fa9fd9ce6101039cb0e0b91d27db1b"></a><br/></td></tr>
<tr class="memitem:a60aac92fe8c274c9f70c6e33029ecbe4"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a60aac92fe8c274c9f70c6e33029ecbe4">BDM</a>: 1</td></tr>
<tr class="memdesc:a60aac92fe8c274c9f70c6e33029ecbe4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bidirectional data mode enable.  <a href="#a60aac92fe8c274c9f70c6e33029ecbe4"></a><br/></td></tr>
<tr class="memitem:a190253d5f53d1e836ac4bd9f5681a40c"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a190253d5f53d1e836ac4bd9f5681a40c">reg</a></td></tr>
<tr class="memdesc:a190253d5f53d1e836ac4bd9f5681a40c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a190253d5f53d1e836ac4bd9f5681a40c"></a><br/></td></tr>
<tr class="memitem:a99cbfdbb0e9efd1c8cc4cca18f77158a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a99cbfdbb0e9efd1c8cc4cca18f77158a">CR2</a></td></tr>
<tr class="memitem:abd8ca570b7d6c7efe3ae5c677798ed5d"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:ae4bc4c8aaad8e2c4eae29838885e7230"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 4</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:adf09a8a9528969c6c2dca0c018b9de0a"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#adf09a8a9528969c6c2dca0c018b9de0a">WKIE</a>: 1</td></tr>
<tr class="memdesc:adf09a8a9528969c6c2dca0c018b9de0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup interrupt enable.  <a href="#adf09a8a9528969c6c2dca0c018b9de0a"></a><br/></td></tr>
<tr class="memitem:a5374cf8e063a9893e0e5db7b8dce147e"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a5374cf8e063a9893e0e5db7b8dce147e">ERRIE</a>: 1</td></tr>
<tr class="memdesc:a5374cf8e063a9893e0e5db7b8dce147e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#a5374cf8e063a9893e0e5db7b8dce147e"></a><br/></td></tr>
<tr class="memitem:a1a88e68ba6d0d0b45c05eb7c8be62fe9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a1a88e68ba6d0d0b45c05eb7c8be62fe9">RXIE</a>: 1</td></tr>
<tr class="memdesc:a1a88e68ba6d0d0b45c05eb7c8be62fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx buffer not empty interrupt enable.  <a href="#a1a88e68ba6d0d0b45c05eb7c8be62fe9"></a><br/></td></tr>
<tr class="memitem:a1607be7e772f3d198f391a5bfd02f3ca"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a1607be7e772f3d198f391a5bfd02f3ca">TXIE</a>: 1</td></tr>
<tr class="memdesc:a1607be7e772f3d198f391a5bfd02f3ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx buffer empty interrupt enable.  <a href="#a1607be7e772f3d198f391a5bfd02f3ca"></a><br/></td></tr>
<tr class="memitem:ae4bc4c8aaad8e2c4eae29838885e7230"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#ae4bc4c8aaad8e2c4eae29838885e7230">reg</a></td></tr>
<tr class="memdesc:ae4bc4c8aaad8e2c4eae29838885e7230"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#ae4bc4c8aaad8e2c4eae29838885e7230"></a><br/></td></tr>
<tr class="memitem:abd8ca570b7d6c7efe3ae5c677798ed5d"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#abd8ca570b7d6c7efe3ae5c677798ed5d">ICR</a></td></tr>
<tr class="memitem:a8d2bad15403bd3dd1b44fa2eaf1b869a"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:afa37e3dfbf96528454d20f24fef1f689"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a67220c3dcfdbaa569c2304f7c09e17bc"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a67220c3dcfdbaa569c2304f7c09e17bc">RXNE</a>: 1</td></tr>
<tr class="memdesc:a67220c3dcfdbaa569c2304f7c09e17bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receive buffer not empty.  <a href="#a67220c3dcfdbaa569c2304f7c09e17bc"></a><br/></td></tr>
<tr class="memitem:a470f6cd822a644030ab1bfa54b373042"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a470f6cd822a644030ab1bfa54b373042">TXE</a>: 1</td></tr>
<tr class="memdesc:a470f6cd822a644030ab1bfa54b373042"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit buffer empty.  <a href="#a470f6cd822a644030ab1bfa54b373042"></a><br/></td></tr>
<tr class="memitem:a29850f3918435f089b2e206b9da59936"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a29850f3918435f089b2e206b9da59936">res</a>: 1</td></tr>
<tr class="memdesc:a29850f3918435f089b2e206b9da59936"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="#a29850f3918435f089b2e206b9da59936"></a><br/></td></tr>
<tr class="memitem:a668f49e74e3bacf94eb52a6f4e628f97"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a668f49e74e3bacf94eb52a6f4e628f97">WKUP</a>: 1</td></tr>
<tr class="memdesc:a668f49e74e3bacf94eb52a6f4e628f97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup flag.  <a href="#a668f49e74e3bacf94eb52a6f4e628f97"></a><br/></td></tr>
<tr class="memitem:a9a5185c85ce19eb51127ea4207839f1d"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a9a5185c85ce19eb51127ea4207839f1d">CRCERR</a>: 1</td></tr>
<tr class="memdesc:a9a5185c85ce19eb51127ea4207839f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC error flag.  <a href="#a9a5185c85ce19eb51127ea4207839f1d"></a><br/></td></tr>
<tr class="memitem:acc7216e75cb122f707d2680104ab9d00"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#acc7216e75cb122f707d2680104ab9d00">MODF</a>: 1</td></tr>
<tr class="memdesc:acc7216e75cb122f707d2680104ab9d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode fault.  <a href="#acc7216e75cb122f707d2680104ab9d00"></a><br/></td></tr>
<tr class="memitem:a928ec11ec310c1ec528e4ae7fd31db73"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a928ec11ec310c1ec528e4ae7fd31db73">OVR</a>: 1</td></tr>
<tr class="memdesc:a928ec11ec310c1ec528e4ae7fd31db73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun flag.  <a href="#a928ec11ec310c1ec528e4ae7fd31db73"></a><br/></td></tr>
<tr class="memitem:ae45f0fcae2cd6bb57d7d5e40d0123bc5"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#ae45f0fcae2cd6bb57d7d5e40d0123bc5">BSY</a>: 1</td></tr>
<tr class="memdesc:ae45f0fcae2cd6bb57d7d5e40d0123bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Busy flag.  <a href="#ae45f0fcae2cd6bb57d7d5e40d0123bc5"></a><br/></td></tr>
<tr class="memitem:afa37e3dfbf96528454d20f24fef1f689"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#afa37e3dfbf96528454d20f24fef1f689">reg</a></td></tr>
<tr class="memdesc:afa37e3dfbf96528454d20f24fef1f689"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#afa37e3dfbf96528454d20f24fef1f689"></a><br/></td></tr>
<tr class="memitem:a8d2bad15403bd3dd1b44fa2eaf1b869a"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a8d2bad15403bd3dd1b44fa2eaf1b869a">SR</a></td></tr>
<tr class="memitem:a33dee0f46f42023db4bdcc57e9270ec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d3/dda/unionbyte__t.html">byte_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a33dee0f46f42023db4bdcc57e9270ec2">DR</a></td></tr>
<tr class="memitem:ae4b3b2bcf0604289ed3f07bb7293baf0"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:aa8683c8bd53050b032e7e33a23ceb28e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:afcf854ea74bfc8c062d72b19ab4cdbbd"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#afcf854ea74bfc8c062d72b19ab4cdbbd">CRCPOLY</a>: 8</td></tr>
<tr class="memdesc:afcf854ea74bfc8c062d72b19ab4cdbbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CRC polynomial register.  <a href="#afcf854ea74bfc8c062d72b19ab4cdbbd"></a><br/></td></tr>
<tr class="memitem:aa8683c8bd53050b032e7e33a23ceb28e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#aa8683c8bd53050b032e7e33a23ceb28e">reg</a></td></tr>
<tr class="memdesc:aa8683c8bd53050b032e7e33a23ceb28e"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#aa8683c8bd53050b032e7e33a23ceb28e"></a><br/></td></tr>
<tr class="memitem:ae4b3b2bcf0604289ed3f07bb7293baf0"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#ae4b3b2bcf0604289ed3f07bb7293baf0">CRCPR</a></td></tr>
<tr class="memitem:af130df6f954bb7c7eae86be18e83f935"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:a92ac9c39aebbdfaec89dfe3a069c33cb"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:ad40ca3b79c7042c79d183bd05d27c6a9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#ad40ca3b79c7042c79d183bd05d27c6a9">RxCRC</a>: 8</td></tr>
<tr class="memdesc:ad40ca3b79c7042c79d183bd05d27c6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Rx CRC Register.  <a href="#ad40ca3b79c7042c79d183bd05d27c6a9"></a><br/></td></tr>
<tr class="memitem:a92ac9c39aebbdfaec89dfe3a069c33cb"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a92ac9c39aebbdfaec89dfe3a069c33cb">reg</a></td></tr>
<tr class="memdesc:a92ac9c39aebbdfaec89dfe3a069c33cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#a92ac9c39aebbdfaec89dfe3a069c33cb"></a><br/></td></tr>
<tr class="memitem:af130df6f954bb7c7eae86be18e83f935"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#af130df6f954bb7c7eae86be18e83f935">RXCRCR</a></td></tr>
<tr class="memitem:a111a07d03673cdaee7df96cd057b5e78"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a96f44d20f1dbf1c8785a7bc99a46164c">byte</a></td></tr>
<tr class="memdesc:a96f44d20f1dbf1c8785a7bc99a46164c"><td class="mdescLeft">&#160;</td><td class="mdescRight">bytewise access to register  <a href="#a96f44d20f1dbf1c8785a7bc99a46164c"></a><br/></td></tr>
<tr class="memitem:abc1f69feee84fb558524fdfa1c4ceb21"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:aa3d9fc1e4a0e118510c73f841a6b9151"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#aa3d9fc1e4a0e118510c73f841a6b9151">TxCRC</a>: 8</td></tr>
<tr class="memdesc:aa3d9fc1e4a0e118510c73f841a6b9151"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tx CRC register.  <a href="#aa3d9fc1e4a0e118510c73f841a6b9151"></a><br/></td></tr>
<tr class="memitem:abc1f69feee84fb558524fdfa1c4ceb21"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;&#160;&#160;<a class="el" href="../../df/d83/struct_s_p_i___type_def.html#abc1f69feee84fb558524fdfa1c4ceb21">reg</a></td></tr>
<tr class="memdesc:abc1f69feee84fb558524fdfa1c4ceb21"><td class="mdescLeft">&#160;</td><td class="mdescRight">bitwise access to register  <a href="#abc1f69feee84fb558524fdfa1c4ceb21"></a><br/></td></tr>
<tr class="memitem:a111a07d03673cdaee7df96cd057b5e78"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../df/d83/struct_s_p_i___type_def.html#a111a07d03673cdaee7df96cd057b5e78">TXCRCR</a></td></tr>
</table>
<a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>struct containing SPI registers </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01202">1202</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>
</div><h2>Field Documentation</h2>
<a class="anchor" id="a60aac92fe8c274c9f70c6e33029ecbe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bidirectional data mode enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01238">1238</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a71fa9fd9ce6101039cb0e0b91d27db1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BDOE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Input/Output enable in bidirectional mode. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01237">1237</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a48949110e9f7763216965bf0eef8dec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Baudrate control. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01215">1215</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae45f0fcae2cd6bb57d7d5e40d0123bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> BSY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Busy flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01277">1277</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a96f44d20f1dbf1c8785a7bc99a46164c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> byte</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bytewise access to register </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01208">1208</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0a07a2ccf7d2be1ab9c131836bb48f60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CPHA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock phase. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01212">1212</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a26f0f7b6de14ee5ebaf8c339075076f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CPOL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock polarity. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01213">1213</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aef2905637c87fe82e6d24924b052c3b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register 1 (SPI_CR1) </p>

</div>
</div>
<a class="anchor" id="a99cbfdbb0e9efd1c8cc4cca18f77158a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI control register 2 (SPI_CR2) </p>

</div>
</div>
<a class="anchor" id="a4fa9917f73ef5bc067889ba4b1957f73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Hardware CRC calculation enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01236">1236</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9a5185c85ce19eb51127ea4207839f1d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC error flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01274">1274</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8816a6930c50ceb51ccdba508b15b290"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCNEXT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit CRC next. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01235">1235</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcf854ea74bfc8c062d72b19ab4cdbbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> CRCPOLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CRC polynomial register. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01295">1295</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ae4b3b2bcf0604289ed3f07bb7293baf0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   CRCPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI CRC polynomial register (SPI_CRCPR) </p>

</div>
</div>
<a class="anchor" id="a33dee0f46f42023db4bdcc57e9270ec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d3/dda/unionbyte__t.html">byte_t</a> DR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI data register (SPI_DR) </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01284">1284</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5374cf8e063a9893e0e5db7b8dce147e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> ERRIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01254">1254</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="abd8ca570b7d6c7efe3ae5c677798ed5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   ICR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI interrupt control register (SPI_ICR) </p>

</div>
</div>
<a class="anchor" id="a6492e5de7c0cab597ea09a4dd3f99e59"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> LSBFIRST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Frame format. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01217">1217</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="acc7216e75cb122f707d2680104ab9d00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MODF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode fault. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01275">1275</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a43ab154b70993037d3a42465558c348e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> MSTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Master/slave selection. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01214">1214</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a928ec11ec310c1ec528e4ae7fd31db73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> OVR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01276">1276</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a622ce15410b5aa3faa688c6e698e2988"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a190253d5f53d1e836ac4bd9f5681a40c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="ae4bc4c8aaad8e2c4eae29838885e7230"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="afa37e3dfbf96528454d20f24fef1f689"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="aa8683c8bd53050b032e7e33a23ceb28e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a92ac9c39aebbdfaec89dfe3a069c33cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="abc1f69feee84fb558524fdfa1c4ceb21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   reg</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>bitwise access to register </p>

</div>
</div>
<a class="anchor" id="a29850f3918435f089b2e206b9da59936"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> res</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01234">1234</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="ad40ca3b79c7042c79d183bd05d27c6a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RxCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx CRC Register. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01309">1309</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="af130df6f954bb7c7eae86be18e83f935"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   RXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Rx CRC register (SPI_RXCRCR) </p>

</div>
</div>
<a class="anchor" id="a1a88e68ba6d0d0b45c05eb7c8be62fe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Rx buffer not empty interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01255">1255</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a67220c3dcfdbaa569c2304f7c09e17bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RXNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive buffer not empty. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01270">1270</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a387698ca6565f1e92d05e3293e15b863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RXONLY</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receive only. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01233">1233</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a0768693c28dfd714dbab60a6d3d0e3fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>SPI enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01216">1216</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a8d2bad15403bd3dd1b44fa2eaf1b869a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI status register (SPI_SR) </p>

</div>
</div>
<a class="anchor" id="afb829a5e3b05c13c88e97b552e04a8ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SSI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Internal slave select. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01231">1231</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a643aa359c4d4bced5b61f4283455ab56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> SSM</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Software slave management. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01232">1232</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="aa3d9fc1e4a0e118510c73f841a6b9151"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TxCRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx CRC register. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01323">1323</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a111a07d03673cdaee7df96cd057b5e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }   TXCRCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>SPI Tx CRC register (SPI_TXCRCR) </p>

</div>
</div>
<a class="anchor" id="a470f6cd822a644030ab1bfa54b373042"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TXE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmit buffer empty. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01271">1271</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1607be7e772f3d198f391a5bfd02f3ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> TXIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Tx buffer empty interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01256">1256</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="adf09a8a9528969c6c2dca0c018b9de0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WKIE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup interrupt enable. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01253">1253</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<a class="anchor" id="a668f49e74e3bacf94eb52a6f4e628f97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../df/dd8/stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> WKUP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup flag. </p>

<p>Definition at line <a class="el" href="../../d2/de8/stm8as_8h_source.html#l01273">1273</a> of file <a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="../../d2/de8/stm8as_8h_source.html">stm8as.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Oct 20 2015 21:51:27 for STM8_Lib by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.1.2
</small></address>
</body>
</html>
