Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 26 11:50:08 2024
| Host         : Cristians-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UART_top_control_sets_placed.rpt
| Design       : UART_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    43 |
|    Minimum number of control sets                        |    43 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    43 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    25 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              67 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              98 |           25 |
| Yes          | No                    | No                     |             109 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             180 |           72 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                                                                                       Enable Signal                                                                                      |                                                    Set/Reset Signal                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG       | T1/txd_i_1_n_0                                                                                                                                                                           |                                                                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | T1/counter                                                                                                                                                                               |                                                                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       | R1/bit_index                                                                                                                                                                             |                                                                                                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG       | T1/bit_index                                                                                                                                                                             |                                                                                                                        |                1 |              4 |         4.00 |
|  clkDiv/inst/clk50M  |                                                                                                                                                                                          |                                                                                                                        |                4 |              5 |         1.25 |
|  clkDiv/inst/clk10M  |                                                                                                                                                                                          |                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG       | M2/dataSent_reg_0                                                                                                                                                                        |                                                                                                                        |                1 |              7 |         7.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_25 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n   |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_24 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n_2 |                5 |              8 |         1.60 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_27 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_11_psbram_and_n_1 |                2 |              8 |         4.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_31 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_7_psbram_and_n    |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG       | R1/done                                                                                                                                                                                  |                                                                                                                        |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG       | T1/counter                                                                                                                                                                               | T1/bit_index                                                                                                           |                2 |              8 |         4.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_35 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_psbram_and_n    |                2 |              8 |         4.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_40 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_psbram_and_n    |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_42  | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n_1 |                6 |              8 |         1.33 |
|  clkDiv/inst/clk50M  | M2/data[7]_i_1_n_0                                                                                                                                                                       |                                                                                                                        |                4 |              8 |         2.00 |
|  clkDiv/inst/clk10M  | DIP/DIPdata[7]_i_1_n_0                                                                                                                                                                   |                                                                                                                        |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_43  | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_17_psbram_and_n   |                6 |              8 |         1.33 |
|  clkDiv/inst/clk10M  | DIP/CEA2                                                                                                                                                                                 |                                                                                                                        |                6 |              8 |         1.33 |
|  clkDiv/inst/clk10M  | DIP/CEP                                                                                                                                                                                  |                                                                                                                        |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_4   | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n   |                8 |              8 |         1.00 |
|  clkDiv/inst/clk10M  | DIP/B[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                        |                7 |              8 |         1.14 |
|  clkDiv/inst/clk10M  | DIP/G[7]_i_1_n_0                                                                                                                                                                         |                                                                                                                        |                6 |              8 |         1.33 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_3   | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_16_psbram_and_n_1 |                4 |              8 |         2.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_12 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n   |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_11 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_15_psbram_and_n_1 |                2 |              8 |         4.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_18 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n   |                2 |              8 |         4.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_19 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n_2 |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_22 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n   |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_23 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_10_psbram_and_n_1 |                4 |              8 |         2.00 |
|  clkDiv/inst/clk150M | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_20 | M1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_13_psbram_and_n_1 |                3 |              8 |         2.67 |
|  clkDiv/inst/clk150M |                                                                                                                                                                                          |                                                                                                                        |                8 |             12 |         1.50 |
|  clk_IBUF_BUFG       |                                                                                                                                                                                          | R1/counter[13]_i_1_n_0                                                                                                 |                5 |             14 |         2.80 |
|  clkDiv/inst/clk50M  | M2/Address[17]_i_1_n_0                                                                                                                                                                   |                                                                                                                        |                6 |             18 |         3.00 |
|  clkDiv/inst/clk50M  | M2/i[17]_i_2_n_0                                                                                                                                                                         | M2/i[17]_i_1_n_0                                                                                                       |                4 |             18 |         4.50 |
|  clkDiv/inst/clk50M  | M2/k[17]_i_2_n_0                                                                                                                                                                         | M2/k[17]_i_1_n_0                                                                                                       |                3 |             18 |         6.00 |
|  clkDiv/inst/clk10M  | DIP/rd[17]_i_1_n_0                                                                                                                                                                       |                                                                                                                        |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG       |                                                                                                                                                                                          | D1/clear                                                                                                               |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                                                                                                                          | D2/count[0]_i_1__0_n_0                                                                                                 |                5 |             20 |         4.00 |
|  clkDiv/inst/clk10M  |                                                                                                                                                                                          | DIP/j[19]_i_1_n_0                                                                                                      |                4 |             20 |         5.00 |
|  clk_IBUF_BUFG       |                                                                                                                                                                                          | D3/count[0]_i_1__1_n_0                                                                                                 |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG       |                                                                                                                                                                                          |                                                                                                                        |               22 |             44 |         2.00 |
+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


