// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// synthesis translate_off
`timescale 1ns / 1ps
// synthesis translate_on

module alt_ehipc3_fm_dropped_frame_count #(
    parameter LANES         = 4,
    parameter FRAME_MARKERS = "sop"
) (
    input   logic               clk,
    input   logic               reset,
    input   logic               clear_count,
    input   logic               valid,
    input   logic   [0:LANES-1] inframe_unfiltered,
    input   logic   [0:LANES-1] inframe_filtered,
    output  logic   [63:0]      dropped_frames
);

    logic               valid_delay;
    logic               if_last_uf;
    logic               if_last_f;
    logic   [0:LANES]   if_vec_uf;
    logic   [0:LANES]   if_vec_f;
    logic   [0:LANES-1] edges_uf;
    logic   [0:LANES-1] edges_f;
    logic   [2:0]       frames_f;
    logic   [2:0]       frames_uf;
    logic   [2:0]       drops;
    logic   [2:0]       valid_drops;
    logic               clear_count_int;

    alt_ehipc3_fm_delay_reg #(
        .CYCLES (3),
        .WIDTH  (1)
    ) valid_delay_inst (
        .clk    (clk),
        .din    (valid),
        .dout   (valid_delay)
    );

    assign if_vec_uf = {if_last_uf, inframe_unfiltered};
    assign if_vec_f  = {if_last_f,  inframe_filtered};

    always_ff @(posedge clk) begin
        clear_count_int <= clear_count || reset;
        if (FRAME_MARKERS == "sop") begin   // Use SOPs
            edges_uf       <= ~if_vec_uf[0+:LANES] & if_vec_uf[1+:LANES];
            edges_f        <= ~if_vec_f [0+:LANES] & if_vec_f [1+:LANES];
        end else begin          // Use EOPs
            edges_uf       <= ~if_vec_uf[1+:LANES] & if_vec_uf[0+:LANES];
            edges_f        <= ~if_vec_f [1+:LANES] & if_vec_f [0+:LANES];
        end
        frames_uf       <= count_ones(edges_uf);
        frames_f        <= count_ones(edges_f);
        drops           <= 3'(frames_uf - frames_f);
        valid_drops     <= valid_delay ? drops : 3'd0;
    end

    always_ff @(posedge clk) begin
        if (reset) begin
            if_last_uf  <= 1'b0;
            if_last_f   <= 1'b0;
        end else begin
            if (valid) begin
                if_last_uf  <= inframe_unfiltered[LANES-1];
                if_last_f   <= inframe_filtered[LANES-1];
            end else begin
                if_last_uf  <= if_last_uf;
                if_last_f   <= if_last_f;
            end
        end
    end

    alt_ehipc3_fm_accumulator_64b_4c acc0 (
        .clear  (clear_count_int),
        .clk    (clk),
        .din    ({61'd0, valid_drops}),
        .cin    (1'b0),
        .dout   (dropped_frames),
        .cout   (/* unused */)
    );

    function automatic [2:0] count_ones;
        input   logic   [3:0]   din;
        case (din)
            4'b0000 : count_ones = 3'd0;
            4'b0001 : count_ones = 3'd1;
            4'b0010 : count_ones = 3'd1;
            4'b0011 : count_ones = 3'd2;
            4'b0100 : count_ones = 3'd1;
            4'b0101 : count_ones = 3'd2;
            4'b0110 : count_ones = 3'd2;
            4'b0111 : count_ones = 3'd3;
            4'b1000 : count_ones = 3'd1;
            4'b1001 : count_ones = 3'd2;
            4'b1010 : count_ones = 3'd2;
            4'b1011 : count_ones = 3'd3;
            4'b1100 : count_ones = 3'd2;
            4'b1101 : count_ones = 3'd3;
            4'b1110 : count_ones = 3'd3;
            4'b1111 : count_ones = 3'd4;
        endcase
    endfunction
endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "saGjb1xDblePCNY2eWcU/WvrOpZ5y9L4HgH/STvXeTRjyVb5Hg3phAWHKa+Ja3uOaKCFTl5kfGSVJrSHGZIU2CdcxmhdytRqbQ0UcBPifegPrKd6dYg79K0bkZ61/NICQ+UJ9yoeMywH7wFow65pcDvjNEkGcPKTqnQsCsy/RLnS+cZK1GzMa0/iQAhI9wypwGpArU02scNBymXHbs0QD3gEL/csPen+0fxLO07kEh0yGGjjnwsQacX3wCqjBvwZS/qHqTODvTn4AQVMwuF06kIGSsQd0rz98+nTMqZh196SNxZ/NaTPiJ9s6WP7iZ4J3mCRug/sSB6AGiEWwkubFJJEkgQd1LMqNhCgKCFi3jrV9xR7fq0K5YIb/8mJYJoKLnGLJ1P/iOFdq6KEi4H8S5VrfxN9NGc1a5S1hbtklfkTenp1IJn3zfM68EJ9I3DOENBciqO/JfNmR9KGjAAoWBbiiRbmUAtjXfVCGWfxLNAF7Ymp6xOkf0XmiYzBYSZo74xq7BcYyacPHobQXV5a1UpTMUy2laOtkrJDCb0JUwp/V/jfYWJAooETIKNy8d7xAx+zO5pUcT59h1p42arBnNlaIqXUljFEX78QWljCLtA4nu9B2+yOle8GlWlwX40xjcUCHoRo3q8EWTEyDpfeEeFGgzHkIfxQvmnKPMOmNCIa5D4aIAL44HZ6Tb4A4wO4z0Cwik5IIxxAMFbFBUBkt3TOJR0ga2ryfJ+VjxvyQFwYURoRJ2wl9EgdQmIeJGziC5tHbV/ojX6zTIUr00kf7jZME25eeikCwj6GUnmL0vKvQ8o+ZcYCG+8JNoYex2Xg6hAW9MSEC4fBeqbPCcSnyEkqgR1S5bbq4RqDU0AjJVYyh4DB3vxNKWtw3o/xiAJKkUpf+HnmahAh5ZP4t8cu/b76U/6fZaCGitKjb0E03kWHyt1BBMKbQHvVwjcIttHmg+tB5ojIEYLoY3V5LZ1njUJ4taXpTzUz+mJ6eKez66ciOn/eUNP9CZvqKTOCane+"
`endif