C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/EXStage.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/EXStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module EX_Stage

Top level modules:
	EX_Stage

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/PC_update.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/PC_update.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_Update

Top level modules:
	PC_Update

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/WBStage.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/WBStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module WB_Stage

Top level modules:
	WB_Stage

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/IDStage.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/IDStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ID_Stage

Top level modules:
	ID_Stage

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/Pipeline.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/Pipeline.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RISCV_Pipeline

Top level modules:
	RISCV_Pipeline

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/RegFile.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/RegFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module RegFile

Top level modules:
	RegFile

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/ula.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/ula.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ALU_Unit

Top level modules:
	ALU_Unit

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/tb_pipeline.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/tb_pipeline.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_pipeline

Top level modules:
	tb_pipeline

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/MEMStage.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/MEMStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MEM_Stage

Top level modules:
	MEM_Stage

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/IFStage.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/IFStage.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module IF_Stage

Top level modules:
	IF_Stage

} {} {}} C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/forwarding.v {1 {vlog -work work -stats=none C:/Users/kanji/Trabalhos/RISCV-Pipeline-Versao2/forwarding.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ForwardingUnit

Top level modules:
	ForwardingUnit

} {} {}}
