# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../tp_final_pipeline.srcs/sources_1/new/Adder.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Comparador_registros.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Etapa2_ID_Modulo_Saltos.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/Sign_Extend.v" \
"../../../../tp_final_pipeline.srcs/sources_1/new/pc_jump.v" \
"../../../../tp_final_pipeline.srcs/sim_1/new/test_modulo_saltos.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
