// Generated by CIRCT firtool-1.74.0
module r4_qds_v2_spec(
  input  [6:0] io_rem_i,
  input  [6:0] io_divisor_mul_pos_2_i,
  input  [6:0] io_divisor_mul_pos_1_i,
  input  [6:0] io_divisor_mul_neg_1_i,
  input  [6:0] io_divisor_mul_neg_2_i,
  input  [4:0] io_prev_quo_dig_i,
  output [4:0] io_quo_dig_o
);

  wire [6:0] _qds_sign_spec_4_T_18 = 7'(io_rem_i + io_divisor_mul_pos_2_i);
  wire [6:0] _qds_sign_spec_4_T_3 = 7'(_qds_sign_spec_4_T_18 - 7'h18);
  wire [6:0] _qds_sign_spec_4_T_9 = 7'(_qds_sign_spec_4_T_18 - 7'h6);
  wire [6:0] _qds_sign_spec_4_T_15 = 7'(_qds_sign_spec_4_T_18 + 7'h8);
  wire [6:0] _qds_sign_spec_4_T_21 = 7'(_qds_sign_spec_4_T_18 + 7'h1A);
  wire [6:0] _qds_sign_spec_3_T_18 = 7'(io_rem_i + io_divisor_mul_pos_1_i);
  wire [6:0] _qds_sign_spec_3_T_3 = 7'(_qds_sign_spec_3_T_18 - 7'h18);
  wire [6:0] _qds_sign_spec_3_T_9 = 7'(_qds_sign_spec_3_T_18 - 7'h6);
  wire [6:0] _qds_sign_spec_3_T_15 = 7'(_qds_sign_spec_3_T_18 + 7'h8);
  wire [6:0] _qds_sign_spec_3_T_21 = 7'(_qds_sign_spec_3_T_18 + 7'h1A);
  wire [6:0] _qds_sign_spec_2_T_1 = 7'(io_rem_i - 7'h18);
  wire [6:0] _qds_sign_spec_2_T_5 = 7'(io_rem_i - 7'h6);
  wire [6:0] _qds_sign_spec_2_T_9 = 7'(io_rem_i + 7'h8);
  wire [6:0] _qds_sign_spec_2_T_13 = 7'(io_rem_i + 7'h1A);
  wire [6:0] _qds_sign_spec_1_T_18 = 7'(io_rem_i + io_divisor_mul_neg_1_i);
  wire [6:0] _qds_sign_spec_1_T_3 = 7'(_qds_sign_spec_1_T_18 - 7'h18);
  wire [6:0] _qds_sign_spec_1_T_9 = 7'(_qds_sign_spec_1_T_18 - 7'h6);
  wire [6:0] _qds_sign_spec_1_T_15 = 7'(_qds_sign_spec_1_T_18 + 7'h8);
  wire [6:0] _qds_sign_spec_1_T_21 = 7'(_qds_sign_spec_1_T_18 + 7'h1A);
  wire [6:0] _qds_sign_spec_0_T_18 = 7'(io_rem_i + io_divisor_mul_neg_2_i);
  wire [6:0] _qds_sign_spec_0_T_3 = 7'(_qds_sign_spec_0_T_18 - 7'h18);
  wire [6:0] _qds_sign_spec_0_T_9 = 7'(_qds_sign_spec_0_T_18 - 7'h6);
  wire [6:0] _qds_sign_spec_0_T_15 = 7'(_qds_sign_spec_0_T_18 + 7'h8);
  wire [6:0] _qds_sign_spec_0_T_21 = 7'(_qds_sign_spec_0_T_18 + 7'h1A);
  wire [3:0] qds_sign =
    {4{io_prev_quo_dig_i[4]}}
    & {_qds_sign_spec_4_T_3[6],
       _qds_sign_spec_4_T_9[6],
       _qds_sign_spec_4_T_15[6],
       _qds_sign_spec_4_T_21[6]} | {4{io_prev_quo_dig_i[3]}}
    & {_qds_sign_spec_3_T_3[6],
       _qds_sign_spec_3_T_9[6],
       _qds_sign_spec_3_T_15[6],
       _qds_sign_spec_3_T_21[6]} | {4{io_prev_quo_dig_i[2]}}
    & {_qds_sign_spec_2_T_1[6],
       _qds_sign_spec_2_T_5[6],
       _qds_sign_spec_2_T_9[6],
       _qds_sign_spec_2_T_13[6]} | {4{io_prev_quo_dig_i[1]}}
    & {_qds_sign_spec_1_T_3[6],
       _qds_sign_spec_1_T_9[6],
       _qds_sign_spec_1_T_15[6],
       _qds_sign_spec_1_T_21[6]} | {4{io_prev_quo_dig_i[0]}}
    & {_qds_sign_spec_0_T_3[6],
       _qds_sign_spec_0_T_9[6],
       _qds_sign_spec_0_T_15[6],
       _qds_sign_spec_0_T_21[6]};
  assign io_quo_dig_o =
    {&(qds_sign[1:0]),
     qds_sign[1:0] == 2'h2,
     qds_sign[2:1] == 2'h2,
     qds_sign[3:2] == 2'h2,
     qds_sign[3:2] == 2'h0};
endmodule

