From f38bcbd13b943346b94972a20a6d2ec6b95a5e92 Mon Sep 17 00:00:00 2001
From: Tomasz Maciej Nowak <tmn505@gmail.com>
Date: Thu, 29 May 2025 22:15:15 +0200
Subject: [PATCH 1/5] kernel packages:fix in 20250713
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

kernel: modules: package userspace consumer regulator

Allows to enable/disable attached regulators from userspace, i.e. by
simply writing value to a sysfs exported state file. Useful in case of
USB port VBUS toggled by GPIO.

Signed-off-by: Tomasz Maciej Nowak <tmn505@gmail.com>
Link: https://patchwork.ozlabs.org/project/openwrt/patch/20250529202033.28250-1-tmn505@terefe.re/
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>

kernel: allow seamless migration from I40EVF

Resolve the issue of seamless migration from I40EVF
link: https://github.com/openwrt/openwrt/pull/19197/files#r2173571237

Signed-off-by: xiao bo <peterwillcn@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19255
Signed-off-by: Robert Marko <robimarko@gmail.com>
qualcommbe: package PPE and PCS drivers as kmods

This will allow more flexibility in using PHY drivers as kmods.

Signed-off-by: Mantas Pucka <mantas@8devices.com>
Link: https://github.com/openwrt/openwrt/pull/18435
Signed-off-by: Robert Marko <robimarko@gmail.com>
kernel: modules: support Maxlinear GPHY

Add support for Maxlinear GPHY module. Also add support for
kmod-polynomial, which is a dependency for this module.

Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/18435
Signed-off-by: Robert Marko <robimarko@gmail.com>
mt76: Change CRLF to LF in patch 002

Change CRLF to LF in patch 002-wifi-mt76-replace-strlcpy-with-strscpy.patch

Fixes: 225622e0f9fb ("mt76: replace strlcpy with strscpy")
Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/19185
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
kernel: remove expired i40evf drivers

In the development history of Intel's drivers, the i40evf driver was later
renamed the iavf driver. For example, some documents mention that
Intel® Network Connections Software Version 24.0 renamed the i40evf
and ixlv drivers to iavf. In subsequent versions, the i40evf driver was
gradually removed, and its functions were taken over by the iavf driver.
In the Linux system, relevant configuration instructions also exist. For
instance, the User Guide for X722 Onboard Network Card states that the
i40evf driver module should be disabled, and the iavf driver should be
installed and used.

blamed commit: https://github.com/openwrt/openwrt/commit/5d81b28a829ac20fb60991e71ee7a7c53d14fd58

Signed-off-by: xiao bo <peterwillcn@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19197
Signed-off-by: Robert Marko <robimarko@gmail.com>
kernel: modules: iio: package industrialio-backend module

The stm32-dfsdm-adc module depends on it (kernel 6.12).

Signed-off-by: Thomas Richard <thomas.richard@bootlin.com>
Link: https://github.com/openwrt/openwrt/pull/18740
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
kernel: enable memory mapped TPM interface on armsr

The memory mapped TPM interface (TIS) can be used for
emulated or virtualized TPM instances with QEMU and
a simulation package like swtpm.

On QEMU the device will appear in the device tree
with a "tcg,tpm-tis-mmio" compatible.

For example:
qemu-system-aarch64 -machine virt -cpu max \
    -bios u-boot.bin \
    -nographic \
    .... \
    -hda openwrt-armsr-armv8-combined-efi.img \
    -chardev socket,id=chrtpm,path=/tmp/mytpm/swtpm-sock \
    -tpmdev emulator,id=tpm0,chardev=chrtpm \
    -device tpm-tis-device,tpmdev=tpm0

Signed-off-by: Mathew McBride <matt@traverse.com.au>
Link: https://github.com/openwrt/openwrt/pull/19188
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
mt76: replace strlcpy with strscpy

Change deprecated function strlcpy to strscpy
for compatibility with kernel 6.12.

strlcpy() reads the entire source buffer first.
This read may exceed the destination size limit.
This is both inefficient and can lead to linear read
overflows if a source string is not NUL-terminated [1].
In an effort to remove strlcpy() completely [2], replace
strlcpy() here with strscpy().

Direct replacement is safe here since DEV_ASSIGN is only used by
TRACE macros and the return values are ignored.

[1] https://www.kernel.org/doc/html/latest/process/deprecated.html#strlcpy
[2] https://github.com/KSPP/linux/issues/89

Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/18927
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
mt76: update to Git HEAD (2025-06-18)

55218e636092 Revert "wifi: mt76: mt7996: fill txd by host driver"
fdfe9eca6401 wifi: mt76: disable napi on driver removal
d7a070e11de4 wifi: mt76: mt7925: fix missing hdr_trans_tlv command for broadcast wtbl
29363a669195 wifi: mt76: mt7996: prevent uninit return in mt7996_mac_sta_add_links
e285cb42be03 wifi: mt76: Remove an unneeded local variable in mt76x02_dma_init()
3dee73c357cf wifi: mt76x2: Add support for LiteOn WN4516R,WN4519R
73f9582f92b6 wifi: mt76: mt7925: introduce thermal protection
cf8522c5eea8 wifi: mt76: mt7925: fix host interrupt register initialization
8a24527e6c63 wifi: mt76: mt7921: add 160 MHz AP for mt7922 device
d0ef73122e8b wifi: mt76: mt7996: avoid NULL pointer dereference in mt7996_set_monitor()
7fdbe4cb5c8d wifi: mt76: mt7996: avoid null deref in mt7996_stop_phy()
925d156dab3d wifi: mt76: mt7996: fix uninitialized symbol warning
a403590fd464 Revert "wifi: mt76: Check link_conf pointer in mt76_connac_mcu_sta_basic_tlv()"
ca76c1bcede4 wifi: mt76: mt7996: remove duplicate check in mt7996_mcu_sta_mld_setup_tlv()
b70a4a619538 wifi: mt76: scan: Fix 'mlink' dereferenced before IS_ERR_OR_NULL check
2247afffc734 wifi: mt76: add mt76_connac_mcu_build_rnr_scan_param routine
460aa7da0ef6 wifi: mt76: mt7925: add RNR scan support for 6GHz
a68584ddf98e wifi: mt76: mt7996: Fix null-ptr-deref in mt7996_mmio_wed_init()
025c1d19b55a wifi: mt76: mt7915: Fix null-ptr-deref in mt7915_mmio_wed_init()
c20015bdc88b wifi: mt76: mt7925: prevent multiple scan commands
832387a1f876 wifi: mt76: mt7925: refine the sniffer commnad
7bf6a2914a54 wifi: mt76: mt7925: ensure all MCU commands wait for response
1bd4dbd48281 wifi: mt76: mt7925: extend MCU support for testmode
0ca6ed4e2724 wifi: mt76: mt7925: add test mode support
a2838480f805 wifi: mt76: remove capability of partial bandwidth UL MU-MIMO
1865f5ea80ea wifi: mt76: mt7996: fix beamformee SS field
3bda39f1465e wifi: mt76: mt7996: set EHT max ampdu length capability
7d30840e5b21 wifi: mt76: mt7996: drop fragments with multicast or broadcast RA
bf22595a1d8a wifi: mt76: mt7996: fix invalid NSS setting when TX path differs from NSS
b9f01d7c368c wifi: mt76: mt7996: change max beacon size
8808d7c4eed7 wifi: mt76: mt7996: fix RX buffer size of MCU event
36e0b90e47ff wifi: mt76: fix available_antennas setting
da2c23bec426 wifi: mt76: support power delta calculation for 5 TX paths
3e161d0cf3c7 wifi: mt76: mt7925: add rfkill_poll for hardware rfkill
ee6dac9b6b76 wifi: mt76: mt7915: mcu: increase eeprom command timeout
0534761b76e1 wifi: mt76: mt7915: mcu: lower default timeout
79dd14f2e816 wifi: mt76: mt7915: mcu: re-init MCU before loading FW patch
f2943046881d wifi: mt76: Assume __mt76_connac_mcu_alloc_sta_req runs in atomic context
656eb209ec42 wifi: mt76: Move RCU section in mt7996_mcu_set_fixed_field()
4f47d90943a3 wifi: mt76: Move RCU section in mt7996_mcu_add_rate_ctrl_fixed()
189532e383c1 wifi: mt76: Move RCU section in mt7996_mcu_add_rate_ctrl()
5603bd03d56a wifi: mt76: Remove RCU section in mt7996_mac_sta_rc_work()
ca24f0794e94 wifi: mt76: mt7925: fix the wrong config for tx interrupt
63f18baa5bb6 wifi: mt76: mt7925: fix invalid array index in ssid assignment during hw scan
4bdc4c5f26e0 wifi: mt76: mt7925: fix incorrect scan probe IE handling for hw_scan
321ae47a7439 wifi: mt76: mt7925: fix off by one in mt7925_mcu_hw_scan()
3699df4e85ec wifi: mt76: mt7925: prevent NULL pointer dereference in mt7925_sta_set_decap_offload()
a17fbd3d8598 wifi: mt76: mt7921: prevent decap offload config before STA initialization

Signed-off-by: Felix Fietkau <nbd@nbd.name>
generic: 6.12: backport accepted BCM5325 patches

Backport accepted BCM5325 patches from net-next.
These patches will be merged in the v6.17 kernel window.

Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
wifi: ath11k: increase max ATH11K_QMI_CALDB_SIZE macro

QCN6122 wifi in fw-memory-mode 1 has a slightly larger caldb size than
currently defined in the ath11k driver. When coldboot calibration was
disabled, the fw mem mode was changed from 2 (256MB mem profile) to 1
(512MB mem profile), which is the correct setting for devices in scope.
However, in fw mem mode, the caldb size is 0x500000 instead of the max
0x480000 defined in the driver, causing QCN6122 wifi failing to boot:

ath11k b00a040.wifi1: qmi mem size is low to load caldata
ath11k b00a040.wifi1: failed to assign qmi target memory: -22

As such, change the max caldb memory size accordingly.

This macro is used by the driver only as a max size limit to validate
the requested caldb size returned by QMI. Different ath11k wifi chips
have different caldb sizes (for ex. the size for IPQ5018 is 0x200000).

Fixes: cf715a230589 ("wifi: ath11k: disable coldboot calibration for ipq5018")
Signed-off-by: George Moussalem <george.moussalem@outlook.com>
Link: https://github.com/openwrt/openwrt/pull/19118
Signed-off-by: Robert Marko <robimarko@gmail.com>
cryptodev-linux: fix sysctl warning for kernel 6.12

Fix sysctl warning when running kernel 6.12:

[    8.722212] sysctl table check failed: ioctl/(null) procname is null
[    8.728584] sysctl table check failed: ioctl/(null) No proc_handler

Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
Link: https://github.com/openwrt/openwrt/pull/19100
Signed-off-by: Robert Marko <robimarko@gmail.com>
cryptodev-linux: update to 1.14

Remove upstream backport patch.

Signed-off-by: Chukun Pan <amadeus@jmu.edu.cn>
Link: https://github.com/openwrt/openwrt/pull/19100
Signed-off-by: Robert Marko <robimarko@gmail.com>
wifi: ath11k: disable coldboot calibration for ipq5018 and qcn6122

Coldboot calibration does not work causes the firmware to crash during
wifi startup. So let's disable coldboot calibration until a solution is
found.

Signed-off-by: George Moussalem <george.moussalem@outlook.com>
Link: https://github.com/openwrt/openwrt/pull/19083
Signed-off-by: Robert Marko <robimarko@gmail.com>
uml: fix CONFIG_ALL_KMODS

building with CONFIG_ALL_KMODS unearthed all sorts of interesting
failures

ERROR: module 'crypto/chacha-x86_64.ko' is missing.
ERROR: module 'crypto/poly1305-x86_64.ko' is missing.
ERROR: module 'crypto/curve25519-x86_64.ko' is missing.
ERROR: module 'crypto/camellia-x86_64.ko' is missing.

These stem from the main UML Makefile.
|# UML only makes sense on linux
|ifeq ($(HOST_OS),Linux)
|  ifeq ($(HOST_ARCH),x86_64)
|
|ARCH:=x86_64
|BOARD:=uml

The modules in question define x86_64 optimized version and
the OpenWrt's buildsystem expects that these modules will be present.

SPI is not available due to the UML Architecture not setting HAS_IOMEM.
In the future, UML could get (virtualized) IOMEM and/or SPI could drop
the HAS_IOMEM dependency. A patch for the latter has been sent:
<https://lore.kernel.org/linux-spi/20250530234941.950431-1-chunkeey@gmail.com/T/#u>

mt76: Unfortunately, the firmware packages are picked up, but the
associated drivers can't be build because iowrite32+ioread32 are
not defined.

Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
mac80211: realtek: add support for RTL8814AE/RTL8814AU

This adds support for RTL8814AE/RTL8814AU PCI/USB adapters.
Run-tested: x86/64/rockchip
USB adapter tested: Hawking HW17ACU Wireless-AC1750.

Signed-off-by: Marty Jones <mj8263788@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19052
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
mac80211: realtek: rtw88: sync with v6.16

Renamed 046..051 pending patches with the merged tag/hash.
Two patches were skipped, they make use of WQ_BH present since v6.14:
  https://github.com/torvalds/linux/commit/13221be72034d1c34630ab124c43438aefe7e656
  https://github.com/torvalds/linux/commit/3e3aa566dd1803f1697530de6c8489a8350765b3
Manually refreshed 062-v6.14-wifi-rtw88-Add-support-for-LED-blinking.patch
Manually refreshed  063-v6.14-wifi-rtw88-add-RTW88_LEDS-depends-on-LEDS_CLASS-to-K.patch
Manually backported 090-v6.15-wifi-rtw88-Enable-the-new-RTL8814AE-RTL8814AU-driver.patch

git log --no-merges --pretty=oneline --abbrev-commit 4c2c372de...0daa521a drivers/net/wireless/realtek/rtw88:
4c2c372de2e1 wifi: rtw88: fix the 'para' buffer size to avoid reading out of bounds
f24d0d8c3cd7 wifi: rtw88: Fix the random "error beacon valid" messages for USB
80fe0bc1659c wifi: rtw88: usb: Upload the firmware in bigger chunks
490340faddea wifi: rtw88: usb: Reduce control message timeout to 500 ms
b7f0cc647e52 wifi: rtw88: rtw8822bu VID/PID for BUFFALO WI-U2-866DM
2c17afde9ff6 wifi: rtw88: Handle RTL8723D(S) with blank efuse
0ffa1ba81b35 wifi: rtw88: Fix RX aggregation settings for RTL8723DS
20d3c19bd8f9 wifi: rtw88: do not ignore hardware read error during DPK
fc5f5a0ec463 wifi: rtw88: sdio: call rtw_sdio_indicate_tx_status unconditionally
b2effcdc2379 wifi: rtw88: sdio: map mgmt frames to queue TX_DESC_QSEL_MGMT
581cf3a9cb61 wifi: rtw88: Fix the module names printed in dmesg
b8d49bb8d16a wifi: rtw88: Don't set SUPPORTS_AMSDU_IN_AMPDU for RTL8814AU
0d2a88690e58 wifi: rtw88: Set AMPDU factor to hardware for RTL8814A
dcbb7bb3a364 wifi: rtw88: usb: Enable RX aggregation for RTL8814AU
bf1103654df9 wifi: rtw88: usb: Enable switching the RTL8814AU to USB 3
625fbc16524a wifi: rtw88: usb: Remove redundant 'flush_workqueue()' calls
5c4cf36c538b wifi: rtw88: sdio: Remove redundant 'flush_workqueue()' calls
d58ad77d5cc2 wifi: rtw88: Add __nonstring annotations for unterminated strings
deb3ddeb1865 wifi: rtw88: Enable the new RTL8814AE/RTL8814AU drivers
bad060e8a425 wifi: rtw88: Add rtw8814au.c
dad8e8793102 wifi: rtw88: Add rtw8814ae.c
1a7545784642 wifi: rtw88: Add rtw8814a.{c,h}
e38246889cc9 wifi: rtw88: Add rtw8814a_table.c (part 2/2)
f4debfcb1b3c wifi: rtw88: Add rtw8814a_table.c (part 1/2)
679ec431477c wifi: rtw88: Add some definitions for RTL8814AU
c374281f8285 wifi: rtw88: Extend rtw_debugfs_get_tx_pwr_tbl() for RTL8814AU
cfebabdd351e wifi: rtw88: Extend rtw_debugfs_get_phy_info() for RTL8814AU
8b42c46cf665 wifi: rtw88: Extend rtw_phy_config_swing_table() for RTL8814AU
053a7aace020 wifi: rtw88: Fix rtw_rx_phy_stat() for RTL8814AU
6be7544d19fc wifi: rtw88: Fix rtw_init_vht_cap() for RTL8814AU
c7eea1ba05ca wifi: rtw88: Fix rtw_init_ht_cap() for RTL8814AU
86d04f8f991a wifi: rtw88: Fix rtw_desc_to_mcsrate() to handle MCS16-31
e66bca16638e wifi: rtw88: Fix rtw_mac_power_switch() for RTL8814AU
80c4668d024f wifi: rtw88: Add support for Mercusys MA30N and D-Link DWA-T185 rev. A1
9f00e2218e15 wifi: rtw88: Fix rtw_update_sta_info() for RTL8814AU
0f98a5959657 wifi: rtw88: Extend TX power stuff for 3-4 spatial streams
ad815f392003 wifi: rtw88: Rename RTW_RATE_SECTION_MAX to RTW_RATE_SECTION_NUM
e66f3b5c7535 wifi: rtw88: Constify some more structs and arrays
8f0076726b66 wifi: rtw88: Extend rtw_fw_send_ra_info() for RTL8814AU
d80e7d9b6ba3 wifi: rtw88: Extend rf_base_addr and rf_sipi_addr for RTL8814AU
62f726848da4 wifi: rtw88: Extend struct rtw_pwr_track_tbl for RTL8814AU
9e8243025cc0 wifi: rtw88: Fix download_firmware_validate() for RTL8814AU
8425f5c8f04d wifi: rtw88: Fix __rtw_download_firmware() for RTL8814AU
105dc94233e4 wifi: rtw88: Fix a typo of debug message in rtw8723d_iqk_check_tx_failed()
0d1d165eff9d wifi: rtw88: Don't use static local variable in rtw8821c_set_tx_power_index_by_rate
00451eb3bec7 wifi: rtw88: Don't use static local variable in rtw8822b_set_tx_power_index_by_rate
b4bfbc50b1b9 wifi: rtw88: add RTW88_LEDS depends on LEDS_CLASS to Kconfig
4b6652bc6d8d wifi: rtw88: Add support for LED blinking
fb2fcfbe5eef wifi: rtw88: sdio: Fix disconnection after beacon loss
a806a8160a0f wifi: rtw88: 8703b: Fix RX/TX issues
5ad483955acc wifi: rtw88: Delete rf_type member of struct rtw_sta_info
5b1b9545262b wifi: rtw88: Add USB PHY configuration
not backported (3e3aa566dd18 wifi: rtw88: usb: Preallocate and reuse the RX skbs)
not backported (13221be72034 wifi: rtw88: Handle C2H_ADAPTIVITY in rtw_fw_c2h_cmd_handle() )
e9048e2935f7 wifi: rtw88: usb: Copy instead of cloning the RX skb
74a72c367573 wifi: rtw88: 8821a/8812a: Set ptct_efuse_size to 0
59ab27a9f20f wifi: rtw88: 8812a: Support RFE type 2

Signed-off-by: Marty Jones <mj8263788@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19052
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
mac80211: ath9k: avoid a double reset

The original OF code effectively does a reset at ahb.c but then again in
hw.c. For AR9330, it's already done in the driver and with the others,
there are patches in here that do the same. hw.c looks like the proper
place to handle this.

Signed-off-by: Rosen Penev <rosenp@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19031
Signed-off-by: Robert Marko <robimarko@gmail.com>
mac80211: ath9k: fix refclock typo

Fixes ath9k on ar934x platforms.

Signed-off-by: Rosen Penev <rosenp@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/19031
Signed-off-by: Robert Marko <robimarko@gmail.com>
mwlwifi: add pending patch to fix compilation with kernel 6.12

Building against recent kernel versions (noticed with 6.12) and -Werror
can fail because a macro MAX(a,b) is already defined in minmax.h or
kernel.h before 5.10.

In file included from ../mwlwifi-2025.02.06~db97edf2/hif/fwcmd.h:23,
                 from ../mwlwifi-2025.02.06~db97edf2/core.c:25:
../mwlwifi-2025.02.06~db97edf2/hif/hostcmd.h:1124:9: error: "MAX" redefined [-Werror]
 1124 | #define MAX(a, b) (((a) > (b)) ? (a) : (b))
      |         ^~~
In file included from usr/include/mac80211-backport/linux/minmax.h:4,
                 from ./include/linux/kernel.h:28,
                 from usr/include/mac80211-backport/linux/kernel.h:3,
                 from ./include/linux/skbuff.h:13,
                 from usr/include/mac80211-backport/linux/skbuff.h:3,
                 from ./include/linux/if_ether.h:19,
                 from usr/include/mac80211-backport/linux/if_ether.h:3,
                 from ./include/linux/etherdevice.h:20,
                 from usr/include/mac80211-backport/linux/etherdevice.h:3,
                 from ../mwlwifi-2025.02.06~db97edf2/core.c:18:
./include/linux/minmax.h:330:9: note: this is the location of the previous definition
  330 | #define MAX(a,b) __cmp(max,a,b)
      |         ^~~

Add a pending upstream patch which replaces the MAX(a,b) macro to avoid
conflicts and allow compilation with 6.12

Signed-off-by: Stefan Kalscheuer <stefan@stklcode.de>
Link: https://github.com/openwrt/openwrt/pull/18980
Signed-off-by: Robert Marko <robimarko@gmail.com>
qca-ssdk: update to Git HEAD (2025-05-30)

446db12b1fd3 MP: fix uniphy reset in phy to phy link scenario

Signed-off-by: George Moussalem <george.moussalem@outlook.com>
Link: https://github.com/openwrt/openwrt/pull/18774
Signed-off-by: Robert Marko <robimarko@gmail.com>
qca-ssdk: update to Git HEAD (2025-05-30)

3423fdacac63 ssdk_clk: Remove MP_PHY clocks resets and init logic

Signed-off-by: George Moussalem <george.moussalem@outlook.com>
Link: https://github.com/openwrt/openwrt/pull/18774
Signed-off-by: Robert Marko <robimarko@gmail.com>
mac80211: allow scanning operating on DFS channels

Only for multi-radio configurations where the scan would not affect the radio
running DFS detection

Signed-off-by: Felix Fietkau <nbd@nbd.name>
package/zram: fix up Kconfig behaviour for kernel 6.12

The initial 6.12 merge leaves package/zram menuconfig behaviour confusing.
Selecting "kmod-zram" opens a submenu of the available algorithms to build
and the actual algo to use. However, when "lzo-rle" is shown as the default
used, it still remains missing from the available list. Only enabling a
_different_ compression algo to build will also reveal "lzo-rle" as
available.

Update the Kconfig to show "lzo-rle" as available if used/referenced.

Fixes: 4708057e27 ("package/zram: update for kernel 6.12")
Signed-off-by: Tony Ambardar <itugrok@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/18712
Signed-off-by: Hauke Mehrtens <hauke@hauke-m.de>
uml: disable kmod-8250-serial

The driver tries to access ioports (0x2f9!!) which UML doesn't have.
This causes lots of warnings to appear on boot:

| WARNING: CPU: 0 PID: 1 at lib/logic_iomem.c:188 serial8250_config_port+0x20a/0x1260
| Invalid writeqb of 0xff at address 2f9
| Modules linked in:
| CPU: 0 UID: 0 PID: 1 Comm: swapper Tainted: G        W          6.12.25 #0
| Tainted: [W]=WARN
| Stack:
| Call Trace:
|  [<60001000>] ? set_reset_devices+0x0/0x16
|  [<60452cba>] ? serial8250_config_port+0x20a/0x1260
|  [<6071e91f>] ? dump_stack_lvl+0x55/0x71
|  [<606e127c>] ? _printk+0x0/0x4f
|  [<60044bbb>] ? __warn+0x11b/0x120
|  [<6003b5d0>] ? um_set_signals+0x0/0x40
|  [<606de721>] ? warn_slowpath_fmt+0x81/0x8c
|  [<606de6a0>] ? warn_slowpath_fmt+0x0/0x8c
|  [<60452cba>] ? serial8250_config_port+0x20a/0x1260

(they are even recursive!)

Now, the situation gets more confusing. Because from what I can tell,
this was seemingly done intenionally. Upstream patches in related areas:

|commit ddd268c42871b78c75e12a5c28207fb481138f41
|Author: Niklas Schnelle <schnelle@linux.ibm.com>
|Date:   Wed Apr 3 14:43:00 2024 +0200
|
|    um: Select HAS_IOREMAP for UML_IOMEM_EMULATION
|
|    In a future patch HAS_IOPORT=n will disable inb()/outb() and friends at
|    compile time. UML supports these via its UML_IOMEM_EMULATION so let that
|    select HAS_IOPORT and also reflect this in NO_IOPORT_MAP.

hint that there's ongoing work in this area. But unfortunately, this future
hasn't arrived yet. Once this future arrives, please nuke this patch.

Signed-off-by: Christian Lamparter <chunkeey@gmail.com>
mac80211: ath9k: replace qca,led-sources

Upstream seems to be using led-sources instead of custom properties.

Code mostly taken from mt76.

Changed all(few) users of qca,led_pin to use the new format.

Signed-off-by: Rosen Penev <rosenp@gmail.com>
Link: https://github.com/openwrt/openwrt/pull/18805
Signed-off-by: Robert Marko <robimarko@gmail.com>
kernel/i2c: x86: remove kernel 6.12 conditions checking

After removing kernel 6.6 support for x86 targets,
kernel 6.12 conditions no longer need to be checked.

Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/18848
Signed-off-by: Robert Marko <robimarko@gmail.com>
treewide: strip trailing whitespace

Strip trailing whitespace in all code:
find . -type f | grep "\.c$" | xargs sed -i 's/[ \t]\+$//'
find . -type f | grep "\.h$" | xargs sed -i 's/[ \t]\+$//'
find . -type f | grep "\.dts$" | xargs sed -i 's/[ \t]\+$//'
find . -type f | grep "\.dtsi$" | xargs sed -i 's/[ \t]\+$//'

Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/18626
Signed-off-by: Robert Marko <robimarko@gmail.com>
kernel: modules: define fb-io-fops module

Define define fb-io-fops module - Fbdev helpers for framebuffers in I/O memory
By creating a hidden module it is possible to load fb_io_fops.ko
according to the kernel version.

Fixes: 5048c9d ("kernel: modules: adjust the object files of kmod-fb ")
Package kmod-drm-radeon is missing dependencies for the following libraries:
fb_io_fops.ko
make[2]: *** [modules/video.mk:620: /__w/openwrt/openwrt/openwrt/bin/targets/x86/geode/packages/kmod-drm-radeon-6.12.28-r1.apk] Error 1
time: package/kernel/linux/compile#45.35#40.01#75.34

Signed-off-by: Mieczyslaw Nalewaj <namiltd@yahoo.com>
Link: https://github.com/openwrt/openwrt/pull/18771
Signed-off-by: Robert Marko <robimarko@gmail.com>
---
 package/kernel/cryptodev-linux/Makefile       |     4 +-
 ...ev_verbosity-fix-build-for-linux-6.4.patch |    39 -
 ...01-zero-copy-fix-build-for-linux-6.4.patch |    32 -
 ...nux-version-ifdefs-from-v6.4-to-v6.5.patch |    56 -
 .../0004-fix-build-for-linux-6.7-rc1.patch    |    33 -
 ..._verbosity-sysctl-for-Linux-6.11-rc1.patch |    37 +
 .../lantiq/ltq-adsl-mei/src/drv_mei_cpe.c     |    10 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_aes.c   |   202 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_arc4.c  |   104 +-
 .../lantiq/ltq-deu/src/ifxmips_async_aes.c    |   114 +-
 .../lantiq/ltq-deu/src/ifxmips_async_des.c    |   124 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_des.c   |   200 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_deu.h   |    10 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_ar9.c      |    22 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_ar9.h      |    16 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_danube.c   |    28 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_danube.h   |    14 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_dma.c      |     4 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_vr9.c      |    18 +-
 .../lantiq/ltq-deu/src/ifxmips_deu_vr9.h      |    14 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_md5.c   |    54 +-
 .../lantiq/ltq-deu/src/ifxmips_md5_hmac.c     |    98 +-
 .../kernel/lantiq/ltq-deu/src/ifxmips_sha1.c  |    52 +-
 .../lantiq/ltq-deu/src/ifxmips_sha1_hmac.c    |    84 +-
 package/kernel/lantiq/ltq-deu/src/internal.h  |     2 +-
 .../lantiq/ltq-ptm/src/ifxmips_ptm_vdsl.c     |     2 +-
 .../lantiq/ltq-vdsl-fw/src/LzmaDecode.c       |    46 +-
 .../lantiq/ltq-vdsl-fw/src/LzmaDecode.h       |    14 +-
 .../kernel/lantiq/ltq-vdsl-fw/src/LzmaTypes.h |    10 +-
 .../lantiq/ltq-vdsl-fw/src/LzmaWrapper.c      |    10 +-
 package/kernel/linux/modules/crypto.mk        |     8 +
 package/kernel/linux/modules/hwmon.mk         |     9 +
 package/kernel/linux/modules/i2c.mk           |     4 +-
 package/kernel/linux/modules/iio.mk           |    19 +
 package/kernel/linux/modules/netdevices.mk    |    42 +-
 package/kernel/linux/modules/other.mk         |    33 +-
 package/kernel/linux/modules/video.mk         |    20 +-
 ...ble-coldboot-calibration-for-ipq5018.patch |    27 +
 ...ifi-ath11k-add-hw-params-for-QCN6122.patch |    11 +-
 .../mac80211/patches/ath9k/550-ath9k-of.patch |    31 +-
 ...-Add-additional-devices-to-the-USB_.patch} |    10 +-
 ...fi-rtw88-8812au-Add-more-device-IDs.patch} |     6 +-
 ...dd-additional-USB-IDs-for-RTL8812BU.patch} |     8 +-
 ...88-usb-Support-USB-3-with-RTL8812AU.patch} |    38 +-
 ...821ae-phy-restore-removed-code-to-f.patch} |     8 +-
 ...able-RX-aggregation-for-8821au-8812.patch} |    26 +-
 ..._packed-attribute-to-efuse-layout-st.patch |   195 +
 ...-wifi-rtw88-8812a-Support-RFE-type-2.patch |    28 +
 ...8821a-8812a-Set-ptct_efuse_size-to-0.patch |    51 +
 ...b-Copy-instead-of-cloning-the-RX-skb.patch |   130 +
 ...wifi-rtw88-Add-USB-PHY-configuration.patch |   141 +
 ...e-rf_type-member-of-struct-rtw_sta_i.patch |    60 +
 ...14-wifi-rtw88-8703b-Fix-RX-TX-issues.patch |    59 +
 ...-Fix-disconnection-after-beacon-loss.patch |    31 +
 ...i-rtw88-Add-support-for-LED-blinking.patch |   424 +
 ...TW88_LEDS-depends-on-LEDS_CLASS-to-K.patch |    73 +
 ...-use-static-local-variable-in-rtw882.patch |    68 +
 ...-use-static-local-variable-in-rtw882.patch |    71 +
 ...-typo-of-debug-message-in-rtw8723d_i.patch |    39 +
 ..._rtw_download_firmware-for-RTL8814AU.patch |    39 +
 ...ownload_firmware_validate-for-RTL881.patch |    39 +
 ...d-struct-rtw_pwr_track_tbl-for-RTL88.patch |    46 +
 ...d-rf_base_addr-and-rf_sipi_addr-for-.patch |    32 +
 ...nd-rtw_fw_send_ra_info-for-RTL8814AU.patch |    70 +
 ...onstify-some-more-structs-and-arrays.patch |   213 +
 ...e-RTW_RATE_SECTION_MAX-to-RTW_RATE_S.patch |   227 +
 ...d-TX-power-stuff-for-3-4-spatial-str.patch |   369 +
 ...ix-rtw_update_sta_info-for-RTL8814AU.patch |    61 +
 ...upport-for-Mercusys-MA30N-and-D-Link.patch |    31 +
 ...x-rtw_mac_power_switch-for-RTL8814AU.patch |    27 +
 ...tw_desc_to_mcsrate-to-handle-MCS16-3.patch |    32 +
 ...88-Fix-rtw_init_ht_cap-for-RTL8814AU.patch |    49 +
 ...8-Fix-rtw_init_vht_cap-for-RTL8814AU.patch |    58 +
 ...88-Fix-rtw_rx_phy_stat-for-RTL8814AU.patch |    54 +
 ...d-rtw_phy_config_swing_table-for-RTL.patch |    75 +
 ...d-rtw_debugfs_get_phy_info-for-RTL88.patch |    86 +
 ...d-rtw_debugfs_get_tx_pwr_tbl-for-RTL.patch |    65 +
 ...8-Add-some-definitions-for-RTL8814AU.patch |   200 +
 ...-rtw88-Add-rtw8814a_table.c-part-1-2.patch | 12573 ++++++++++++++++
 ...-rtw88-Add-rtw8814a_table.c-part-2-2.patch | 11450 ++++++++++++++
 ...8-v6.15-wifi-rtw88-Add-rtw8814a.-c-h.patch |  2343 +++
 ...089-v6.15-wifi-rtw88-Add-rtw8814ae.c.patch |    50 +
 ...090-v6.15-wifi-rtw88-Add-rtw8814au.c.patch |    73 +
 ..._nonstring-annotations-for-untermina.patch |    34 +
 ...e-the-new-RTL8814AE-RTL8814AU-driver.patch |   147 +
 ...Remove-redundant-flush_workqueue-cal.patch |    36 +
 ...emove-redundant-flush_workqueue-call.patch |    44 +
 ...nable-switching-the-RTL8814AU-to-USB.patch |    32 +
 ...-Enable-RX-aggregation-for-RTL8814AU.patch |    28 +
 ...MPDU-factor-to-hardware-for-RTL8814A.patch |   192 +
 ...-set-SUPPORTS_AMSDU_IN_AMPDU-for-RTL.patch |   169 +
 ...ix-the-module-names-printed-in-dmesg.patch |   230 +
 ...map-mgmt-frames-to-queue-TX_DESC_QSE.patch |    36 +
 ...call-rtw_sdio_indicate_tx_status-unc.patch |    37 +
 ...t-ignore-hardware-read-error-during-.patch |    32 +
 ...X-aggregation-settings-for-RTL8723DS.patch |    44 +
 ...8-Handle-RTL8723D-S-with-blank-efuse.patch |   198 +
 ...22bu-VID-PID-for-BUFFALO-WI-U2-866DM.patch |    27 +
 ...educe-control-message-timeout-to-500.patch |    52 +
 ...Upload-the-firmware-in-bigger-chunks.patch |   214 +
 ...he-random-error-beacon-valid-message.patch |    73 +
 ...he-para-buffer-size-to-avoid-reading.patch |    38 +
 ...llow-scanning-while-on-radar-channel.patch |   372 +
 package/kernel/mac80211/realtek.mk            |    29 +
 package/kernel/mt76/Makefile                  |     9 +-
 ...fi-mt76-replace-strlcpy-with-strscpy.patch |    73 +
 package/kernel/mwlwifi/Makefile               |     2 +-
 ...acro-to-avoid-conflict-with-kernel.h.patch |    51 +
 package/kernel/qca-ssdk/Makefile              |     6 +-
 .../services/ead/src/tinysrp/bn_prime.h       |    12 +-
 .../network/services/ead/src/tinysrp/t_conv.c |     6 +-
 .../network/services/ead/src/tinysrp/t_read.c |     6 +-
 .../network/services/ead/src/tinysrp/t_read.h |     6 +-
 .../services/hostapd/src/src/ap/ubus.c        |     4 +-
 package/network/services/ppp/utils/pfc.c      |     2 +-
 package/network/utils/rssileds/src/rssileds.c |     6 +-
 package/system/mtd/src/imagetag.c             |    12 +-
 package/system/mtd/src/jffs2.c                |     2 +-
 package/system/mtd/src/jffs2.h                |     2 +-
 package/utils/fbtest/src/fbtest.c             |    16 +-
 .../utils/fritz-tools/src/fritz_cal_extract.c |    10 +-
 package/utils/px5g-mbedtls/px5g-mbedtls.c     |     2 +-
 scripts/config/lexer.lex.c                    |    96 +-
 target/linux/at91/image/dfboot/src/at45.c     |    38 +-
 target/linux/at91/image/dfboot/src/com.c      |    36 +-
 target/linux/at91/image/dfboot/src/com.h      |     2 +-
 .../linux/at91/image/dfboot/src/dataflash.c   |     6 +-
 .../linux/at91/image/dfboot/src/dataflash.h   |     2 +-
 .../at91/image/dfboot/src/embedded_services.h |     4 +-
 .../dfboot/src/include/AT91C_MCI_Device.h     |    30 +-
 .../image/dfboot/src/include/AT91RM9200.h     |   638 +-
 .../image/dfboot/src/include/AT91RM9200_inc.h |   480 +-
 .../linux/at91/image/dfboot/src/include/led.h |     2 +-
 .../image/dfboot/src/include/lib_AT91RM9200.h |    40 +-
 target/linux/at91/image/dfboot/src/init.c     |    52 +-
 target/linux/at91/image/dfboot/src/led.c      |     2 +-
 target/linux/at91/image/dfboot/src/main.c     |    98 +-
 target/linux/at91/image/dfboot/src/main.h     |     2 +-
 .../linux/at91/image/dfboot/src/mci_device.c  |   114 +-
 .../ar9344_mikrotik_routerboard-951g-2hnd.dts |     2 +-
 ...ar9344_mikrotik_routerboard-951ui-2hnd.dts |     5 +-
 .../ath79/dts/ar9344_zbtlink_zbt-wd323.dts    |     2 +-
 .../ath79/dts/qca9531_glinet_gl-s200.dtsi     |     2 +-
 .../linux/ath79/dts/qca9558_aruba_ap-115.dts  |     4 +-
 .../dts/qca9558_comfast_cf-e380ac-v2.dts      |     2 +-
 .../dts/qca9563_ubnt_amplifi-router-hd.dts    |     2 +-
 .../ath79/image/lzma-loader/src/LzmaDecode.c  |    46 +-
 .../ath79/image/lzma-loader/src/LzmaDecode.h  |    14 +-
 .../ath79/image/lzma-loader/src/LzmaTypes.h   |    10 +-
 .../image/lzma-loader/src/LzmaDecode.c        |    52 +-
 .../image/lzma-loader/src/LzmaDecode.h        |    20 +-
 .../image/lzma-loader/src/decompress.c        |    12 +-
 .../bmips/dts/bcm63168-smartrg-sr505n.dts     |     4 +-
 .../bmips/dts/bcm6318-tp-link-td-w8968-v3.dts |     8 +-
 .../bmips/dts/bcm6328-dlink-dsl-2750b-b1.dts  |     4 +-
 .../net/ethernet/broadcom/bcm6348-enet.c      |     2 +-
 .../bmips/image/lzma-loader/src/LzmaDecode.c  |    46 +-
 .../bmips/image/lzma-loader/src/LzmaDecode.h  |    14 +-
 .../bmips/image/lzma-loader/src/LzmaTypes.h   |    10 +-
 .../drivers/mtd/mtdsplit/mtdsplit_jimage.c    |     2 +-
 .../generic/files/drivers/net/phy/adm6996.c   |    16 +-
 .../generic/files/drivers/net/phy/psb6970.c   |     2 +-
 .../generic/files/drivers/net/phy/rtl8306.c   |     2 +-
 .../image/lzma-loader/src/LzmaDecode.c        |    46 +-
 .../image/lzma-loader/src/LzmaDecode.h        |    14 +-
 .../image/lzma-loader/src/decompress.c        |     8 +-
 .../generic/image/lzma-loader/src/print.c     |    54 +-
 .../generic/image/lzma-loader/src/print.h     |     4 +-
 .../generic/image/lzma-loader/src/printf.c    |     2 +-
 .../generic/image/lzma-loader/src/uart16550.c |     6 +-
 .../arm/boot/dts/qcom/qcom-ipq4019-lbr20.dts  |     4 +-
 .../boot/dts/qcom/qcom-ipq8064-fap-421e.dts   |     4 +-
 .../arm/boot/dts/qcom/qcom-ipq8068-ap3935.dts |     4 +-
 .../dts/lantiq/vr9_arcadyan_vrv9510kwac23.dts |    14 +-
 .../lantiq/image/lzma-loader/src/LzmaDecode.c |    46 +-
 .../lantiq/image/lzma-loader/src/LzmaDecode.h |    14 +-
 .../lantiq/image/lzma-loader/src/LzmaTypes.h  |    10 +-
 .../mediatek/dts/mt7981b-cudy-re3000-v1.dts   |     2 +-
 .../mt7981b-dlink-aquila-pro-ai-m30-a1.dts    |     2 +-
 .../linux/mediatek/dts/mt7981b-netis-nx31.dts |     2 +-
 .../dts/mt7981b-zbtlink-zbt-z8103ax.dts       |     2 +-
 .../mediatek/dts/mt7986a-acer-w6-common.dtsi  |     2 +-
 .../dts/mt7986a-zyxel-ex5601-t0-ubootmod.dts  |     2 +-
 .../drivers/net/phy/rtk/rtl8367c/rtk_hal.c    |    10 +-
 .../files/drivers/net/phy/rtk/rtl8367s.c      |    80 +-
 .../files/drivers/net/phy/rtk/rtl8367s_dbg.c  |     6 +-
 .../files/drivers/net/phy/rtk/rtl8367s_mdio.c |    30 +-
 .../arch/powerpc/boot/dts/tl-wdr4900-v1.dts   |     7 +-
 .../arch/powerpc/boot/dts/ws-ap3715i.dts      |     4 +-
 .../arm64/boot/dts/qcom/ipq6018-fap650.dts    |     6 +-
 .../boot/dts/qcom/ipq8072-eap660hd-v1.dts     |     2 +-
 .../arm64/boot/dts/qcom/ipq8072-sax1v1k.dts   |     2 +-
 .../arm64/boot/dts/qcom/ipq8074-sxk80.dtsi    |     4 +-
 .../arm64/boot/dts/qcom/ipq8174-mx4300.dts    |     2 +-
 .../linux/ramips/dts/mt7620a_bolt_bl100.dts   |    10 +-
 .../dts/mt7620n_zyxel_keenetic-lite-iii-a.dts |     2 +-
 .../ramips/dts/mt7621_comfast_cf-ew72-v2.dts  |    20 +-
 .../ramips/dts/mt7621_dlink_dir-2150-r1.dts   |     2 +-
 .../ramips/dts/mt7621_gemtek_wvrtm-130acn.dts |     4 +-
 .../dts/mt7621_gemtek_wvrtm-1xxacn.dtsi       |     6 +-
 .../ramips/dts/mt7621_hanyang_hyc-g920.dts    |     2 +-
 .../ramips/dts/mt7628an_cudy_m1200-v1.dts     |     2 +-
 .../dts/mt7628an_tplink_archer-mr200-v5.dts   |     4 +-
 .../ramips/image/lzma-loader/src/LzmaDecode.c |    46 +-
 .../ramips/image/lzma-loader/src/LzmaDecode.h |    14 +-
 .../ramips/image/lzma-loader/src/LzmaTypes.h  |    10 +-
 target/linux/sunxi/cortexa7/config-6.6        |     1 +
 target/linux/uml/config-6.6                   |     1 +
 tools/include/byteswap.h                      |     2 +-
 tools/patch-image/src/patch-cmdline.c         |     4 +-
 210 files changed, 34004 insertions(+), 2122 deletions(-)
 delete mode 100644 package/kernel/cryptodev-linux/patches/0001-cryptodev_verbosity-fix-build-for-linux-6.4.patch
 delete mode 100644 package/kernel/cryptodev-linux/patches/0001-zero-copy-fix-build-for-linux-6.4.patch
 delete mode 100644 package/kernel/cryptodev-linux/patches/0003-move-recent-linux-version-ifdefs-from-v6.4-to-v6.5.patch
 delete mode 100644 package/kernel/cryptodev-linux/patches/0004-fix-build-for-linux-6.7-rc1.patch
 create mode 100644 package/kernel/cryptodev-linux/patches/001-Fix-cryptodev_verbosity-sysctl-for-Linux-6.11-rc1.patch
 create mode 100644 package/kernel/mac80211/patches/ath11k/0907-wifi-ath11k-disable-coldboot-calibration-for-ipq5018.patch
 rename package/kernel/mac80211/patches/rtl/{046-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch => 046-v6.14-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch} (93%)
 rename package/kernel/mac80211/patches/rtl/{047-wifi-rtw88-8812au-Add-more-device-IDs.patch => 047-v6.14-wifi-rtw88-8812au-Add-more-device-IDs.patch} (95%)
 rename package/kernel/mac80211/patches/rtl/{051-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch => 048-v6.14-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch} (80%)
 rename package/kernel/mac80211/patches/rtl/{048-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch => 049-v6.14-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch} (63%)
 rename package/kernel/mac80211/patches/rtl/{050-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch => 050-v6.14-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch} (78%)
 rename package/kernel/mac80211/patches/rtl/{049-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch => 051-v6.14-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch} (73%)
 create mode 100644 package/kernel/mac80211/patches/rtl/052-v6.14-wifi-rtw88-add-__packed-attribute-to-efuse-layout-st.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/053-v6.14-wifi-rtw88-8812a-Support-RFE-type-2.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/054-v6.14-wifi-rtw88-8821a-8812a-Set-ptct_efuse_size-to-0.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/055-v6.14-wifi-rtw88-usb-Copy-instead-of-cloning-the-RX-skb.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/058-v6.14-wifi-rtw88-Add-USB-PHY-configuration.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/059-v6.14-wifi-rtw88-Delete-rf_type-member-of-struct-rtw_sta_i.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/060-v6.14-wifi-rtw88-8703b-Fix-RX-TX-issues.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/061-v6.14-wifi-rtw88-sdio-Fix-disconnection-after-beacon-loss.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/062-v6.14-wifi-rtw88-Add-support-for-LED-blinking.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/063-v6.14-wifi-rtw88-add-RTW88_LEDS-depends-on-LEDS_CLASS-to-K.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/064-v6.14.9-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/065-v6.15-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/066-v6.15-wifi-rtw88-Fix-a-typo-of-debug-message-in-rtw8723d_i.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/067-v6.14.9-wifi-rtw88-Fix-__rtw_download_firmware-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/068-v6.14.9-wifi-rtw88-Fix-download_firmware_validate-for-RTL881.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/069-v6.15-wifi-rtw88-Extend-struct-rtw_pwr_track_tbl-for-RTL88.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/070-v6.15-wifi-rtw88-Extend-rf_base_addr-and-rf_sipi_addr-for-.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/071-v6.14.9-wifi-rtw88-Extend-rtw_fw_send_ra_info-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/072-v6.15-wifi-rtw88-Constify-some-more-structs-and-arrays.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/073-v6.15-wifi-rtw88-Rename-RTW_RATE_SECTION_MAX-to-RTW_RATE_S.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/074-v6.15-wifi-rtw88-Extend-TX-power-stuff-for-3-4-spatial-str.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/075-v6.14.9-wifi-rtw88-Fix-rtw_update_sta_info-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/076-v6.14-wifi-rtw88-Add-support-for-Mercusys-MA30N-and-D-Link.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/077-v6.14.9-wifi-rtw88-Fix-rtw_mac_power_switch-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/078-v6.14.9-wifi-rtw88-Fix-rtw_desc_to_mcsrate-to-handle-MCS16-3.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/079-v6.14.9-wifi-rtw88-Fix-rtw_init_ht_cap-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/080-v6.14.9-wifi-rtw88-Fix-rtw_init_vht_cap-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/081-v6.15-wifi-rtw88-Fix-rtw_rx_phy_stat-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/082-v6.15-wifi-rtw88-Extend-rtw_phy_config_swing_table-for-RTL.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/083-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_phy_info-for-RTL88.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/084-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_tx_pwr_tbl-for-RTL.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/085-v6.15-wifi-rtw88-Add-some-definitions-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/086-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-1-2.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/087-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-2-2.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/088-v6.15-wifi-rtw88-Add-rtw8814a.-c-h.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/089-v6.15-wifi-rtw88-Add-rtw8814ae.c.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/090-v6.15-wifi-rtw88-Add-rtw8814au.c.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/091-v6.15-wifi-rtw88-Add-__nonstring-annotations-for-untermina.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/091-v6.15wifi-rtw88-Enable-the-new-RTL8814AE-RTL8814AU-driver.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/093-v6.16-wifi-rtw88-sdio-Remove-redundant-flush_workqueue-cal.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/094-v6.16-wifi-rtw88-usb-Remove-redundant-flush_workqueue-call.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/095-v6.16-wifi-rtw88-usb-Enable-switching-the-RTL8814AU-to-USB.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/096-v6.16-wifi-rtw88-usb-Enable-RX-aggregation-for-RTL8814AU.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/097-v6.16-wifi-rtw88-Set-AMPDU-factor-to-hardware-for-RTL8814A.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/098-v6.16-wifi-rtw88-Don-t-set-SUPPORTS_AMSDU_IN_AMPDU-for-RTL.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/099-v6.16-wifi-rtw88-Fix-the-module-names-printed-in-dmesg.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/100-v6.16-wifi-rtw88-sdio-map-mgmt-frames-to-queue-TX_DESC_QSE.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/101-v6.16-wifi-rtw88-sdio-call-rtw_sdio_indicate_tx_status-unc.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/102-v6.16-wifi-rtw88-do-not-ignore-hardware-read-error-during-.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/103-v6.16-wifi-rtw88-Fix-RX-aggregation-settings-for-RTL8723DS.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/104-v6.16-wifi-rtw88-Handle-RTL8723D-S-with-blank-efuse.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/105-v6.16-wifi-rtw88-rtw8822bu-VID-PID-for-BUFFALO-WI-U2-866DM.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/106-v6.16-wifi-rtw88-usb-Reduce-control-message-timeout-to-500.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/107-v6.16-wifi-rtw88-usb-Upload-the-firmware-in-bigger-chunks.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/108-v6.16-wifi-rtw88-Fix-the-random-error-beacon-valid-message.patch
 create mode 100644 package/kernel/mac80211/patches/rtl/109-v6.16-wifi-rtw88-fix-the-para-buffer-size-to-avoid-reading.patch
 create mode 100644 package/kernel/mac80211/patches/subsys/350-mac80211-allow-scanning-while-on-radar-channel.patch
 create mode 100644 package/kernel/mt76/patches/002-wifi-mt76-replace-strlcpy-with-strscpy.patch
 create mode 100644 package/kernel/mwlwifi/patches/030-remove-MAX-a-b-macro-to-avoid-conflict-with-kernel.h.patch

diff --git a/package/kernel/cryptodev-linux/Makefile b/package/kernel/cryptodev-linux/Makefile
index 165cc60487..303c136a35 100644
--- a/package/kernel/cryptodev-linux/Makefile
+++ b/package/kernel/cryptodev-linux/Makefile
@@ -10,12 +10,12 @@ include $(TOPDIR)/rules.mk
 include $(INCLUDE_DIR)/kernel.mk
 
 PKG_NAME:=cryptodev-linux
-PKG_VERSION:=1.13
+PKG_VERSION:=1.14
 PKG_RELEASE:=1
 
 PKG_SOURCE_URL:=https://codeload.github.com/$(PKG_NAME)/$(PKG_NAME)/tar.gz/$(PKG_NAME)-$(PKG_VERSION)?
 PKG_SOURCE:=$(PKG_NAME)-$(PKG_VERSION).tar.gz
-PKG_HASH:=33b7915c46eb39a37110e88c681423c0dd0df25d784b6e1475ac3196367f0db5
+PKG_HASH:=67223d5bee4749028e78e87372cee3bca79d9a20f7b6cb915aa080c59d2a2d98
 PKG_LICENSE:=GPL-2.0
 PKG_LICENSE_FILES:=COPYING
 
diff --git a/package/kernel/cryptodev-linux/patches/0001-cryptodev_verbosity-fix-build-for-linux-6.4.patch b/package/kernel/cryptodev-linux/patches/0001-cryptodev_verbosity-fix-build-for-linux-6.4.patch
deleted file mode 100644
index 2d958f904c..0000000000
--- a/package/kernel/cryptodev-linux/patches/0001-cryptodev_verbosity-fix-build-for-linux-6.4.patch
+++ /dev/null
@@ -1,39 +0,0 @@
-From 99ae2a39ddc3f89c66d9f09783b591c0f2dbf2e9 Mon Sep 17 00:00:00 2001
-From: Gaurav Jain <gaurav.jain@nxp.com>
-Date: Wed, 28 Jun 2023 12:44:32 +0530
-Subject: [PATCH] cryptodev_verbosity: Fix build for Linux 6.4
-
-register_sysctl_table api is removed in kernel.
-migrate to the new api register_sysctl.
-
-child is also removed in linux 6.4 ctl_table struct.
-
-Signed-off-by: Gaurav Jain <gaurav.jain@nxp.com>
----
- ioctl.c | 6 ++++++
- 1 file changed, 6 insertions(+)
-
---- a/ioctl.c
-+++ b/ioctl.c
-@@ -1246,7 +1246,9 @@ static struct ctl_table verbosity_ctl_ro
- 	{
- 		.procname       = "ioctl",
- 		.mode           = 0555,
-+#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
- 		.child          = verbosity_ctl_dir,
-+#endif
- 	},
- 	{},
- };
-@@ -1267,7 +1269,11 @@ static int __init init_cryptodev(void)
- 		return rc;
- 	}
- 
-+#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
- 	verbosity_sysctl_header = register_sysctl_table(verbosity_ctl_root);
-+#else
-+	verbosity_sysctl_header = register_sysctl(verbosity_ctl_root->procname, verbosity_ctl_dir);
-+#endif
- 
- 	pr_info(PFX "driver %s loaded.\n", VERSION);
- 
diff --git a/package/kernel/cryptodev-linux/patches/0001-zero-copy-fix-build-for-linux-6.4.patch b/package/kernel/cryptodev-linux/patches/0001-zero-copy-fix-build-for-linux-6.4.patch
deleted file mode 100644
index 4d2dd13ae1..0000000000
--- a/package/kernel/cryptodev-linux/patches/0001-zero-copy-fix-build-for-linux-6.4.patch
+++ /dev/null
@@ -1,32 +0,0 @@
-From 592017c3a910a3905b1925aee88c4674e9a596b7 Mon Sep 17 00:00:00 2001
-From: Gaurav Jain <gaurav.jain@nxp.com>
-Date: Tue, 30 May 2023 17:09:42 +0530
-Subject: [PATCH] zero copy: Fix build for Linux 6.4
-
-get_user_pages_remote api prototype is changed in kernel.
-struct vm_area_struct **vmas argument is removed.
-Migrate to the new API.
-
-Signed-off-by: Gaurav Jain <gaurav.jain@nxp.com>
----
- zc.c | 6 +++++-
- 1 file changed, 5 insertions(+), 1 deletion(-)
-
---- a/zc.c
-+++ b/zc.c
-@@ -80,10 +80,14 @@ int __get_userbuf(uint8_t __user *addr,
- 	ret = get_user_pages_remote(task, mm,
- 			(unsigned long)addr, pgcount, write ? FOLL_WRITE : 0,
- 			pg, NULL, NULL);
--#else
-+#elif (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
- 	ret = get_user_pages_remote(mm,
- 			(unsigned long)addr, pgcount, write ? FOLL_WRITE : 0,
- 			pg, NULL, NULL);
-+#else
-+	ret = get_user_pages_remote(mm,
-+			(unsigned long)addr, pgcount, write ? FOLL_WRITE : 0,
-+			pg, NULL);
- #endif
- #if (LINUX_VERSION_CODE < KERNEL_VERSION(5, 8, 0))
- 	up_read(&mm->mmap_sem);
diff --git a/package/kernel/cryptodev-linux/patches/0003-move-recent-linux-version-ifdefs-from-v6.4-to-v6.5.patch b/package/kernel/cryptodev-linux/patches/0003-move-recent-linux-version-ifdefs-from-v6.4-to-v6.5.patch
deleted file mode 100644
index 576269c100..0000000000
--- a/package/kernel/cryptodev-linux/patches/0003-move-recent-linux-version-ifdefs-from-v6.4-to-v6.5.patch
+++ /dev/null
@@ -1,56 +0,0 @@
-From bb8bc7cf60d2c0b097c8b3b0e807f805b577a53f Mon Sep 17 00:00:00 2001
-From: =?UTF-8?q?Joan=20Bruguera=20Mic=C3=B3?= <joanbrugueram@gmail.com>
-Date: Mon, 3 Jul 2023 00:46:02 +0000
-Subject: [PATCH] Move recent Linux version #ifdefs from v6.4 to v6.5
-MIME-Version: 1.0
-Content-Type: text/plain; charset=UTF-8
-Content-Transfer-Encoding: 8bit
-
-The latest commits, meant to fix the build on Linux 6.4, are actually
-fixing the build for API changes introduced in the merge window of the
-yet-unreleased Linux 6.5, and actually break the build for Linux 6.4.
-
-In particular, the upstream commits introducing the API changes are the
-following, which are *not* included in the Linux v6.4 tag:
-* https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=19c4e618a1bc3d0cad1f04c857be8076cb05bbb2
-* https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=ca5e863233e8f6acd1792fd85d6bc2729a1b2c10
-
-Change to #ifdef's to v6.5, where they will most likely be included.
-
-Signed-off-by: Joan Bruguera Micó <joanbrugueram@gmail.com>
----
- ioctl.c | 4 ++--
- zc.c    | 2 +-
- 2 files changed, 3 insertions(+), 3 deletions(-)
-
---- a/ioctl.c
-+++ b/ioctl.c
-@@ -1246,7 +1246,7 @@ static struct ctl_table verbosity_ctl_ro
- 	{
- 		.procname       = "ioctl",
- 		.mode           = 0555,
--#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
-+#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 5, 0))
- 		.child          = verbosity_ctl_dir,
- #endif
- 	},
-@@ -1269,7 +1269,7 @@ static int __init init_cryptodev(void)
- 		return rc;
- 	}
- 
--#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
-+#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 5, 0))
- 	verbosity_sysctl_header = register_sysctl_table(verbosity_ctl_root);
- #else
- 	verbosity_sysctl_header = register_sysctl(verbosity_ctl_root->procname, verbosity_ctl_dir);
---- a/zc.c
-+++ b/zc.c
-@@ -80,7 +80,7 @@ int __get_userbuf(uint8_t __user *addr,
- 	ret = get_user_pages_remote(task, mm,
- 			(unsigned long)addr, pgcount, write ? FOLL_WRITE : 0,
- 			pg, NULL, NULL);
--#elif (LINUX_VERSION_CODE < KERNEL_VERSION(6, 4, 0))
-+#elif (LINUX_VERSION_CODE < KERNEL_VERSION(6, 5, 0))
- 	ret = get_user_pages_remote(mm,
- 			(unsigned long)addr, pgcount, write ? FOLL_WRITE : 0,
- 			pg, NULL, NULL);
diff --git a/package/kernel/cryptodev-linux/patches/0004-fix-build-for-linux-6.7-rc1.patch b/package/kernel/cryptodev-linux/patches/0004-fix-build-for-linux-6.7-rc1.patch
deleted file mode 100644
index 4fded72faa..0000000000
--- a/package/kernel/cryptodev-linux/patches/0004-fix-build-for-linux-6.7-rc1.patch
+++ /dev/null
@@ -1,33 +0,0 @@
-From 5e7121e45ff283d30097da381fd7e97c4bb61364 Mon Sep 17 00:00:00 2001
-From: =?UTF-8?q?Joan=20Bruguera=20Mic=C3=B3?= <joanbrugueram@gmail.com>
-Date: Sun, 10 Dec 2023 13:57:55 +0000
-Subject: [PATCH] Fix build for Linux 6.7-rc1
-MIME-Version: 1.0
-Content-Type: text/plain; charset=UTF-8
-Content-Transfer-Encoding: 8bit
-
-Since Linux 6.7-rc1, no ahash algorithms set a nonzero alignmask,
-and therefore `crypto_ahash_alignmask` has been removed.
-
-See also: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=0f8660c82b79af595b056f6b9f4f227edeb88574
-          https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=c626910f3f1bbce6ad18bc613d895d2a089ed95e
-
-Signed-off-by: Joan Bruguera Micó <joanbrugueram@gmail.com>
----
- cryptlib.c | 4 ++++
- 1 file changed, 4 insertions(+)
-
---- a/cryptlib.c
-+++ b/cryptlib.c
-@@ -381,7 +381,11 @@ int cryptodev_hash_init(struct hash_data
- 	}
- 
- 	hdata->digestsize = crypto_ahash_digestsize(hdata->async.s);
-+#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 7, 0))
- 	hdata->alignmask = crypto_ahash_alignmask(hdata->async.s);
-+#else
-+	hdata->alignmask = 0;
-+#endif
- 
- 	init_completion(&hdata->async.result.completion);
- 
diff --git a/package/kernel/cryptodev-linux/patches/001-Fix-cryptodev_verbosity-sysctl-for-Linux-6.11-rc1.patch b/package/kernel/cryptodev-linux/patches/001-Fix-cryptodev_verbosity-sysctl-for-Linux-6.11-rc1.patch
new file mode 100644
index 0000000000..0bf0b637cf
--- /dev/null
+++ b/package/kernel/cryptodev-linux/patches/001-Fix-cryptodev_verbosity-sysctl-for-Linux-6.11-rc1.patch
@@ -0,0 +1,37 @@
+From d481e9718ef2edd4e003d3618e7673507e9503bb Mon Sep 17 00:00:00 2001
+From: =?UTF-8?q?Joan=20Bruguera=20Mic=C3=B3?= <joanbrugueram@gmail.com>
+Date: Fri, 19 Jul 2024 20:18:31 +0000
+Subject: [PATCH] Fix cryptodev_verbosity sysctl for Linux 6.11-rc1
+MIME-Version: 1.0
+Content-Type: text/plain; charset=UTF-8
+Content-Transfer-Encoding: 8bit
+
+There has been a long-running Linux kernel effort to get rid of the
+sentinels of `struct ctl_table`. In Linux 6.11 it has been completed,
+and registering a sysctl with a sentinel will fail with a dmesg error:
+
+> sysctl table check failed: ioctl/(null) procname is null
+> sysctl table check failed: ioctl/(null) No proc_handler
+
+Exclude the sentinels since that version.
+
+See also: https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=f8a8b94d0698ccc56c44478169c91ca774540d9f
+          https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/commit/?id=9edbfe92a0a1355bae1e47c8f542ac0d39f19f8c
+
+Signed-off-by: Joan Bruguera Micó <joanbrugueram@gmail.com>
+---
+ ioctl.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/ioctl.c
++++ b/ioctl.c
+@@ -1239,7 +1239,9 @@ static struct ctl_table verbosity_ctl_di
+ 		.mode           = 0644,
+ 		.proc_handler   = proc_dointvec,
+ 	},
++#if (LINUX_VERSION_CODE < KERNEL_VERSION(6, 11, 0))
+ 	{},
++#endif
+ };
+ 
+ static struct ctl_table verbosity_ctl_root[] = {
diff --git a/package/kernel/lantiq/ltq-adsl-mei/src/drv_mei_cpe.c b/package/kernel/lantiq/ltq-adsl-mei/src/drv_mei_cpe.c
index 0364d140e9..04de01cb7c 100644
--- a/package/kernel/lantiq/ltq-adsl-mei/src/drv_mei_cpe.c
+++ b/package/kernel/lantiq/ltq-adsl-mei/src/drv_mei_cpe.c
@@ -1489,14 +1489,14 @@ IFX_MEI_DFEMemoryAlloc (DSL_DEV_Device_t * pDev, long size)
                         allocate_size = size;
                 else
                         allocate_size = SDRAM_SEGMENT_SIZE;
-        
+
 		org_mem_ptr = kmalloc (allocate_size, GFP_KERNEL);
 		if (org_mem_ptr == NULL) {
                         IFX_MEI_EMSG ("%d: kmalloc %d bytes memory fail!\n", idx, allocate_size);
 			err = -ENOMEM;
 			goto allocate_error;
 		}
-		
+
 		if (((unsigned long)org_mem_ptr) & (1023)) {
 			/* Pointer not 1k aligned, so free it and allocate a larger chunk
 			 * for further alignment.
@@ -1637,7 +1637,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * pDev, const char *buf,
 			retval = -ENOMEM;
 			goto error;
 		}
-		
+
 		if (((unsigned long)org_mem_ptr) & (1023)) {
 			/* Pointer not 1k aligned, so free it and allocate a larger chunk
 			 * for further alignment.
@@ -1654,7 +1654,7 @@ DSL_BSP_FWDownload (DSL_DEV_Device_t * pDev, const char *buf,
 		} else {
 			adsl_mem_info[XDATA_REGISTER].address = org_mem_ptr;
 		}
-		
+
 		adsl_mem_info[XDATA_REGISTER].org_address = org_mem_ptr;
 		adsl_mem_info[XDATA_REGISTER].size = SDRAM_SEGMENT_SIZE;
 
@@ -1770,7 +1770,7 @@ int DSL_BSP_EventCBUnregister(DSL_BSP_EventCallBack_t *p)
     IFX_MEI_EMSG("Dying Gasp! Shutting Down... (Work around for Amazon-S Venus emulator)\n");
 #else
 	IFX_MEI_EMSG("Dying Gasp! Shutting Down...\n");
-//	kill_proc (1, SIGINT, 1);   
+//	kill_proc (1, SIGINT, 1);
 #endif
         return IRQ_HANDLED;
 }
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_aes.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_aes.c
index 85234dd7a8..fdd172750d 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_aes.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_aes.c
@@ -35,7 +35,7 @@
 /*!
  \defgroup IFX_AES_FUNCTIONS IFX_AES_FUNCTIONS
  \ingroup IFX_DEU
- \brief IFX AES driver Functions 
+ \brief IFX AES driver Functions
 */
 
 
@@ -68,7 +68,7 @@
 
 #include "ifxmips_deu.h"
 
-#if defined(CONFIG_DANUBE) 
+#if defined(CONFIG_DANUBE)
 #include "ifxmips_deu_danube.h"
 extern int ifx_danube_pre_1_4;
 #elif defined(CONFIG_AR9)
@@ -114,7 +114,7 @@ void aes_dma_memory_copy(u32 *outcopy, u32 *out_dma, u8 *out_arg, int nbytes);
 void des_dma_memory_copy(u32 *outcopy, u32 *out_dma, u8 *out_arg, int nbytes);
 int aes_memory_allocate(int value);
 int des_memory_allocate(int value);
-void memory_release(u32 *addr); 
+void memory_release(u32 *addr);
 
 
 extern void ifx_deu_aes (void *ctx_arg, uint8_t *out_arg, const uint8_t *in_arg,
@@ -138,16 +138,16 @@ struct aes_ctx {
 };
 
 extern int disable_deudma;
-extern int disable_multiblock; 
+extern int disable_multiblock;
 
 /*! \fn int aes_set_key (struct crypto_tfm *tfm, const uint8_t *in_key, unsigned int key_len)
- *  \ingroup IFX_AES_FUNCTIONS 
- *  \brief sets the AES keys    
- *  \param tfm linux crypto algo transform  
- *  \param in_key input key  
- *  \param key_len key lengths of 16, 24 and 32 bytes supported  
+ *  \ingroup IFX_AES_FUNCTIONS
+ *  \brief sets the AES keys
+ *  \param tfm linux crypto algo transform
+ *  \param in_key input key
+ *  \param key_len key lengths of 16, 24 and 32 bytes supported
  *  \return -EINVAL - bad key length, 0 - SUCCESS
-*/                                 
+*/
 static int aes_set_key (struct crypto_tfm *tfm, const u8 *in_key, unsigned int key_len)
 {
     struct aes_ctx *ctx = crypto_tfm_ctx(tfm);
@@ -186,7 +186,7 @@ static int aes_set_key_skcipher (struct crypto_skcipher *tfm, const u8 *in_key,
 /*! \fn void aes_set_key_skcipher (void *ctx_arg)
  *  \ingroup IFX_AES_FUNCTIONS
  *  \brief sets the AES key to the hardware, requires spinlock to be set by caller
- *  \param ctx_arg crypto algo context  
+ *  \param ctx_arg crypto algo context
  *  \return
 */
 static void aes_set_key_hw (void *ctx_arg)
@@ -242,15 +242,15 @@ static void aes_set_key_hw (void *ctx_arg)
 /*! \fn void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, size_t nbytes, int encdec, int mode)
  *  \ingroup IFX_AES_FUNCTIONS
  *  \brief main interface to AES hardware
- *  \param ctx_arg crypto algo context  
- *  \param out_arg output bytestream  
- *  \param in_arg input bytestream   
- *  \param iv_arg initialization vector  
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param mode operation mode such as ebc, cbc, ctr  
+ *  \param ctx_arg crypto algo context
+ *  \param out_arg output bytestream
+ *  \param in_arg input bytestream
+ *  \param iv_arg initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param mode operation mode such as ebc, cbc, ctr
  *
-*/                                 
+*/
 void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
         u8 *iv_arg, size_t nbytes, int encdec, int mode)
 
@@ -261,14 +261,14 @@ void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
     unsigned long flag;
     /*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
     int i = 0;
-    int byte_cnt = nbytes; 
+    int byte_cnt = nbytes;
 
     CRTCL_SECT_START;
 
     aes_set_key_hw (ctx_arg);
 
     aes->controlr.E_D = !encdec;    //encryption
-    aes->controlr.O = mode; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR 
+    aes->controlr.O = mode; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR
 
     //aes->controlr.F = 128; //default; only for CFB and OFB modes; change only for customer-specific apps
     if (mode > 0) {
@@ -286,7 +286,7 @@ void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
         aes->ID2R = INPUT_ENDIAN_SWAP(*((u32 *) in_arg + (i * 4) + 1));
         aes->ID1R = INPUT_ENDIAN_SWAP(*((u32 *) in_arg + (i * 4) + 2));
         aes->ID0R = INPUT_ENDIAN_SWAP(*((u32 *) in_arg + (i * 4) + 3));    /* start crypto */
-        
+
         while (aes->controlr.BUS) {
             // this will not take long
         }
@@ -336,13 +336,13 @@ void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 /*!
  *  \fn int ctr_rfc3686_aes_set_key (struct crypto_tfm *tfm, const uint8_t *in_key, unsigned int key_len)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets RFC3686 key   
- *  \param tfm linux crypto algo transform  
- *  \param in_key input key  
- *  \param key_len key lengths of 20, 28 and 36 bytes supported; last 4 bytes is nonce 
+ *  \brief sets RFC3686 key
+ *  \param tfm linux crypto algo transform
+ *  \param in_key input key
+ *  \param key_len key lengths of 20, 28 and 36 bytes supported; last 4 bytes is nonce
  *  \return 0 - SUCCESS
  *          -EINVAL - bad key length
-*/                                 
+*/
 static int ctr_rfc3686_aes_set_key (struct crypto_tfm *tfm, const uint8_t *in_key, unsigned int key_len)
 {
     struct aes_ctx *ctx = crypto_tfm_ctx(tfm);
@@ -360,7 +360,7 @@ static int ctr_rfc3686_aes_set_key (struct crypto_tfm *tfm, const uint8_t *in_ke
 
     ctx->key_length = key_len;
     ctx->use_tweak = 0;
-    
+
     memcpy ((u8 *) (ctx->buf), in_key, key_len);
 
     return 0;
@@ -384,13 +384,13 @@ static int ctr_rfc3686_aes_set_key_skcipher (struct crypto_skcipher *tfm, const
 /*! \fn void ifx_deu_aes (void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, u32 nbytes, int encdec, int mode)
  *  \ingroup IFX_AES_FUNCTIONS
  *  \brief main interface with deu hardware in DMA mode
- *  \param ctx_arg crypto algo context 
- *  \param out_arg output bytestream   
- *  \param in_arg input bytestream   
- *  \param iv_arg initialization vector  
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param mode operation mode such as ebc, cbc, ctr  
+ *  \param ctx_arg crypto algo context
+ *  \param out_arg output bytestream
+ *  \param in_arg input bytestream
+ *  \param iv_arg initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param mode operation mode such as ebc, cbc, ctr
 */
 
 
@@ -404,15 +404,15 @@ static int ctr_rfc3686_aes_set_key_skcipher (struct crypto_skcipher *tfm, const
 
 /*! \fn void ifx_deu_aes_ecb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets AES hardware to ECB mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets AES hardware to ECB mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_aes_ecb (void *ctx, uint8_t *dst, const uint8_t *src,
         uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -421,15 +421,15 @@ static void ifx_deu_aes_ecb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_aes_cbc (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets AES hardware to CBC mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets AES hardware to CBC mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_aes_cbc (void *ctx, uint8_t *dst, const uint8_t *src,
         uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -438,15 +438,15 @@ static void ifx_deu_aes_cbc (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_aes_ofb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets AES hardware to OFB mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets AES hardware to OFB mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_aes_ofb (void *ctx, uint8_t *dst, const uint8_t *src,
         uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -455,15 +455,15 @@ static void ifx_deu_aes_ofb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_aes_cfb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets AES hardware to CFB mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets AES hardware to CFB mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_aes_cfb (void *ctx, uint8_t *dst, const uint8_t *src,
         uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -472,15 +472,15 @@ static void ifx_deu_aes_cfb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_aes_ctr (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_AES_FUNCTIONS
- *  \brief sets AES hardware to CTR mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets AES hardware to CTR mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_aes_ctr (void *ctx, uint8_t *dst, const uint8_t *src,
         uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -555,7 +555,7 @@ static int ecb_aes_encrypt(struct skcipher_request *req)
 
     while ((nbytes = enc_bytes = walk.nbytes)) {
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-        ifx_deu_aes_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+        ifx_deu_aes_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        NULL, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
                 nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -581,7 +581,7 @@ static int ecb_aes_decrypt(struct skcipher_request *req)
 
     while ((nbytes = dec_bytes = walk.nbytes)) {
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-        ifx_deu_aes_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+        ifx_deu_aes_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        NULL, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -627,7 +627,7 @@ static int cbc_aes_encrypt(struct skcipher_request *req)
     while ((nbytes = enc_bytes = walk.nbytes)) {
             u8 *iv = walk.iv;
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -654,7 +654,7 @@ static int cbc_aes_decrypt(struct skcipher_request *req)
     while ((nbytes = dec_bytes = walk.nbytes)) {
         u8 *iv = walk.iv;
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -704,7 +704,7 @@ static void ifx_deu_aes_xts (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
     /*~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
     u8 oldiv[16];
     int i = 0;
-    int byte_cnt = nbytes; 
+    int byte_cnt = nbytes;
 
     CRTCL_SECT_START;
 
@@ -828,7 +828,7 @@ static int xts_aes_encrypt(struct skcipher_request *req)
                 }
             }
         }
-        ifx_deu_aes_xts(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+        ifx_deu_aes_xts(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                    iv, enc_bytes, CRYPTO_DIR_ENCRYPT);
         err = skcipher_walk_done(&walk, nbytes - enc_bytes);
         processed += enc_bytes;
@@ -838,7 +838,7 @@ static int xts_aes_encrypt(struct skcipher_request *req)
         u8 *iv = walk.iv;
         nbytes = req->cryptlen - processed;
         scatterwalk_map_and_copy(ctx->lastbuffer, req->src, (req->cryptlen - nbytes), nbytes, 0);
-        ifx_deu_aes_xts(ctx, ctx->lastbuffer, ctx->lastbuffer, 
+        ifx_deu_aes_xts(ctx, ctx->lastbuffer, ctx->lastbuffer,
                    iv, nbytes, CRYPTO_DIR_ENCRYPT);
         scatterwalk_map_and_copy(ctx->lastbuffer, req->dst, (req->cryptlen - nbytes), nbytes, 1);
         skcipher_request_complete(req, 0);
@@ -884,7 +884,7 @@ static int xts_aes_decrypt(struct skcipher_request *req)
                 }
             }
         }
-        ifx_deu_aes_xts(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+        ifx_deu_aes_xts(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                    iv, dec_bytes, CRYPTO_DIR_DECRYPT);
         err = skcipher_walk_done(&walk, nbytes - dec_bytes);
         processed += dec_bytes;
@@ -894,7 +894,7 @@ static int xts_aes_decrypt(struct skcipher_request *req)
         u8 *iv = walk.iv;
         nbytes = req->cryptlen - processed;
         scatterwalk_map_and_copy(ctx->lastbuffer, req->src, (req->cryptlen - nbytes), nbytes, 0);
-        ifx_deu_aes_xts(ctx, ctx->lastbuffer, ctx->lastbuffer, 
+        ifx_deu_aes_xts(ctx, ctx->lastbuffer, ctx->lastbuffer,
                    iv, nbytes, CRYPTO_DIR_DECRYPT);
         scatterwalk_map_and_copy(ctx->lastbuffer, req->dst, (req->cryptlen - nbytes), nbytes, 1);
         skcipher_request_complete(req, 0);
@@ -969,7 +969,7 @@ static int ofb_aes_encrypt(struct skcipher_request *req)
 
     while ((nbytes = enc_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ofb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ofb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1002,7 +1002,7 @@ static int ofb_aes_decrypt(struct skcipher_request *req)
 
     while ((nbytes = dec_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ofb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ofb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1057,7 +1057,7 @@ static int cfb_aes_encrypt(struct skcipher_request *req)
 
     while ((nbytes = enc_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_cfb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_cfb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1090,7 +1090,7 @@ static int cfb_aes_decrypt(struct skcipher_request *req)
 
     while ((nbytes = dec_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_cfb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_cfb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1145,7 +1145,7 @@ static int ctr_basic_aes_encrypt(struct skcipher_request *req)
 
     while ((nbytes = enc_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1178,7 +1178,7 @@ static int ctr_basic_aes_decrypt(struct skcipher_request *req)
 
     while ((nbytes = dec_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        walk.iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1233,7 +1233,7 @@ static int ctr_rfc3686_aes_encrypt(struct skcipher_request *req)
     nbytes = walk.nbytes;
 
     /* set up counter block */
-    memcpy(rfc3686_iv, ctx->nonce, CTR_RFC3686_NONCE_SIZE); 
+    memcpy(rfc3686_iv, ctx->nonce, CTR_RFC3686_NONCE_SIZE);
     memcpy(rfc3686_iv + CTR_RFC3686_NONCE_SIZE, walk.iv, CTR_RFC3686_IV_SIZE);
 
     /* initialize counter portion of counter block */
@@ -1242,7 +1242,7 @@ static int ctr_rfc3686_aes_encrypt(struct skcipher_request *req)
 
     while ((nbytes = enc_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             enc_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        rfc3686_iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1276,7 +1276,7 @@ static int ctr_rfc3686_aes_decrypt(struct skcipher_request *req)
     nbytes = walk.nbytes;
 
     /* set up counter block */
-    memcpy(rfc3686_iv, ctx->nonce, CTR_RFC3686_NONCE_SIZE); 
+    memcpy(rfc3686_iv, ctx->nonce, CTR_RFC3686_NONCE_SIZE);
     memcpy(rfc3686_iv + CTR_RFC3686_NONCE_SIZE, walk.iv, CTR_RFC3686_IV_SIZE);
 
     /* initialize counter portion of counter block */
@@ -1285,7 +1285,7 @@ static int ctr_rfc3686_aes_decrypt(struct skcipher_request *req)
 
     while ((nbytes = dec_bytes = walk.nbytes) && (walk.nbytes >= AES_BLOCK_SIZE)) {
             dec_bytes -= (nbytes % AES_BLOCK_SIZE);
-            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+            ifx_deu_aes_ctr(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                        rfc3686_iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
         nbytes &= AES_BLOCK_SIZE - 1;
         err = skcipher_walk_done(&walk, nbytes);
@@ -1437,7 +1437,7 @@ static int aes_cbcmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_fin
     aes_set_key_hw (mctx);
 
     aes->controlr.E_D = !CRYPTO_DIR_ENCRYPT;    //encryption
-    aes->controlr.O = 1; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR 
+    aes->controlr.O = 1; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR
 
     //aes->controlr.F = 128; //default; only for CFB and OFB modes; change only for customer-specific apps
 
@@ -1477,7 +1477,7 @@ static int aes_cbcmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_fin
     *((u32 *) mctx->hash + 3) = DEU_ENDIAN_SWAP(aes->IV0R);
 
     if (hash_final && offset) {
-        aes->controlr.O = 0; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR 
+        aes->controlr.O = 0; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR
         crypto_xor(mctx->block, mctx->hash, offset);
 
         memcpy(p, mctx->hash + offset, (AES_BLOCK_SIZE - offset));
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_arc4.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_arc4.c
index 51f988fe43..d4848569d7 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_arc4.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_arc4.c
@@ -33,7 +33,7 @@
   \brief 	ARC4 encryption DEU driver file
 */
 
-/*! 
+/*!
   \defgroup IFX_ARC4_FUNCTIONS IFX_ARC4_FUNCTIONS
   \ingroup IFX_DEU
   \brief IFX deu driver functions
@@ -59,7 +59,7 @@
 #ifdef CONFIG_VR9
 #include "ifxmips_deu_vr9.h"
 #endif
- 
+
 static spinlock_t lock;
 #define CRTCL_SECT_INIT        spin_lock_init(&lock)
 #define CRTCL_SECT_START       spin_lock_irqsave(&lock, flag)
@@ -78,7 +78,7 @@ extern char debug_level;
 #define DPRINTF(level, format, args...)
 #endif
 
-/* 
+/*
  * \brief arc4 private structure
 */
 struct arc4_ctx {
@@ -91,24 +91,24 @@ extern int disable_multiblock;
 
 /*! \fn static void _deu_arc4 (void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, u32 nbytes, int encdec, int mode)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief main interface to ARC4 hardware   
-    \param ctx_arg crypto algo context  
-    \param out_arg output bytestream  
-    \param in_arg input bytestream   
-    \param iv_arg initialization vector  
-    \param nbytes length of bytestream  
-    \param encdec 1 for encrypt; 0 for decrypt  
-    \param mode operation mode such as ebc, cbc, ctr  
-*/                                 
+    \brief main interface to ARC4 hardware
+    \param ctx_arg crypto algo context
+    \param out_arg output bytestream
+    \param in_arg input bytestream
+    \param iv_arg initialization vector
+    \param nbytes length of bytestream
+    \param encdec 1 for encrypt; 0 for decrypt
+    \param mode operation mode such as ebc, cbc, ctr
+*/
 static void _deu_arc4 (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
             u8 *iv_arg, u32 nbytes, int encdec, int mode)
 {
         volatile struct arc4_t *arc4 = (struct arc4_t *) ARC4_START;
-        
+
         int i = 0;
         unsigned long flag;
-        
-#if 1 // need to handle nbytes not multiple of 16       
+
+#if 1 // need to handle nbytes not multiple of 16
         volatile u32 tmp_array32[4];
         volatile u8 *tmp_ptr8;
         int remaining_bytes, j;
@@ -121,18 +121,18 @@ static void _deu_arc4 (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 #if 1
         while (i < nbytes) {
                 arc4->ID3R = *((u32 *) in_arg + (i>>2) + 0);
-                arc4->ID2R = *((u32 *) in_arg + (i>>2) + 1);    
+                arc4->ID2R = *((u32 *) in_arg + (i>>2) + 1);
                 arc4->ID1R = *((u32 *) in_arg + (i>>2) + 2);
-                arc4->ID0R = *((u32 *) in_arg + (i>>2) + 3);    
-                
-                arc4->controlr.GO = 1; 
-                
+                arc4->ID0R = *((u32 *) in_arg + (i>>2) + 3);
+
+                arc4->controlr.GO = 1;
+
                 while (arc4->controlr.BUS) {
                       // this will not take long
                 }
 
 #if 1
-                // need to handle nbytes not multiple of 16 
+                // need to handle nbytes not multiple of 16
                 tmp_array32[0] = arc4->OD3R;
                 tmp_array32[1] = arc4->OD2R;
                 tmp_array32[2] = arc4->OD1R;
@@ -141,11 +141,11 @@ static void _deu_arc4 (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
                 remaining_bytes = nbytes - i;
                 if (remaining_bytes > 16)
                      remaining_bytes = 16;
-                
+
                 tmp_ptr8 = (u8 *)&tmp_array32[0];
                 for (j = 0; j < remaining_bytes; j++)
                      *out_arg++ = *tmp_ptr8++;
-#else                                
+#else
                 *((u32 *) out_arg + (i>>2) + 0) = arc4->OD3R;
                 *((u32 *) out_arg + (i>>2) + 1) = arc4->OD2R;
                 *((u32 *) out_arg + (i>>2) + 2) = arc4->OD1R;
@@ -163,8 +163,8 @@ static void _deu_arc4 (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 
 /*! \fn arc4_chip_init (void)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief initialize arc4 hardware   
-*/                                 
+    \brief initialize arc4 hardware
+*/
 static void arc4_chip_init (void)
 {
         //do nothing
@@ -172,18 +172,18 @@ static void arc4_chip_init (void)
 
 /*! \fn static int arc4_set_key(struct crypto_tfm *tfm, const u8 *in_key, unsigned int key_len)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief sets ARC4 key    
-    \param tfm linux crypto algo transform  
-    \param in_key input key  
-    \param key_len key lengths less than or equal to 16 bytes supported  
-*/    
+    \brief sets ARC4 key
+    \param tfm linux crypto algo transform
+    \param in_key input key
+    \param key_len key lengths less than or equal to 16 bytes supported
+*/
 static int arc4_set_key(struct crypto_tfm *tfm, const u8 *inkey,
                        unsigned int key_len)
 {
         //struct arc4_ctx *ctx = crypto_tfm_ctx(tfm);
         volatile struct arc4_t *arc4 = (struct arc4_t *) ARC4_START;
         u32 *in_key = (u32 *)inkey;
-                
+
         // must program all bits at one go?!!!
 //#if 1
         *IFX_ARC4_CON = ( (1<<31) | ((key_len - 1)<<27) | (1<<26) | (3<<16) );
@@ -194,7 +194,7 @@ static int arc4_set_key(struct crypto_tfm *tfm, const u8 *inkey,
         arc4->K1R = *((u32 *) in_key + 2);
         arc4->K0R = *((u32 *) in_key + 3);
 
-#if 0 // arc4 is a ugly state machine, KSAE can only be set once per session  
+#if 0 // arc4 is a ugly state machine, KSAE can only be set once per session
         ctx->key_length = key_len;
 
         memcpy ((u8 *) (ctx->buf), in_key, key_len);
@@ -218,15 +218,15 @@ static int arc4_set_key_skcipher(struct crypto_skcipher *tfm, const u8 *inkey,
 
 /*! \fn static void _deu_arc4_ecb(void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief sets ARC4 hardware to ECB mode   
-    \param ctx crypto algo context  
-    \param dst output bytestream  
-    \param src input bytestream  
-    \param iv initialization vector   
-    \param nbytes length of bytestream  
-    \param encdec 1 for encrypt; 0 for decrypt  
-    \param inplace not used  
-*/                               
+    \brief sets ARC4 hardware to ECB mode
+    \param ctx crypto algo context
+    \param dst output bytestream
+    \param src input bytestream
+    \param iv initialization vector
+    \param nbytes length of bytestream
+    \param encdec 1 for encrypt; 0 for decrypt
+    \param inplace not used
+*/
 static void _deu_arc4_ecb(void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -235,11 +235,11 @@ static void _deu_arc4_ecb(void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn static void arc4_crypt(struct crypto_tfm *tfm, u8 *out, const u8 *in)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief encrypt/decrypt ARC4_BLOCK_SIZE of data   
-    \param tfm linux crypto algo transform  
-    \param out output bytestream  
-    \param in input bytestream  
-*/     
+    \brief encrypt/decrypt ARC4_BLOCK_SIZE of data
+    \param tfm linux crypto algo transform
+    \param out output bytestream
+    \param in input bytestream
+*/
 static void arc4_crypt(struct crypto_tfm *tfm, u8 *out, const u8 *in)
 {
         struct arc4_ctx *ctx = crypto_tfm_ctx(tfm);
@@ -288,7 +288,7 @@ static int ecb_arc4_encrypt(struct skcipher_request *req)
         err = skcipher_walk_virt(&walk, req, false);
 
         while ((nbytes = walk.nbytes)) {
-                _deu_arc4_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                _deu_arc4_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                NULL, nbytes, CRYPTO_DIR_ENCRYPT, 0);
                 nbytes &= ARC4_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -313,7 +313,7 @@ static int ecb_arc4_decrypt(struct skcipher_request *req)
         err = skcipher_walk_virt(&walk, req, false);
 
         while ((nbytes = walk.nbytes)) {
-                _deu_arc4_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                _deu_arc4_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                NULL, nbytes, CRYPTO_DIR_DECRYPT, 0);
                 nbytes &= ARC4_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -343,8 +343,8 @@ static struct skcipher_alg ifxdeu_ecb_arc4_alg = {
 
 /*! \fn int ifxdeu_init_arc4(void)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief initialize arc4 driver    
-*/                                 
+    \brief initialize arc4 driver
+*/
 int ifxdeu_init_arc4(void)
 {
     int ret = -ENOSYS;
@@ -376,8 +376,8 @@ ecb_arc4_err:
 
 /*! \fn void ifxdeu_fini_arc4(void)
     \ingroup IFX_ARC4_FUNCTIONS
-    \brief unregister arc4 driver   
-*/                                 
+    \brief unregister arc4 driver
+*/
 void ifxdeu_fini_arc4(void)
 {
         crypto_unregister_alg (&ifxdeu_arc4_alg);
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_async_aes.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_async_aes.c
index 8184fed71f..e05faa4f3a 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_async_aes.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_async_aes.c
@@ -136,7 +136,7 @@ struct aes_container {
     u32 nbytes;
 
     struct ablkcipher_request arequest;
- 
+
 };
 
 aes_priv_t *aes_queue;
@@ -149,7 +149,7 @@ void hexdump(unsigned char *buf, unsigned int len)
                         buf, len, false);
 }
 
-/*! \fn void lq_deu_aes_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, 
+/*! \fn void lq_deu_aes_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg,
                              size_t nbytes, int encdec, int mode)
  *  \ingroup IFX_AES_FUNCTIONS
  *  \brief main interface to AES hardware
@@ -226,7 +226,7 @@ static int lq_deu_aes_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
     AES_DMA_MISC_CONFIG();
 
     aes->controlr.E_D = !encdec;    //encryption
-    aes->controlr.O = mode; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR 
+    aes->controlr.O = mode; //0 ECB 1 CBC 2 OFB 3 CFB 4 CTR
 
     //aes->controlr.F = 128; //default; only for CFB and OFB modes; change only for customer-specific apps
     if (mode > 0) {
@@ -240,8 +240,8 @@ static int lq_deu_aes_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
     /* Prepare Rx buf length used in dma psuedo interrupt */
     deu_priv->deu_rx_buf = (u32 *)out_arg;
     deu_priv->deu_rx_len = nbytes;
-   
-    /* memory alignment issue */ 
+
+    /* memory alignment issue */
     dword_mem_aligned_in = (u32 *) DEU_DWORD_REORDERING(in_arg, aes_buff_in, BUFFER_IN, nbytes);
 
     dma->controlr.ALGO = 1;   //AES
@@ -274,16 +274,16 @@ static int lq_deu_aes_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
         *((u32 *) iv_arg + 2) = DEU_ENDIAN_SWAP(*((u32 *) iv_arg + 2));
         *((u32 *) iv_arg + 3) = DEU_ENDIAN_SWAP(*((u32 *) iv_arg + 3));
     }
-   
-    return -EINPROGRESS;	
+
+    return -EINPROGRESS;
 }
 
 /* \fn static int count_sgs(struct scatterlist *sl, unsigned int total_bytes)
  * \ingroup IFX_AES_FUNCTIONS
- * \brief Counts and return the number of scatterlists 
+ * \brief Counts and return the number of scatterlists
  * \param *sl Function pointer to the scatterlist
  * \param total_bytes The total number of bytes that needs to be encrypted/decrypted
- * \return The number of scatterlists 
+ * \return The number of scatterlists
 */
 
 static int count_sgs(struct scatterlist *sl, unsigned int total_bytes)
@@ -302,7 +302,7 @@ static int count_sgs(struct scatterlist *sl, unsigned int total_bytes)
 /* \fn void lq_sg_init(struct scatterlist *src,
  *                     struct scatterlist *dst)
  * \ingroup IFX_AES_FUNCTIONS
- * \brief Maps the scatterlists into a source/destination page. 
+ * \brief Maps the scatterlists into a source/destination page.
  * \param *src Pointer to the source scatterlist
  * \param *dst Pointer to the destination scatterlist
 */
@@ -322,12 +322,12 @@ static void lq_sg_init(struct aes_container *aes_con,struct scatterlist *src,
 }
 
 
-/* \fn static void lq_sg_complete(struct aes_container *aes_con) 
+/* \fn static void lq_sg_complete(struct aes_container *aes_con)
  * \ingroup IFX_AES_FUNCTIONS
  * \brief Free the used up memory after encryt/decrypt.
 */
 
-static void lq_sg_complete(struct aes_container *aes_con) 
+static void lq_sg_complete(struct aes_container *aes_con)
 {
     unsigned long queue_flag;
 
@@ -355,9 +355,9 @@ static inline struct aes_container *aes_container_cast (
  * \ingroup IFX_AES_FUNCTIONS
  * \brief Process next packet to be encrypt/decrypt
  * \param *aes_con  AES container structure
- * \param *areq Pointer to memory location where ablkcipher_request is located 
+ * \param *areq Pointer to memory location where ablkcipher_request is located
  * \param state The state of the current packet (part of scatterlist or new packet)
- * \return -EINVAL: error, -EINPROGRESS: Crypto still running, 1: no more scatterlist 
+ * \return -EINVAL: error, -EINPROGRESS: Crypto still running, 1: no more scatterlist
 */
 
 static int process_next_packet(struct aes_container *aes_con, struct ablkcipher_request *areq,
@@ -377,17 +377,17 @@ static int process_next_packet(struct aes_container *aes_con, struct ablkcipher_
     dir = aes_con->encdec;
     mode = aes_con->mode;
     iv = aes_con->iv;
- 
+
     if (state & PROCESS_SCATTER) {
         src = scatterwalk_sg_next(areq->src);
         dst = scatterwalk_sg_next(areq->dst);
- 
+
         if (!src || !dst) {
             spin_unlock_irqrestore(&aes_queue->lock, queue_flag);
             return 1;
         }
     }
-    else if (state & PROCESS_NEW_PACKET) { 
+    else if (state & PROCESS_NEW_PACKET) {
         src = areq->src;
         dst = areq->dst;
     }
@@ -404,7 +404,7 @@ static int process_next_packet(struct aes_container *aes_con, struct ablkcipher_
 
     remain -= inc;
     aes_con->nbytes = inc;
- 
+
     if (state & PROCESS_SCATTER) {
         aes_con->src_buf += aes_con->nbytes;
         aes_con->dst_buf += aes_con->nbytes;
@@ -444,7 +444,7 @@ static int process_next_packet(struct aes_container *aes_con, struct ablkcipher_
  * \ingroup IFX_AES_FUNCTIONS
  * \brief tasklet to signal the dequeuing of the next packet to be processed
  * \param unsigned long data Not used
- * \return void 
+ * \return void
 */
 
 static void process_queue(unsigned long data)
@@ -467,17 +467,17 @@ static int aes_crypto_thread (void *data)
     struct ablkcipher_request *areq = NULL;
     int err;
     unsigned long queue_flag;
-    
+
     daemonize("lq_aes_thread");
     printk("AES Queue Manager Starting\n");
 
     while (1)
     {
-        DEU_WAIT_EVENT(deu_dma_priv.deu_thread_wait, AES_ASYNC_EVENT, 
+        DEU_WAIT_EVENT(deu_dma_priv.deu_thread_wait, AES_ASYNC_EVENT,
                        deu_dma_priv.aes_event_flags);
 
         spin_lock_irqsave(&aes_queue->lock, queue_flag);
-   
+
         /* wait to prevent starting a crypto session before
         * exiting the dma interrupt thread.
         */
@@ -513,15 +513,15 @@ static int aes_crypto_thread (void *data)
         if (aes_con->bytes_processed == 0) {
             goto aes_done;
         }
-       
+
         /* Process new packet or the next packet in a scatterlist */
         if (aes_con->flag & PROCESS_NEW_PACKET) {
            aes_con->flag = PROCESS_SCATTER;
            err = process_next_packet(aes_con, areq, PROCESS_NEW_PACKET);
         }
-        else 
+        else
             err = process_next_packet(aes_con, areq, PROCESS_SCATTER);
- 
+
         if (err == -EINVAL) {
             areq->base.complete(&areq->base, err);
             lq_sg_complete(aes_con);
@@ -529,31 +529,31 @@ static int aes_crypto_thread (void *data)
         }
         else if (err > 0) {
             printk("src/dst returned zero in func: %s\n", __func__);
-            goto aes_done; 
+            goto aes_done;
         }
-        
+
 	continue;
 
 aes_done:
         //printk("debug line - %d, func: %s, qlen: %d\n", __LINE__, __func__, aes_queue->list.qlen);
-        areq->base.complete(&areq->base, 0);    
+        areq->base.complete(&areq->base, 0);
         lq_sg_complete(aes_con);
 
         spin_lock_irqsave(&aes_queue->lock, queue_flag);
         if (aes_queue->list.qlen > 0) {
             spin_unlock_irqrestore(&aes_queue->lock, queue_flag);
-            tasklet_schedule(&aes_queue->aes_task); 
+            tasklet_schedule(&aes_queue->aes_task);
         }
         else {
             aes_queue->hw_status = AES_IDLE;
             spin_unlock_irqrestore(&aes_queue->lock, queue_flag);
         }
     } //while(1)
-    
+
     return 0;
-} 
+}
 
-/* \fn static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq, 
+/* \fn static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq,
                             u8 *iv, int dir, int mode)
  * \ingroup IFX_AES_FUNCTIONS
  * \brief starts the process of queuing DEU requests
@@ -565,18 +565,18 @@ aes_done:
  * \return 0 if success
 */
 
-static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq, 
+static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq,
                             u8 *iv, int dir, int mode)
 {
-    int err = -EINVAL; 
+    int err = -EINVAL;
     unsigned long queue_flag;
     struct scatterlist *src = areq->src;
     struct scatterlist *dst = areq->dst;
     struct aes_container *aes_con = NULL;
     u32 remain, inc, nbytes = areq->nbytes;
     u32 chunk_bytes = src->length;
-    
- 
+
+
     aes_con = (struct aes_container *)kmalloc(sizeof(struct aes_container),
     	                                       GFP_KERNEL);
 
@@ -600,15 +600,15 @@ static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq
     //printk("debug - Line: %d, func: %s, reqsize: %d, scattersize: %d\n",
     //        __LINE__, __func__, nbytes, chunk_bytes);
 
-    if (remain > DEU_MAX_PACKET_SIZE) 
+    if (remain > DEU_MAX_PACKET_SIZE)
        inc = DEU_MAX_PACKET_SIZE;
     else if (remain > chunk_bytes)
-       inc = chunk_bytes; 
+       inc = chunk_bytes;
     else
        inc = remain;
-         
+
     remain -= inc;
-    lq_sg_init(aes_con, src, dst);  
+    lq_sg_init(aes_con, src, dst);
 
     if (remain <= 0)
         aes_con->complete = 1;
@@ -619,7 +619,7 @@ static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq
     aes_con->iv = iv;
     aes_con->mode = mode;
     aes_con->encdec = dir;
- 
+
     spin_lock_irqsave(&aes_queue->lock, queue_flag);
 
     if (aes_queue->hw_status == AES_STARTED || aes_queue->hw_status == AES_BUSY ||
@@ -638,12 +638,12 @@ static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq
         spin_unlock_irqrestore(&aes_queue->lock, queue_flag);
         return -EINPROGRESS;
     }
-    else if (aes_queue->hw_status == AES_IDLE) 
+    else if (aes_queue->hw_status == AES_IDLE)
         aes_queue->hw_status = AES_STARTED;
 
     aes_con->flag = PROCESS_SCATTER;
     aes_con->bytes_processed -= aes_con->nbytes;
-    /* or enqueue the whole structure so as to get back the info 
+    /* or enqueue the whole structure so as to get back the info
      * at the moment that it's queued. nbytes might be different */
     err = ablkcipher_enqueue_request(&aes_queue->list, &aes_con->arequest);
 
@@ -671,7 +671,7 @@ static int lq_aes_queue_mgr(struct aes_ctx *ctx, struct ablkcipher_request *areq
 static int aes_setkey(struct crypto_ablkcipher *tfm, const u8 *in_key,
                       unsigned int keylen)
 {
-    struct aes_ctx *ctx = crypto_ablkcipher_ctx(tfm); 
+    struct aes_ctx *ctx = crypto_ablkcipher_ctx(tfm);
     unsigned long *flags = (unsigned long *) &tfm->base.crt_flags;
 
     DPRINTF(2, "set_key in %s\n", __FILE__);
@@ -790,7 +790,7 @@ static int ecb_aes_encrypt (struct ablkcipher_request *areq)
  * \brief Decrypt function for AES algo
  * \param *areq Pointer to ablkcipher request in memory
  * \return 0 is success, -EINPROGRESS if encryting, EINVAL if failure
-*/ 
+*/
 static int ecb_aes_decrypt(struct ablkcipher_request *areq)
 
 {
@@ -864,7 +864,7 @@ static int cfb_aes_decrypt(struct ablkcipher_request *areq)
 
     return lq_aes_queue_mgr(ctx, areq, areq->info, CRYPTO_DIR_DECRYPT, 3);
 }
-#endif	
+#endif
 
 /* \fn static int ctr_aes_encrypt(struct ablkcipher_request *areq)
  * \ingroup IFX_AES_FUNCTIONS
@@ -877,7 +877,7 @@ static int ctr_aes_encrypt (struct ablkcipher_request *areq)
 {
     struct crypto_ablkcipher *cipher = crypto_ablkcipher_reqtfm(areq);
     struct aes_ctx *ctx = crypto_ablkcipher_ctx(cipher);
-   
+
     return lq_aes_queue_mgr(ctx, areq, areq->info, CRYPTO_DIR_ENCRYPT, 4);
 
 }
@@ -998,7 +998,7 @@ static struct lq_aes_alg aes_drivers_alg[] = {
                                 .min_keysize = AES_MIN_KEY_SIZE,
                                 .max_keysize = AES_MAX_KEY_SIZE,
                                 .ivsize = AES_BLOCK_SIZE,
-             }      
+             }
           }
      },{
          .alg = {
@@ -1073,7 +1073,7 @@ static struct lq_aes_alg aes_drivers_alg[] = {
 
 int __init lqdeu_async_aes_init (void)
 {
-    int i, j, ret = -EINVAL; 
+    int i, j, ret = -EINVAL;
 
 #define IFX_DEU_DRV_VERSION  "2.0.0"
     printk(KERN_INFO "Lantiq Technologies DEU Driver version %s\n", IFX_DEU_DRV_VERSION);
@@ -1090,16 +1090,16 @@ int __init lqdeu_async_aes_init (void)
     CRTCL_SECT_INIT;
 
 
-    printk (KERN_NOTICE "Lantiq DEU AES initialized %s %s.\n", 
+    printk (KERN_NOTICE "Lantiq DEU AES initialized %s %s.\n",
            disable_multiblock ? "" : " (multiblock)", disable_deudma ? "" : " (DMA)");
-    
+
     return ret;
 
 aes_err:
-    
-    for (j = 0; j < i; j++) 
+
+    for (j = 0; j < i; j++)
         crypto_unregister_alg(&aes_drivers_alg[j].alg);
-    
+
     printk(KERN_ERR "Lantiq %s driver initialization failed!\n", (char *)&aes_drivers_alg[i].alg.cra_driver_name);
     return ret;
 
@@ -1119,15 +1119,15 @@ ctr_rfc3686_aes_err:
 void __exit lqdeu_fini_async_aes (void)
 {
     int i;
-  
+
     for (i = 0; i < ARRAY_SIZE(aes_drivers_alg); i++)
         crypto_unregister_alg(&aes_drivers_alg[i].alg);
 
     aes_queue->hw_status = AES_COMPLETED;
 
     DEU_WAKEUP_EVENT(deu_dma_priv.deu_thread_wait, AES_ASYNC_EVENT,
-                                 deu_dma_priv.aes_event_flags);   
+                                 deu_dma_priv.aes_event_flags);
 
-    kfree(aes_queue); 
+    kfree(aes_queue);
 
 }
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_async_des.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_async_des.c
index bd560bf659..4a1988dd3f 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_async_des.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_async_des.c
@@ -258,7 +258,7 @@ static int lq_deu_des_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 
     /* memory alignment issue */
     dword_mem_aligned_in = (u32 *) DEU_DWORD_REORDERING(in_arg, des_buff_in, BUFFER_IN, nbytes);
-    
+
     deu_priv->deu_rx_buf = (u32 *) out_arg;
     deu_priv->deu_rx_len = nbytes;
 
@@ -283,13 +283,13 @@ static int lq_deu_des_core (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
     outcopy = (u32 *) DEU_DWORD_REORDERING(out_arg, des_buff_out, BUFFER_OUT, nbytes);
     deu_priv->outcopy = outcopy;
     deu_priv->event_src = DES_ASYNC_EVENT;
-     
+
     if (mode > 0) {
         *(u32 *) iv_arg = DEU_ENDIAN_SWAP(des->IVHR);
         *((u32 *) iv_arg + 1) = DEU_ENDIAN_SWAP(des->IVLR);
     };
 
-    CRTCL_SECT_END; 
+    CRTCL_SECT_END;
 
     return -EINPROGRESS;
 
@@ -330,9 +330,9 @@ static inline struct des_container *des_container_cast(
 static void lq_sg_complete(struct des_container *des_con)
 {
     unsigned long queue_flag;
-  
+
     spin_lock_irqsave(&des_queue->lock, queue_flag);
-    kfree(des_con); 
+    kfree(des_con);
     spin_unlock_irqrestore(&des_queue->lock, queue_flag);
 }
 
@@ -367,7 +367,7 @@ static void lq_sg_init(struct des_container *des_con, struct scatterlist *src,
 */
 
 static int process_next_packet(struct des_container *des_con,  struct ablkcipher_request *areq,
-                               int state) 
+                               int state)
 {
     u8 *iv;
     int mode, encdec, err = -EINVAL;
@@ -401,7 +401,7 @@ static int process_next_packet(struct des_container *des_con,  struct ablkcipher
     remain = des_con->bytes_processed;
     chunk_size = src->length;
 
-    //printk("debug ln: %d, func: %s, reqsize: %d, scattersize: %d\n", 
+    //printk("debug ln: %d, func: %s, reqsize: %d, scattersize: %d\n",
 //		__LINE__, __func__, areq->nbytes, chunk_size);
 
     if (remain > DEU_MAX_PACKET_SIZE)
@@ -410,14 +410,14 @@ static int process_next_packet(struct des_container *des_con,  struct ablkcipher
         inc = chunk_size;
     else
         inc = remain;
- 
+
     remain -= inc;
     des_con->nbytes = inc;
-    
+
     if (state & PROCESS_SCATTER) {
         des_con->src_buf += des_con->nbytes;
         des_con->dst_buf += des_con->nbytes;
-    } 
+    }
 
     lq_sg_init(des_con, src, dst);
 
@@ -429,7 +429,7 @@ static int process_next_packet(struct des_container *des_con,  struct ablkcipher
     if (des_queue->hw_status == DES_IDLE) {
         des_queue->hw_status = DES_STARTED;
     }
-    
+
     des_con->bytes_processed -= des_con->nbytes;
     err = ablkcipher_enqueue_request(&des_queue->list, &des_con->arequest);
     if (err == -EBUSY) {
@@ -441,7 +441,7 @@ static int process_next_packet(struct des_container *des_con,  struct ablkcipher
 
     spin_unlock_irqrestore(&des_queue->lock, queue_flag);
     err = lq_deu_des_core(ctx, des_con->dst_buf, des_con->src_buf, iv, nbytes, encdec, mode);
- 
+
     return err;
 }
 
@@ -449,7 +449,7 @@ static int process_next_packet(struct des_container *des_con,  struct ablkcipher
  * \ingroup IFX_DES_FUNCTIONS
  * \brief Process next packet in queue
  * \param data not used
- * \return 
+ * \return
 */
 
 static void process_queue(unsigned long data)
@@ -474,17 +474,17 @@ static int des_crypto_thread(void *data)
     unsigned long queue_flag;
 
     daemonize("lq_des_thread");
-   
+
     while (1)
-    {  
-       DEU_WAIT_EVENT(deu_dma_priv.deu_thread_wait, DES_ASYNC_EVENT, 
+    {
+       DEU_WAIT_EVENT(deu_dma_priv.deu_thread_wait, DES_ASYNC_EVENT,
                        deu_dma_priv.des_event_flags);
        spin_lock_irqsave(&des_queue->lock, queue_flag);
 
-       /* wait to prevent starting a crypto session before 
+       /* wait to prevent starting a crypto session before
         * exiting the dma interrupt thread.
         */
-       
+
        if (des_queue->hw_status == DES_STARTED) {
             areq = ablkcipher_dequeue_request(&des_queue->list);
             des_con = des_container_cast(areq);
@@ -507,7 +507,7 @@ static int des_crypto_thread(void *data)
             return 0;
        }
        spin_unlock_irqrestore(&des_queue->lock, queue_flag);
-            
+
        if ((des_con->bytes_processed == 0)) {
             goto des_done;
        }
@@ -516,25 +516,25 @@ static int des_crypto_thread(void *data)
            goto des_done;
        }
 
-       if (des_con->flag & PROCESS_NEW_PACKET) { 
+       if (des_con->flag & PROCESS_NEW_PACKET) {
            des_con->flag = PROCESS_SCATTER;
-           err = process_next_packet(des_con, areq, PROCESS_NEW_PACKET);  
+           err = process_next_packet(des_con, areq, PROCESS_NEW_PACKET);
        }
        else
-           err = process_next_packet(des_con, areq, PROCESS_SCATTER);  
-       
+           err = process_next_packet(des_con, areq, PROCESS_SCATTER);
+
        if (err == -EINVAL) {
            areq->base.complete(&areq->base, err);
            lq_sg_complete(des_con);
            printk("src/dst returned -EINVAL in func: %s\n", __func__);
        }
-       else if (err > 0) { 
+       else if (err > 0) {
            printk("src/dst returned zero in func: %s\n", __func__);
            goto des_done;
        }
 
        continue;
-   
+
 des_done:
        //printk("debug line - %d, func: %s, qlen: %d\n", __LINE__, __func__, des_queue->list.qlen);
        areq->base.complete(&areq->base, 0);
@@ -544,13 +544,13 @@ des_done:
        if (des_queue->list.qlen > 0) {
            spin_unlock_irqrestore(&des_queue->lock, queue_flag);
            tasklet_schedule(&des_queue->des_task);
-       } 
+       }
        else {
            des_queue->hw_status = DES_IDLE;
            spin_unlock_irqrestore(&des_queue->lock, queue_flag);
        }
     } // while(1)
-    
+
     return 0;
 
 }
@@ -567,7 +567,7 @@ des_done:
  * \return 0 if success
 */
 
-static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq, 
+static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
                         u8 *iv, int encdec, int mode)
 {
     int err = -EINVAL;
@@ -577,8 +577,8 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
     struct des_container *des_con = NULL;
     u32 remain, inc, nbytes = areq->nbytes;
     u32 chunk_bytes = src->length;
-   
-    des_con = (struct des_container *)kmalloc(sizeof(struct des_container), 
+
+    des_con = (struct des_container *)kmalloc(sizeof(struct des_container),
                                        GFP_KERNEL);
 
     if (!(des_con)) {
@@ -586,7 +586,7 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
                 __func__, __LINE__);
         return -ENOMEM;
     }
-  
+
     /* DES encrypt/decrypt mode  */
     if (mode == 5) {
         nbytes = DES_BLOCK_SIZE;
@@ -598,26 +598,26 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
     des_con->arequest = (*areq);
     remain = nbytes;
 
-    //printk("debug - Line: %d, func: %s, reqsize: %d, scattersize: %d\n", 
+    //printk("debug - Line: %d, func: %s, reqsize: %d, scattersize: %d\n",
 	//	__LINE__, __func__, nbytes, chunk_bytes);
 
-    if (remain > DEU_MAX_PACKET_SIZE)  
+    if (remain > DEU_MAX_PACKET_SIZE)
         inc = DEU_MAX_PACKET_SIZE;
     else if(remain > chunk_bytes)
         inc = chunk_bytes;
-    else 
+    else
         inc = remain;
-    
+
     remain -= inc;
     lq_sg_init(des_con, src, dst);
-     
-    if (remain <= 0 ) { 
+
+    if (remain <= 0 ) {
         des_con->complete = 1;
     }
-    else 
+    else
         des_con->complete = 0;
-        
-    des_con->nbytes = inc; 
+
+    des_con->nbytes = inc;
     des_con->iv = iv;
     des_con->mode = mode;
     des_con->encdec = encdec;
@@ -630,20 +630,20 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
         des_con->flag = PROCESS_NEW_PACKET;
         err = ablkcipher_enqueue_request(&des_queue->list, &des_con->arequest);
         if (err == -EBUSY) {
-            spin_unlock_irqrestore(&des_queue->lock, queue_flag); 
+            spin_unlock_irqrestore(&des_queue->lock, queue_flag);
             printk("Fail to enqueue ablkcipher request ln: %d, err: %d\n",
                    __LINE__, err);
             return err;
         }
 
-        spin_unlock_irqrestore(&des_queue->lock, queue_flag); 
+        spin_unlock_irqrestore(&des_queue->lock, queue_flag);
         return -EINPROGRESS;
-              
+
     }
     else if (des_queue->hw_status == DES_IDLE) {
-        des_queue->hw_status = DES_STARTED;            
+        des_queue->hw_status = DES_STARTED;
     }
-   
+
     des_con->flag = PROCESS_SCATTER;
     des_con->bytes_processed -= des_con->nbytes;
 
@@ -655,8 +655,8 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
         spin_unlock_irqrestore(&des_queue->lock, queue_flag);
         return err;
      }
-                  
-     spin_unlock_irqrestore(&des_queue->lock, queue_flag); 
+
+     spin_unlock_irqrestore(&des_queue->lock, queue_flag);
      return lq_deu_des_core(ctx, des_con->dst_buf, des_con->src_buf, iv, inc, encdec, mode);
 
 }
@@ -667,7 +667,7 @@ static int lq_queue_mgr(struct des_ctx *ctx, struct ablkcipher_request *areq,
  * \param *areq Pointer to ablkcipher request in memory
  * \return 0 is success, -EINPROGRESS if encryting, EINVAL if failure
 */
-	
+
 static int lq_des_encrypt(struct ablkcipher_request *areq)
 {
     struct crypto_ablkcipher *cipher = crypto_ablkcipher_reqtfm(areq);
@@ -761,7 +761,7 @@ static struct lq_des_alg des_drivers_alg [] = {
         .alg = {
             .cra_name        = "des",
             .cra_driver_name = "lqdeu-des",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -782,7 +782,7 @@ static struct lq_des_alg des_drivers_alg [] = {
         .alg = {
             .cra_name        = "ecb(des)",
             .cra_driver_name = "lqdeu-ecb(des)",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -802,7 +802,7 @@ static struct lq_des_alg des_drivers_alg [] = {
         .alg = {
             .cra_name        = "cbc(des)",
             .cra_driver_name = "lqdeu-cbc(des)",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -822,7 +822,7 @@ static struct lq_des_alg des_drivers_alg [] = {
         .alg = {
             .cra_name        = "des3_ede",
             .cra_driver_name = "lqdeu-des3_ede",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -842,7 +842,7 @@ static struct lq_des_alg des_drivers_alg [] = {
         .alg = {
             .cra_name        = "ecb(des3_ede)",
             .cra_driver_name = "lqdeu-ecb(des3_ede)",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -857,12 +857,12 @@ static struct lq_des_alg des_drivers_alg [] = {
                                 .max_keysize = DES3_EDE_KEY_SIZE,
                                 .ivsize = DES3_EDE_BLOCK_SIZE,
             }
-         } 
+         }
     },{
         .alg = {
             .cra_name        = "cbc(des3_ede)",
             .cra_driver_name = "lqdeu-cbc(des3_ede)",
-            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC, 
+            .cra_flags       = CRYPTO_ALG_TYPE_ABLKCIPHER | CRYPTO_ALG_KERN_DRIVER_ONLY | CRYPTO_ALG_ASYNC,
             .cra_blocksize   = DES_BLOCK_SIZE,
             .cra_ctxsize     = sizeof(struct des_ctx),
             .cra_type        = &crypto_ablkcipher_type,
@@ -878,7 +878,7 @@ static struct lq_des_alg des_drivers_alg [] = {
                                 .ivsize = DES3_EDE_BLOCK_SIZE,
             }
          }
-    } 
+    }
 };
 
 /*! \fn int __init lqdeu_async_des_init (void)
@@ -895,7 +895,7 @@ int __init lqdeu_async_des_init (void)
          if (ret)
              goto des_err;
      }
-            
+
      des_chip_init();
      CRTCL_SECT_INIT;
 
@@ -904,7 +904,7 @@ int __init lqdeu_async_des_init (void)
     return ret;
 
 des_err:
-     for (j = 0; j < i; j++) 
+     for (j = 0; j < i; j++)
         crypto_unregister_alg(&des_drivers_alg[i].alg);
 
      printk(KERN_ERR "Lantiq %s driver initialization failed!\n", (char *)&des_drivers_alg[i].alg.cra_driver_name);
@@ -914,7 +914,7 @@ cbc_des3_ede_err:
      for (i = 0; i < ARRAY_SIZE(des_drivers_alg); i++) {
          if (!strcmp((char *)&des_drivers_alg[i].alg.cra_name, "cbc(des3_ede)"))
              crypto_unregister_alg(&des_drivers_alg[i].alg);
-     }     
+     }
 
      printk(KERN_ERR "Lantiq %s driver initialization failed!\n", (char *)&des_drivers_alg[i].alg.cra_driver_name);
      return ret;
@@ -927,14 +927,14 @@ cbc_des3_ede_err:
 void __exit lqdeu_fini_async_des (void)
 {
     int i;
-    
+
     for (i = 0; i < ARRAY_SIZE(des_drivers_alg); i++)
         crypto_unregister_alg(&des_drivers_alg[i].alg);
 
     des_queue->hw_status = DES_COMPLETED;
     DEU_WAKEUP_EVENT(deu_dma_priv.deu_thread_wait, DES_ASYNC_EVENT,
-                                 deu_dma_priv.des_event_flags); 
-   
+                                 deu_dma_priv.des_event_flags);
+
     kfree(des_queue);
 }
 
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_des.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_des.c
index fc376c4d89..3e4db76399 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_des.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_des.c
@@ -54,7 +54,7 @@
 #include <crypto/internal/skcipher.h>
 #include "ifxmips_deu.h"
 
-#if defined(CONFIG_DANUBE) 
+#if defined(CONFIG_DANUBE)
 #include "ifxmips_deu_danube.h"
 extern int ifx_danube_pre_1_4;
 #elif defined(CONFIG_AR9)
@@ -68,9 +68,9 @@ extern int ifx_danube_pre_1_4;
 /* DMA specific header and variables */
 
 #if 0
-     #define CRTCL_SECT_INIT        
-     #define CRTCL_SECT_START        
-     #define CRTCL_SECT_END         
+     #define CRTCL_SECT_INIT
+     #define CRTCL_SECT_START
+     #define CRTCL_SECT_END
 #else
 spinlock_t des_lock;
 #define CRTCL_SECT_INIT        spin_lock_init(&des_lock)
@@ -121,11 +121,11 @@ extern int disable_deudma;
 
 /*! \fn	int des_setkey(struct crypto_tfm *tfm, const u8 *key, unsigned int keylen)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets DES key   
- *  \param tfm linux crypto algo transform  
- *  \param key input key  
- *  \param keylen key length  
-*/                                 
+ *  \brief sets DES key
+ *  \param tfm linux crypto algo transform
+ *  \param key input key
+ *  \param keylen key length
+*/
 static int des_setkey(struct crypto_tfm *tfm, const u8 *key,
                       unsigned int keylen)
 {
@@ -168,15 +168,15 @@ static int des_setkey_skcipher (struct crypto_skcipher *tfm, const u8 *in_key, u
 
 /*! \fn void ifx_deu_des(void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, u32 nbytes, int encdec, int mode)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief main interface to DES hardware   
- *  \param ctx_arg crypto algo context  
- *  \param out_arg output bytestream  
- *  \param in_arg input bytestream   
- *  \param iv_arg initialization vector  
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param mode operation mode such as ebc, cbc 
-*/                                 
+ *  \brief main interface to DES hardware
+ *  \param ctx_arg crypto algo context
+ *  \param out_arg output bytestream
+ *  \param in_arg input bytestream
+ *  \param iv_arg initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param mode operation mode such as ebc, cbc
+*/
 
 void ifx_deu_des (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
              u8 *iv_arg, u32 nbytes, int encdec, int mode)
@@ -188,7 +188,7 @@ void ifx_deu_des (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 
         int i = 0;
         int nblocks = 0;
-        
+
         CRTCL_SECT_START;
 
         des->controlr.M = dctx->controlr_M;
@@ -242,10 +242,10 @@ void ifx_deu_des (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 #ifdef CRYPTO_DEBUG
                 printk ("ihr: %x\n", (*((u32 *) in_arg + i)));
                 printk ("ilr: %x\n", (*((u32 *) in_arg + 1 + i)));
-#endif           
+#endif
                 des->IHR = INPUT_ENDIAN_SWAP(*((u32 *) in_arg + i));
                 des->ILR = INPUT_ENDIAN_SWAP(*((u32 *) in_arg + 1 + i)); /* start crypto */
-                
+
                 while (des->controlr.BUS) {
                         // this will not take long
                 }
@@ -256,7 +256,7 @@ void ifx_deu_des (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
         }
 
 
-    
+
     if (mode > 0) {
         *(u32 *) iv_arg = DEU_ENDIAN_SWAP(des->IVHR);
         *((u32 *) iv_arg + 1) = DEU_ENDIAN_SWAP(des->IVLR);
@@ -275,26 +275,26 @@ void ifx_deu_des (void *ctx_arg, u8 *out_arg, const u8 *in_arg,
 
 /*! \fn void ifx_deu_des(void *ctx_arg, u8 *out_arg, const u8 *in_arg, u8 *iv_arg, u32 nbytes, int encdec, int mode)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief main interface to DES hardware   
- *  \param ctx_arg crypto algo context  
- *  \param out_arg output bytestream  
- *  \param in_arg input bytestream   
- *  \param iv_arg initialization vector  
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param mode operation mode such as ebc, cbc 
-*/   
+ *  \brief main interface to DES hardware
+ *  \param ctx_arg crypto algo context
+ *  \param out_arg output bytestream
+ *  \param in_arg input bytestream
+ *  \param iv_arg initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param mode operation mode such as ebc, cbc
+*/
 
 /*! \fn  void ifx_deu_des_ecb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets DES hardware to ECB mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
+ *  \brief sets DES hardware to ECB mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
 */
 static void ifx_deu_des_ecb (void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
@@ -304,15 +304,15 @@ static void ifx_deu_des_ecb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn  void ifx_deu_des_cbc (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets DES hardware to CBC mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets DES hardware to CBC mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 static void ifx_deu_des_cbc (void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
 {
@@ -321,15 +321,15 @@ static void ifx_deu_des_cbc (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn  void ifx_deu_des_ofb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets DES hardware to OFB mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets DES hardware to OFB mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 /*
 static void ifx_deu_des_ofb (void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
@@ -340,15 +340,15 @@ static void ifx_deu_des_ofb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_des_cfb (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
     \ingroup IFX_DES_FUNCTIONS
-    \brief sets DES hardware to CFB mode   
-    \param ctx crypto algo context  
-    \param dst output bytestream  
-    \param src input bytestream  
-    \param iv initialization vector   
-    \param nbytes length of bytestream  
-    \param encdec 1 for encrypt; 0 for decrypt  
-    \param inplace not used  
-*/                                 
+    \brief sets DES hardware to CFB mode
+    \param ctx crypto algo context
+    \param dst output bytestream
+    \param src input bytestream
+    \param iv initialization vector
+    \param nbytes length of bytestream
+    \param encdec 1 for encrypt; 0 for decrypt
+    \param inplace not used
+*/
 /*
 static void ifx_deu_des_cfb (void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
@@ -359,15 +359,15 @@ static void ifx_deu_des_cfb (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_des_ctr (void *ctx, uint8_t *dst, const uint8_t *src, uint8_t *iv, size_t nbytes, int encdec, int inplace)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets DES hardware to CTR mode   
- *  \param ctx crypto algo context  
- *  \param dst output bytestream  
- *  \param src input bytestream  
- *  \param iv initialization vector   
- *  \param nbytes length of bytestream  
- *  \param encdec 1 for encrypt; 0 for decrypt  
- *  \param inplace not used  
-*/                                 
+ *  \brief sets DES hardware to CTR mode
+ *  \param ctx crypto algo context
+ *  \param dst output bytestream
+ *  \param src input bytestream
+ *  \param iv initialization vector
+ *  \param nbytes length of bytestream
+ *  \param encdec 1 for encrypt; 0 for decrypt
+ *  \param inplace not used
+*/
 /*
 void ifx_deu_des_ctr (void *ctx, uint8_t *dst, const uint8_t *src,
                 uint8_t *iv, size_t nbytes, int encdec, int inplace)
@@ -378,11 +378,11 @@ void ifx_deu_des_ctr (void *ctx, uint8_t *dst, const uint8_t *src,
 
 /*! \fn void ifx_deu_des_encrypt (struct crypto_tfm *tfm, uint8_t *out, const uint8_t *in)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief encrypt DES_BLOCK_SIZE of data   
- *  \param tfm linux crypto algo transform  
- *  \param out output bytestream  
- *  \param in input bytestream  
-*/                                               
+ *  \brief encrypt DES_BLOCK_SIZE of data
+ *  \param tfm linux crypto algo transform
+ *  \param out output bytestream
+ *  \param in input bytestream
+*/
 static void ifx_deu_des_encrypt (struct crypto_tfm *tfm, uint8_t * out, const uint8_t * in)
 {
      struct ifx_deu_des_ctx *ctx = crypto_tfm_ctx(tfm);
@@ -393,11 +393,11 @@ static void ifx_deu_des_encrypt (struct crypto_tfm *tfm, uint8_t * out, const ui
 
 /*! \fn void ifx_deu_des_decrypt (struct crypto_tfm *tfm, uint8_t *out, const uint8_t *in)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief encrypt DES_BLOCK_SIZE of data   
- *  \param tfm linux crypto algo transform  
- *  \param out output bytestream  
- *  \param in input bytestream  
-*/                                               
+ *  \brief encrypt DES_BLOCK_SIZE of data
+ *  \param tfm linux crypto algo transform
+ *  \param out output bytestream
+ *  \param in input bytestream
+*/
 static void ifx_deu_des_decrypt (struct crypto_tfm *tfm, uint8_t * out, const uint8_t * in)
 {
      struct ifx_deu_des_ctx *ctx = crypto_tfm_ctx(tfm);
@@ -421,11 +421,11 @@ static void ifx_deu_des_decrypt (struct crypto_tfm *tfm, uint8_t * out, const ui
 
 /*! \fn int des3_ede_setkey(struct crypto_tfm *tfm, const u8 *key, unsigned int keylen)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief sets 3DES key   
- *  \param tfm linux crypto algo transform  
- *  \param key input key  
- *  \param keylen key length  
-*/                                 
+ *  \brief sets 3DES key
+ *  \param tfm linux crypto algo transform
+ *  \param key input key
+ *  \param keylen key length
+*/
 static int des3_ede_setkey(struct crypto_tfm *tfm, const u8 *key,
                     unsigned int keylen)
 {
@@ -468,7 +468,7 @@ static int des3_ede_setkey_skcipher(struct crypto_skcipher *tfm, const u8 *key,
 
 /*
  * \brief DES function mappings
-*/ 
+*/
 struct crypto_alg ifxdeu_des_alg = {
         .cra_name               =       "des",
         .cra_driver_name        =       "ifxdeu-des",
@@ -489,7 +489,7 @@ struct crypto_alg ifxdeu_des_alg = {
 
 /*
  * \brief DES function mappings
-*/ 
+*/
 struct crypto_alg ifxdeu_des3_ede_alg = {
         .cra_name               =       "des3_ede",
         .cra_driver_name        =       "ifxdeu-des3_ede",
@@ -525,7 +525,7 @@ static int ecb_des_encrypt(struct skcipher_request *req)
 
         while ((nbytes = enc_bytes = walk.nbytes)) {
                 enc_bytes -= (nbytes % DES_BLOCK_SIZE);
-                ifx_deu_des_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                ifx_deu_des_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                NULL, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
                 nbytes &= DES_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -552,7 +552,7 @@ static int ecb_des_decrypt(struct skcipher_request *req)
 
         while ((nbytes = dec_bytes = walk.nbytes)) {
                 dec_bytes -= (nbytes % DES_BLOCK_SIZE);
-                ifx_deu_des_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                ifx_deu_des_ecb(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                NULL, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
                 nbytes &= DES_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -618,7 +618,7 @@ static int cbc_des_encrypt(struct skcipher_request *req)
         while ((nbytes = enc_bytes = walk.nbytes)) {
                 u8 *iv = walk.iv;
                 enc_bytes -= (nbytes % DES_BLOCK_SIZE);
-                ifx_deu_des_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                ifx_deu_des_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                iv, enc_bytes, CRYPTO_DIR_ENCRYPT, 0);
                 nbytes &= DES_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -646,7 +646,7 @@ static int cbc_des_decrypt(struct skcipher_request *req)
         while ((nbytes = dec_bytes = walk.nbytes)) {
                 u8 *iv = walk.iv;
                 dec_bytes -= (nbytes % DES_BLOCK_SIZE);
-                ifx_deu_des_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr, 
+                ifx_deu_des_cbc(ctx, walk.dst.virt.addr, walk.src.virt.addr,
                                iv, dec_bytes, CRYPTO_DIR_DECRYPT, 0);
                 nbytes &= DES_BLOCK_SIZE - 1;
                 err = skcipher_walk_done(&walk, nbytes);
@@ -697,8 +697,8 @@ struct skcipher_alg ifxdeu_cbc_des3_ede_alg = {
 
 /*! \fn int ifxdeu_init_des (void)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief initialize des driver      
-*/                                 
+ *  \brief initialize des driver
+*/
 int ifxdeu_init_des (void)
 {
     int ret = -ENOSYS;
@@ -765,8 +765,8 @@ cbc_des3_ede_err:
 
 /*! \fn void ifxdeu_fini_des (void)
  *  \ingroup IFX_DES_FUNCTIONS
- *  \brief unregister des driver    
-*/                                 
+ *  \brief unregister des driver
+*/
 void ifxdeu_fini_des (void)
 {
         crypto_unregister_alg (&ifxdeu_des_alg);
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu.h b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu.h
index 3c994cb346..63b68acafc 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu.h
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu.h
@@ -96,8 +96,8 @@
         clc->DISR = 1;           \
     } while (0)
 
-/* 
- * Not used anymore in UEIP (use IFX_DES_CON, IFX_AES_CON, etc instead) 
+/*
+ * Not used anymore in UEIP (use IFX_DES_CON, IFX_AES_CON, etc instead)
  * #define DEU_BASE   (KSEG1+0x1E103100)
  * #define DES_CON		(DEU_BASE+0x10)
  * #define AES_CON		(DEU_BASE+0x50)
@@ -153,7 +153,7 @@ extern spinlock_t ltq_deu_hash_lock;
         set_bit((event), &(flags));                   \
         wake_up_interruptible(&(queue));              \
     }while (0)
-    
+
 #define DEU_WAIT_EVENT(queue, event, flags)           \
     do {                                              \
         wait_event_interruptible(queue,               \
@@ -184,7 +184,7 @@ typedef struct deu_drv_priv {
  *	@lock: spinlock lock
  *	@lock_flag: flag for spinlock activities
  *	@list: crypto queue API list
- *	@hw_status: DEU hw status flag 
+ *	@hw_status: DEU hw status flag
  *	@aes_wait_flag: flag for sleep queue
  *	@aes_wait_queue: queue attributes for aes
  *	@bytes_processed: number of bytes to process by DEU
@@ -230,7 +230,7 @@ typedef struct {
     struct tasklet_struct des_task;
 
 } des_priv_t;
-    
+
 #endif	/* IFXMIPS_DEU_H */
 
 
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.c
index 9dc3e30427..a20ab98954 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.c
@@ -31,8 +31,8 @@
   \brief ifx deu board specific driver file for ar9
 */
 
-/*! 
- \defgroup BOARD_SPECIFIC_FUNCTIONS IFX_BOARD_SPECIFIC_FUNCTIONS 
+/*!
+ \defgroup BOARD_SPECIFIC_FUNCTIONS IFX_BOARD_SPECIFIC_FUNCTIONS
  \ingroup IFX_DEU
  \brief board specific functions
 */
@@ -71,9 +71,9 @@ u8 *g_dma_block2 = NULL;
 deu_drv_priv_t deu_dma_priv;
 
 
-/*! \fn u32 endian_swap(u32 input) 
+/*! \fn u32 endian_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief Swap data given to the function 
+ *  \brief Swap data given to the function
  *  \param input   Data input to be swapped
  *  \return either the swapped data or the input data depending on whether it is in DMA mode or FPI mode
 */
@@ -84,7 +84,7 @@ u32 endian_swap(u32 input)
 
 /*! \fn	u32 input_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief Not used  
+ *  \brief Not used
  *  \return input
 */
 
@@ -95,7 +95,7 @@ u32 input_swap(u32 input)
 
 /*! \fn void aes_chip_init (void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief initialize AES hardware   
+ *  \brief initialize AES hardware
 */
 
 void aes_chip_init (void)
@@ -110,8 +110,8 @@ void aes_chip_init (void)
 /*! \fn void des_chip_init (void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
  *  \brief initialize DES hardware
-*/         
-                        
+*/
+
 void des_chip_init (void)
 {
     volatile struct des_t *des = (struct des_t *) DES_3DES_START;
@@ -123,12 +123,12 @@ void des_chip_init (void)
 
 }
 
-/*! \fn void chip_version(void) 
+/*! \fn void chip_version(void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
  *  \brief not used!
-*/     
+*/
 
-void chip_version(void) 
+void chip_version(void)
 {
     return;
 }
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.h b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.h
index 324d20012b..00fbf40f47 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.h
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_ar9.h
@@ -65,9 +65,9 @@
 
 #define INPUT_ENDIAN_SWAP(input)    input_swap(input)
 #define DEU_ENDIAN_SWAP(input)    endian_swap(input)
-#define DELAY_PERIOD    10 
+#define DELAY_PERIOD    10
 #define FIND_DEU_CHIP_VERSION    chip_version()
-#define CLC_START IFX_DEU_CLK 
+#define CLC_START IFX_DEU_CLK
 
 #define AES_INIT 0
 #define DES_INIT 1
@@ -79,7 +79,7 @@
 
 #define AES_START IFX_AES_CON
 #define DES_3DES_START  IFX_DES_CON
-				      
+
 #define WAIT_AES_DMA_READY()          \
     do { 			      \
         int i;			      \
@@ -126,7 +126,7 @@
     } while(0)
 
 /* DEU Common Structures for AR9*/
- 
+
 struct clc_controlr_t {
 	u32 Res:26;
 	u32 FSOE:1;
@@ -233,7 +233,7 @@ struct arc4_t {
 		u32 reserved3:1;
 		u32 ARS:1;
 		u32 SM:1;
-		u32 reserved4:4;						
+		u32 reserved4:4;
 
 	} controlr;
 	u32 K3R;		//104h
@@ -247,7 +247,7 @@ struct arc4_t {
 	u32 ID2R;		//11Ch
 	u32 ID1R;		//120h
 	u32 ID0R;		//124h
-	
+
 	u32 OD3R;		//128h
 	u32 OD2R;		//12Ch
 	u32 OD1R;		//130h
@@ -257,14 +257,14 @@ struct arc4_t {
 struct deu_hash_t {
 	struct hash_controlr {
 		u32 reserved1:5;
-		u32 KHS:1;		
+		u32 KHS:1;
 		u32 GO:1;
 		u32 INIT:1;
 		u32 reserved2:6;
 		u32 NDC:1;
 		u32 ENDI:1;
 		u32 reserved3:7;
-		u32 DGRY:1;		
+		u32 DGRY:1;
 		u32 BSY:1;
 		u32 reserved4:1;
 		u32 IRCL:1;
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.c
index 492391d414..a5e563914e 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.c
@@ -52,14 +52,14 @@
 /* Function Declerations */
 int aes_memory_allocate(int value);
 int des_memory_allocate(int value);
-void memory_release(u32 *addr); 
+void memory_release(u32 *addr);
 int aes_chip_init (void);
 void des_chip_init (void);
 int deu_dma_init (void);
 u32 endian_swap(u32 input);
 u32* memory_alignment(const u8 *arg, u32 *buff_alloc, int in_out, int nbytes);
 void dma_memory_copy(u32 *outcopy, u32 *out_dma, u8 *out_arg, int nbytes);
-void chip_version(void); 
+void chip_version(void);
 void deu_dma_priv_init(void);
 void __exit ifxdeu_fini_dma(void);
 
@@ -68,7 +68,7 @@ void __exit ifxdeu_fini_dma(void);
 #define CLC_START       IFX_DEU_CLK
 
 /* Variables definition */
-int ifx_danube_pre_1_4; 
+int ifx_danube_pre_1_4;
 u8 *g_dma_page_ptr = NULL;
 u8 *g_dma_block = NULL;
 u8 *g_dma_block2 = NULL;
@@ -76,7 +76,7 @@ u8 *g_dma_block2 = NULL;
 deu_drv_priv_t deu_dma_priv;
 
 
-/*! \fn u32 endian_swap(u32 input) 
+/*! \fn u32 endian_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
  *  \brief function is not used
  *  \param input Data input to be swapped
@@ -91,8 +91,8 @@ u32 endian_swap(u32 input)
 /*! \fn	u32 input_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
  *  \brief Swap the input data if the current chip is Danube version
- *         1.4 and do nothing to the data if the current chip is 
- *         Danube version 1.3 
+ *         1.4 and do nothing to the data if the current chip is
+ *         Danube version 1.3
  *  \param input data that needs to be swapped
  *  \return input or swapped input
 */
@@ -101,9 +101,9 @@ u32 input_swap(u32 input)
 {
     if (!ifx_danube_pre_1_4) {
         u8 *ptr = (u8 *)&input;
-        return ((ptr[3] << 24) | (ptr[2] << 16) | (ptr[1] << 8) | ptr[0]); 
+        return ((ptr[3] << 24) | (ptr[2] << 16) | (ptr[1] << 8) | ptr[0]);
     }
-    else 
+    else
         return input;
 }
 
@@ -111,7 +111,7 @@ u32 input_swap(u32 input)
 
 /*! \fn void aes_chip_init (void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- * \brief initialize AES hardware   
+ * \brief initialize AES hardware
 */
 
 int aes_chip_init (void)
@@ -127,8 +127,8 @@ int aes_chip_init (void)
 /*! \fn void des_chip_init (void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
  *  \brief initialize DES hardware
-*/  
-                        
+*/
+
 void des_chip_init (void)
 {
         volatile struct des_t *des = (struct des_t *) DES_3DES_START;
@@ -142,11 +142,11 @@ void des_chip_init (void)
  *  \ingroup IFX_DES_FUNCTIONS
  *  \brief To find the version of the chip by looking at the chip ID
  *  \param ifx_danube_pre_1_4 (sets to 1 if Chip is Danube less than v1.4)
-*/  
+*/
 #define IFX_MPS               (KSEG1 | 0x1F107000)
 #define IFX_MPS_CHIPID                          ((volatile u32*)(IFX_MPS + 0x0344))
 
-void chip_version(void) 
+void chip_version(void)
 {
 
     /* DANUBE PRE 1.4 SOFTWARE FIX */
@@ -159,7 +159,7 @@ void chip_version(void)
         printk("Danube Chip ver. 1.4 detected. \n");
     }
     else {
-        ifx_danube_pre_1_4 = 1; 
+        ifx_danube_pre_1_4 = 1;
         printk("Danube Chip ver. 1.3 or below detected. \n");
     }
 
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.h b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.h
index eb2f749bb3..9daef9d2d7 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.h
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_danube.h
@@ -71,7 +71,7 @@
 
 #define AES_INIT 0
 #define DES_INIT 1
-#define SHA1_INIT 2 
+#define SHA1_INIT 2
 #define MD5_INIT 3
 
 #define WAIT_AES_DMA_READY()          \
@@ -94,7 +94,7 @@
             udelay(DELAY_PERIOD);     \
         while (dma->controlr.BSY) {}; \
         while (des->controlr.BUS) {}; \
-    } while (0)     
+    } while (0)
 
 #define SHA_HASH_INIT                  \
     do {                               \
@@ -167,12 +167,12 @@ struct aes_t {
 		u32 PNK:1;
 		u32 GO:1;
 		u32 STP:1;
-		
+
 		u32 reserved2:6;
 		u32 NDC:1;
-		u32 ENDI:1;		
+		u32 ENDI:1;
 		u32 reserved3:2;
-		
+
 		u32 F:3;	//fbs
 		u32 O:3;	//om
 		u32 BUS:1;	//bsy
@@ -209,14 +209,14 @@ struct aes_t {
 struct deu_hash_t {
 	struct hash_controlr {
 		u32 reserved1:5;
-		u32 KHS:1;		
+		u32 KHS:1;
 		u32 GO:1;
 		u32 INIT:1;
 		u32 reserved2:6;
 		u32 NDC:1;
 		u32 ENDI:1;
 		u32 reserved3:7;
-		u32 DGRY:1;		
+		u32 DGRY:1;
 		u32 BSY:1;
 		u32 reserved4:1;
 		u32 IRCL:1;
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_dma.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_dma.c
index 13dc921f7d..6758a4f1ed 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_dma.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_dma.c
@@ -29,7 +29,7 @@
 /*!
   \file	ifxmips_deu_dma.c
   \ingroup IFX_DEU
-  \brief DMA deu driver file 
+  \brief DMA deu driver file
 */
 
 /*!
@@ -38,5 +38,5 @@
  \brief deu-dma driver functions
 */
 
-/* Project header files */ 
+/* Project header files */
 
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.c
index 8063672613..ab5c04c2c7 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.c
@@ -72,9 +72,9 @@ u8 *g_dma_block2 = NULL;
 deu_drv_priv_t deu_dma_priv;
 
 
-/*! \fn u32 endian_swap(u32 input) 
+/*! \fn u32 endian_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief Swap data given to the function 
+ *  \brief Swap data given to the function
  *  \param input Data input to be swapped
  *  \return either the swapped data or the input data depending on whether it is in DMA mode or FPI mode
 */
@@ -87,7 +87,7 @@ u32 endian_swap(u32 input)
 
 /*! \fn u32 input_swap(u32 input)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief Not used  
+ *  \brief Not used
  *  \return input
 */
 
@@ -98,7 +98,7 @@ u32 input_swap(u32 input)
 
 /*! \fn void aes_chip_init (void)
  *  \ingroup BOARD_SPECIFIC_FUNCTIONS
- *  \brief initialize AES hardware   
+ *  \brief initialize AES hardware
 */
 
 void aes_chip_init (void)
@@ -112,14 +112,14 @@ void aes_chip_init (void)
     aes->controlr.ENDI = 1;
     asm("sync");
     aes->controlr.ARS = 0;
-	
+
 }
 
 /*! \fn void des_chip_init (void)
  *  \ingroup IFX_AES_FUNCTIONS
  *  \brief initialize DES hardware
-*/         
-                        
+*/
+
 void des_chip_init (void)
 {
     volatile struct des_t *des = (struct des_t *) DES_3DES_START;
@@ -129,7 +129,7 @@ void des_chip_init (void)
     des->controlr.NDC = 1;
     asm("sync");
     des->controlr.ENDI = 1;
-    asm("sync");    
+    asm("sync");
     des->controlr.ARS = 0;
 
 }
@@ -137,7 +137,7 @@ void des_chip_init (void)
  *  \ingroup IFX_DES_FUNCTIONS
  *  \brief function not used in VR9
 */
-void chip_version(void) 
+void chip_version(void)
 {
     return;
 }
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.h b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.h
index 235a393e7f..1107df96de 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.h
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_deu_vr9.h
@@ -87,14 +87,14 @@
 
 #define INPUT_ENDIAN_SWAP(input)    input_swap(input)
 #define DEU_ENDIAN_SWAP(input)    endian_swap(input)
-#define FIND_DEU_CHIP_VERSION    chip_version() 
+#define FIND_DEU_CHIP_VERSION    chip_version()
 
 #if defined (CONFIG_AR10)
 #define DELAY_PERIOD    30
 #else
 #define DELAY_PERIOD    10
 #endif
-				      
+
 #define WAIT_AES_DMA_READY()          \
     do { 			      \
         int i;			      \
@@ -143,7 +143,7 @@
     } while(0)
 
 /* DEU Common Structures for AR9*/
- 
+
 struct clc_controlr_t {
 	u32 Res:26;
 	u32 FSOE:1;
@@ -250,7 +250,7 @@ struct arc4_t {
 		u32 reserved3:1;
 		u32 ARS:1;
 		u32 SM:1;
-		u32 reserved4:4;						
+		u32 reserved4:4;
 
 	} controlr;
 	u32 K3R;		//104h
@@ -264,7 +264,7 @@ struct arc4_t {
 	u32 ID2R;		//11Ch
 	u32 ID1R;		//120h
 	u32 ID0R;		//124h
-	
+
 	u32 OD3R;		//128h
 	u32 OD2R;		//12Ch
 	u32 OD1R;		//130h
@@ -274,14 +274,14 @@ struct arc4_t {
 struct deu_hash_t {
 	struct hash_controlr {
 		u32 reserved1:5;
-		u32 KHS:1;		
+		u32 KHS:1;
 		u32 GO:1;
 		u32 INIT:1;
 		u32 reserved2:6;
 		u32 NDC:1;
 		u32 ENDI:1;
 		u32 reserved3:7;
-		u32 DGRY:1;		
+		u32 DGRY:1;
 		u32 BSY:1;
 		u32 reserved4:1;
 		u32 IRCL:1;
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_md5.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_md5.c
index ee7e486b56..80ff41a738 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_md5.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_md5.c
@@ -29,7 +29,7 @@
 /*!
   \file		ifxmips_md5.c
   \ingroup 	IFX_DEU
-  \brief 	MD5 encryption deu driver file 
+  \brief 	MD5 encryption deu driver file
 */
 
 /*!
@@ -83,10 +83,10 @@ extern int disable_deudma;
 
 /*! \fn static void md5_transform(u32 *hash, u32 const *in)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief main interface to md5 hardware   
- *  \param hash current hash value  
- *  \param in 64-byte block of input  
-*/                                 
+ *  \brief main interface to md5 hardware
+ *  \param hash current hash value
+ *  \param in 64-byte block of input
+*/
 static void md5_transform(struct md5_ctx *mctx, u32 *hash, u32 const *in)
 {
     int i;
@@ -97,7 +97,7 @@ static void md5_transform(struct md5_ctx *mctx, u32 *hash, u32 const *in)
 
     MD5_HASH_INIT;
 
-    if (mctx->started) { 
+    if (mctx->started) {
         hashs->D1R = *((u32 *) hash + 0);
         hashs->D2R = *((u32 *) hash + 1);
         hashs->D3R = *((u32 *) hash + 2);
@@ -126,9 +126,9 @@ static void md5_transform(struct md5_ctx *mctx, u32 *hash, u32 const *in)
 
 /*! \fn static inline void md5_transform_helper(struct md5_ctx *ctx)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief interfacing function for md5_transform()   
- *  \param ctx crypto context  
-*/                                 
+ *  \brief interfacing function for md5_transform()
+ *  \param ctx crypto context
+*/
 static inline void md5_transform_helper(struct md5_ctx *ctx)
 {
     //le32_to_cpu_array(ctx->block, sizeof(ctx->block) / sizeof(u32));
@@ -137,9 +137,9 @@ static inline void md5_transform_helper(struct md5_ctx *ctx)
 
 /*! \fn static void md5_init(struct crypto_tfm *tfm)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief initialize md5 hardware   
- *  \param tfm linux crypto algo transform  
-*/                                 
+ *  \brief initialize md5 hardware
+ *  \param tfm linux crypto algo transform
+*/
 static int md5_init(struct shash_desc *desc)
 {
     struct md5_ctx *mctx = shash_desc_ctx(desc);
@@ -152,11 +152,11 @@ static int md5_init(struct shash_desc *desc)
 
 /*! \fn static void md5_update(struct crypto_tfm *tfm, const u8 *data, unsigned int len)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief on-the-fly md5 computation   
- *  \param tfm linux crypto algo transform  
- *  \param data input data  
- *  \param len size of input data  
-*/                                 
+ *  \brief on-the-fly md5 computation
+ *  \param tfm linux crypto algo transform
+ *  \param data input data
+ *  \param len size of input data
+*/
 static int md5_update(struct shash_desc *desc, const u8 *data, unsigned int len)
 {
     struct md5_ctx *mctx = shash_desc_ctx(desc);
@@ -190,10 +190,10 @@ static int md5_update(struct shash_desc *desc, const u8 *data, unsigned int len)
 
 /*! \fn static void md5_final(struct crypto_tfm *tfm, u8 *out)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief compute final md5 value   
- *  \param tfm linux crypto algo transform  
- *  \param out final md5 output value  
-*/                                 
+ *  \brief compute final md5 value
+ *  \param tfm linux crypto algo transform
+ *  \param out final md5 output value
+*/
 static int md5_final(struct shash_desc *desc, u8 *out)
 {
     struct md5_ctx *mctx = shash_desc_ctx(desc);
@@ -215,7 +215,7 @@ static int md5_final(struct shash_desc *desc, u8 *out)
     mctx->block[14] = le32_to_cpu(mctx->byte_count << 3);
     mctx->block[15] = le32_to_cpu(mctx->byte_count >> 29);
 
-    md5_transform(mctx, mctx->hash, mctx->block);                                                 
+    md5_transform(mctx, mctx->hash, mctx->block);
 
     memcpy(out, mctx->hash, MD5_DIGEST_SIZE);
 
@@ -246,8 +246,8 @@ static struct shash_alg ifxdeu_md5_alg = {
 
 /*! \fn int ifxdeu_init_md5 (void)
  *  \ingroup IFX_MD5_FUNCTIONS
- *  \brief initialize md5 driver   
-*/                                 
+ *  \brief initialize md5 driver
+*/
 int ifxdeu_init_md5 (void)
 {
     int ret = -ENOSYS;
@@ -266,9 +266,9 @@ md5_err:
 
 /*! \fn void ifxdeu_fini_md5 (void)
   * \ingroup IFX_MD5_FUNCTIONS
-  * \brief unregister md5 driver   
-*/                  
-               
+  * \brief unregister md5 driver
+*/
+
 void ifxdeu_fini_md5 (void)
 {
     crypto_unregister_shash(&ifxdeu_md5_alg);
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_md5_hmac.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_md5_hmac.c
index 109d27cbfb..51a623b73d 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_md5_hmac.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_md5_hmac.c
@@ -60,7 +60,7 @@
 #define MD5_HMAC_BLOCK_SIZE 64
 #define MD5_BLOCK_WORDS     16
 #define MD5_HASH_WORDS      4
-#define MD5_HMAC_DBN_TEMP_SIZE  1024 // size in dword, needed for dbn workaround 
+#define MD5_HMAC_DBN_TEMP_SIZE  1024 // size in dword, needed for dbn workaround
 #define HASH_START   IFX_HASH_CON
 
 //#define CRYPTO_DEBUG
@@ -91,10 +91,10 @@ static int md5_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final
 
 /*! \fn static void md5_hmac_transform(struct crypto_tfm *tfm, u32 const *in)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief save input block to context   
- *  \param tfm linux crypto algo transform  
- *  \param in 64-byte block of input  
-*/                                 
+ *  \brief save input block to context
+ *  \param tfm linux crypto algo transform
+ *  \param in 64-byte block of input
+*/
 static void md5_hmac_transform(struct shash_desc *desc, u32 const *in)
 {
     struct md5_hmac_ctx *mctx = crypto_shash_ctx(desc->tfm);
@@ -111,12 +111,12 @@ static void md5_hmac_transform(struct shash_desc *desc, u32 const *in)
 
 /*! \fn int md5_hmac_setkey(struct crypto_tfm *tfm, const u8 *key, unsigned int keylen)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief sets md5 hmac key   
- *  \param tfm linux crypto algo transform  
- *  \param key input key  
- *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED  
-*/  
-static int md5_hmac_setkey(struct crypto_shash *tfm, const u8 *key, unsigned int keylen) 
+ *  \brief sets md5 hmac key
+ *  \param tfm linux crypto algo transform
+ *  \param key input key
+ *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED
+*/
+static int md5_hmac_setkey(struct crypto_shash *tfm, const u8 *key, unsigned int keylen)
 {
     struct md5_hmac_ctx *mctx = crypto_shash_ctx(tfm);
     int err;
@@ -146,25 +146,25 @@ static int md5_hmac_setkey(struct crypto_shash *tfm, const u8 *key, unsigned int
 
 /*! \fn int md5_hmac_setkey_hw(const u8 *key, unsigned int keylen)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief sets md5 hmac key into the hardware registers  
- *  \param key input key  
- *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED  
-*/  
+ *  \brief sets md5 hmac key into the hardware registers
+ *  \param key input key
+ *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED
+*/
 static int md5_hmac_setkey_hw(const u8 *key, unsigned int keylen)
 {
     volatile struct deu_hash_t *hash = (struct deu_hash_t *) HASH_START;
     int i, j;
-    u32 *in_key = (u32 *)key;        
+    u32 *in_key = (u32 *)key;
 
     //printk("\nsetkey keylen: %d\n key: ", keylen);
-    
+
     hash->KIDX |= 0x80000000; // reset all 16 words of the key to '0'
     j = 0;
     for (i = 0; i < keylen; i+=4)
     {
          hash->KIDX = j;
          asm("sync");
-         hash->KEY = *((u32 *) in_key + j); 
+         hash->KEY = *((u32 *) in_key + j);
          asm("sync");
          j++;
     }
@@ -174,14 +174,14 @@ static int md5_hmac_setkey_hw(const u8 *key, unsigned int keylen)
 
 /*! \fn void md5_hmac_init(struct crypto_tfm *tfm)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief initialize md5 hmac context   
- *  \param tfm linux crypto algo transform  
-*/                                 
+ *  \brief initialize md5 hmac context
+ *  \param tfm linux crypto algo transform
+*/
 static int md5_hmac_init(struct shash_desc *desc)
 {
 
     struct md5_hmac_ctx *mctx = crypto_shash_ctx(desc->tfm);
-    
+
 
     mctx->dbn = 0; //dbn workaround
     mctx->started = 0;
@@ -189,21 +189,21 @@ static int md5_hmac_init(struct shash_desc *desc)
 
     return 0;
 }
-    
+
 /*! \fn void md5_hmac_update(struct crypto_tfm *tfm, const u8 *data, unsigned int len)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief on-the-fly md5 hmac computation   
- *  \param tfm linux crypto algo transform  
- *  \param data input data  
- *  \param len size of input data  
-*/                                 
+ *  \brief on-the-fly md5 hmac computation
+ *  \param tfm linux crypto algo transform
+ *  \param data input data
+ *  \param len size of input data
+*/
 static int md5_hmac_update(struct shash_desc *desc, const u8 *data, unsigned int len)
 {
     struct md5_hmac_ctx *mctx = crypto_shash_ctx(desc->tfm);
     const u32 avail = sizeof(mctx->block) - (mctx->byte_count & 0x3f);
 
     mctx->byte_count += len;
-    
+
     if (avail > len) {
         memcpy((char *)mctx->block + (sizeof(mctx->block) - avail),
                data, len);
@@ -225,15 +225,15 @@ static int md5_hmac_update(struct shash_desc *desc, const u8 *data, unsigned int
     }
 
     memcpy(mctx->block, data, len);
-    return 0;    
+    return 0;
 }
 
 /*! \fn static int md5_hmac_final(struct crypto_tfm *tfm, u8 *out)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief call md5_hmac_final_impl with hash_final true   
- *  \param tfm linux crypto algo transform  
- *  \param out final md5 hmac output value  
-*/                                 
+ *  \brief call md5_hmac_final_impl with hash_final true
+ *  \param tfm linux crypto algo transform
+ *  \param out final md5 hmac output value
+*/
 static int md5_hmac_final(struct shash_desc *desc, u8 *out)
 {
     return md5_hmac_final_impl(desc, out, true);
@@ -241,11 +241,11 @@ static int md5_hmac_final(struct shash_desc *desc, u8 *out)
 
 /*! \fn static int md5_hmac_final_impl(struct crypto_tfm *tfm, u8 *out, bool hash_final)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief compute final or intermediate md5 hmac value   
- *  \param tfm linux crypto algo transform  
- *  \param out final md5 hmac output value  
- *  \param in finalize or intermediate processing  
-*/                                 
+ *  \brief compute final or intermediate md5 hmac value
+ *  \param tfm linux crypto algo transform
+ *  \param out final md5 hmac output value
+ *  \param in finalize or intermediate processing
+*/
 static int md5_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final)
 {
     struct md5_hmac_ctx *mctx = crypto_shash_ctx(desc->tfm);
@@ -268,7 +268,7 @@ static int md5_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final
         }
 
         memset(p, 0, padding);
-        mctx->block[14] = le32_to_cpu((mctx->byte_count + 64) << 3); // need to add 512 bit of the IPAD operation 
+        mctx->block[14] = le32_to_cpu((mctx->byte_count + 64) << 3); // need to add 512 bit of the IPAD operation
         mctx->block[15] = 0x00000000;
 
         md5_hmac_transform(desc, mctx->block);
@@ -280,15 +280,15 @@ static int md5_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final
 
     md5_hmac_setkey_hw(mctx->key, mctx->keylen);
 
-    //printk("\ndbn = %d\n", mctx->dbn); 
+    //printk("\ndbn = %d\n", mctx->dbn);
     if (hash_final) {
        hashs->DBN = mctx->dbn;
     } else {
        hashs->DBN = mctx->dbn + 5;
     }
     asm("sync");
-    
-    *IFX_HASH_CON = 0x0703002D; //khs, go, init, ndc, endi, kyue, hmen, md5 	
+
+    *IFX_HASH_CON = 0x0703002D; //khs, go, init, ndc, endi, kyue, hmen, md5
 
     //wait for processing
     while (hashs->controlr.BSY) {
@@ -317,7 +317,7 @@ static int md5_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final
         while (hashs->controlr.BSY) {
            // this will not take long
         }
-    
+
         in += 16;
 }
 
@@ -374,7 +374,7 @@ static void md5_hmac_exit_tfm(struct crypto_tfm *tfm)
     kfree(mctx->desc);
 }
 
-/* 
+/*
  * \brief MD5_HMAC function mappings
 */
 static struct shash_alg ifxdeu_md5_hmac_alg = {
@@ -399,8 +399,8 @@ static struct shash_alg ifxdeu_md5_hmac_alg = {
 
 /*! \fn int ifxdeu_init_md5_hmac (void)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief initialize md5 hmac driver   
-*/                                 
+ *  \brief initialize md5 hmac driver
+*/
 int ifxdeu_init_md5_hmac (void)
 {
 
@@ -420,8 +420,8 @@ md5_hmac_err:
 
 /** \fn void ifxdeu_fini_md5_hmac (void)
  *  \ingroup IFX_MD5_HMAC_FUNCTIONS
- *  \brief unregister md5 hmac driver   
-*/                                 
+ *  \brief unregister md5 hmac driver
+*/
 void ifxdeu_fini_md5_hmac (void)
 {
     crypto_unregister_shash(&ifxdeu_md5_hmac_alg);
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1.c
index 76734917d1..f67f45531f 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1.c
@@ -92,10 +92,10 @@ extern int disable_deudma;
 
 /*! \fn static void sha1_transform1 (u32 *state, const u32 *in)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief main interface to sha1 hardware   
- *  \param state current state 
- *  \param in 64-byte block of input  
-*/                                 
+ *  \brief main interface to sha1 hardware
+ *  \param state current state
+ *  \param in 64-byte block of input
+*/
 static void sha1_transform1 (struct sha1_ctx *sctx, u32 *state, const u32 *in)
 {
     int i = 0;
@@ -107,7 +107,7 @@ static void sha1_transform1 (struct sha1_ctx *sctx, u32 *state, const u32 *in)
     SHA_HASH_INIT;
 
     /* For context switching purposes, the previous hash output
-     * is loaded back into the output register 
+     * is loaded back into the output register
     */
     if (sctx->started) {
         hashs->D1R = *((u32 *) sctx->hash + 0);
@@ -125,9 +125,9 @@ static void sha1_transform1 (struct sha1_ctx *sctx, u32 *state, const u32 *in)
     while (hashs->controlr.BSY) {
         // this will not take long
     }
-   
-    /* For context switching purposes, the output is saved into a 
-     * context struct which can be used later on 
+
+    /* For context switching purposes, the output is saved into a
+     * context struct which can be used later on
     */
     *((u32 *) sctx->hash + 0) = hashs->D1R;
     *((u32 *) sctx->hash + 1) = hashs->D2R;
@@ -142,13 +142,13 @@ static void sha1_transform1 (struct sha1_ctx *sctx, u32 *state, const u32 *in)
 
 /*! \fn static void sha1_init1(struct crypto_tfm *tfm)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief initialize sha1 hardware   
- *  \param tfm linux crypto algo transform  
-*/                                 
+ *  \brief initialize sha1 hardware
+ *  \param tfm linux crypto algo transform
+*/
 static int sha1_init1(struct shash_desc *desc)
 {
     struct sha1_ctx *sctx = shash_desc_ctx(desc);
-    
+
     sctx->started = 0;
     sctx->count = 0;
     return 0;
@@ -156,11 +156,11 @@ static int sha1_init1(struct shash_desc *desc)
 
 /*! \fn static void sha1_update(struct crypto_tfm *tfm, const u8 *data, unsigned int len)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief on-the-fly sha1 computation   
- *  \param tfm linux crypto algo transform  
- *  \param data input data  
- *  \param len size of input data  
-*/                                 
+ *  \brief on-the-fly sha1 computation
+ *  \param tfm linux crypto algo transform
+ *  \param data input data
+ *  \param len size of input data
+*/
 static int sha1_update(struct shash_desc * desc, const u8 *data,
             unsigned int len)
 {
@@ -188,10 +188,10 @@ static int sha1_update(struct shash_desc * desc, const u8 *data,
 
 /*! \fn static void sha1_final(struct crypto_tfm *tfm, u8 *out)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief compute final sha1 value   
- *  \param tfm linux crypto algo transform  
- *  \param out final md5 output value  
-*/                                 
+ *  \brief compute final sha1 value
+ *  \param tfm linux crypto algo transform
+ *  \param out final md5 output value
+*/
 static int sha1_final(struct shash_desc *desc, u8 *out)
 {
     struct sha1_ctx *sctx = shash_desc_ctx(desc);
@@ -235,7 +235,7 @@ static int sha1_final(struct shash_desc *desc, u8 *out)
     return 0;
 }
 
-/* 
+/*
  * \brief SHA1 function mappings
 */
 static struct shash_alg ifxdeu_sha1_alg = {
@@ -258,8 +258,8 @@ static struct shash_alg ifxdeu_sha1_alg = {
 
 /*! \fn int ifxdeu_init_sha1 (void)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief initialize sha1 driver    
-*/                                 
+ *  \brief initialize sha1 driver
+*/
 int ifxdeu_init_sha1 (void)
 {
     int ret = -ENOSYS;
@@ -278,8 +278,8 @@ sha1_err:
 
 /*! \fn void ifxdeu_fini_sha1 (void)
  *  \ingroup IFX_SHA1_FUNCTIONS
- *  \brief unregister sha1 driver   
-*/                                 
+ *  \brief unregister sha1 driver
+*/
 void ifxdeu_fini_sha1 (void)
 {
     crypto_unregister_shash(&ifxdeu_sha1_alg);
diff --git a/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1_hmac.c b/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1_hmac.c
index b58a91a5df..e18fe2b0e8 100644
--- a/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1_hmac.c
+++ b/package/kernel/lantiq/ltq-deu/src/ifxmips_sha1_hmac.c
@@ -32,7 +32,7 @@
   \brief SHA1-HMAC deu driver file
 */
 
-/*! 
+/*!
   \defgroup IFX_SHA1_HMAC_FUNCTIONS IFX_SHA1_HMAC_FUNCTIONS
   \ingroup IFX_DEU
   \brief ifx sha1 hmac functions
@@ -67,7 +67,7 @@
 #define SHA1_BLOCK_WORDS    16
 #define SHA1_HASH_WORDS     5
 #define SHA1_HMAC_BLOCK_SIZE    64
-#define SHA1_HMAC_DBN_TEMP_SIZE 1024 // size in dword, needed for dbn workaround 
+#define SHA1_HMAC_DBN_TEMP_SIZE 1024 // size in dword, needed for dbn workaround
 #define HASH_START   IFX_HASH_CON
 
 #define SHA1_HMAC_MAX_KEYLEN 64
@@ -99,10 +99,10 @@ static int sha1_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_fina
 
 /*! \fn static void sha1_hmac_transform(struct crypto_tfm *tfm, u32 const *in)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief save input block to context   
- *  \param tfm linux crypto algo transform  
- *  \param in 64-byte block of input  
-*/                                 
+ *  \brief save input block to context
+ *  \param tfm linux crypto algo transform
+ *  \param in 64-byte block of input
+*/
 static int sha1_hmac_transform(struct shash_desc *desc, u32 const *in)
 {
     struct sha1_hmac_ctx *sctx =  crypto_shash_ctx(desc->tfm);
@@ -121,11 +121,11 @@ static int sha1_hmac_transform(struct shash_desc *desc, u32 const *in)
 
 /*! \fn int sha1_hmac_setkey(struct crypto_tfm *tfm, const u8 *key, unsigned int keylen)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief sets sha1 hmac key   
- *  \param tfm linux crypto algo transform  
- *  \param key input key  
- *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED  
-*/                                 
+ *  \brief sets sha1 hmac key
+ *  \param tfm linux crypto algo transform
+ *  \param key input key
+ *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED
+*/
 static int sha1_hmac_setkey(struct crypto_shash *tfm, const u8 *key, unsigned int keylen)
 {
     struct sha1_hmac_ctx *sctx = crypto_shash_ctx(tfm);
@@ -157,16 +157,16 @@ static int sha1_hmac_setkey(struct crypto_shash *tfm, const u8 *key, unsigned in
 
 /*! \fn int sha1_hmac_setkey_hw(struct crypto_tfm *tfm, const u8 *key, unsigned int keylen)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief sets sha1 hmac key  into hw registers 
- *  \param tfm linux crypto algo transform  
- *  \param key input key  
- *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED  
-*/                                 
+ *  \brief sets sha1 hmac key  into hw registers
+ *  \param tfm linux crypto algo transform
+ *  \param key input key
+ *  \param keylen key length greater than 64 bytes IS NOT SUPPORTED
+*/
 static int sha1_hmac_setkey_hw(const u8 *key, unsigned int keylen)
 {
     volatile struct deu_hash_t *hash = (struct deu_hash_t *) HASH_START;
     int i, j;
-    u32 *in_key = (u32 *)key;        
+    u32 *in_key = (u32 *)key;
 
     j = 0;
 
@@ -175,7 +175,7 @@ static int sha1_hmac_setkey_hw(const u8 *key, unsigned int keylen)
     {
          hash->KIDX = j;
          asm("sync");
-         hash->KEY = *((u32 *) in_key + j); 
+         hash->KEY = *((u32 *) in_key + j);
          j++;
     }
 
@@ -184,9 +184,9 @@ static int sha1_hmac_setkey_hw(const u8 *key, unsigned int keylen)
 
 /*! \fn void sha1_hmac_init(struct crypto_tfm *tfm)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief initialize sha1 hmac context   
- *  \param tfm linux crypto algo transform  
-*/                                 
+ *  \brief initialize sha1 hmac context
+ *  \param tfm linux crypto algo transform
+*/
 static int sha1_hmac_init(struct shash_desc *desc)
 {
     struct sha1_hmac_ctx *sctx =  crypto_shash_ctx(desc->tfm);
@@ -201,11 +201,11 @@ static int sha1_hmac_init(struct shash_desc *desc)
 
 /*! \fn static void sha1_hmac_update(struct crypto_tfm *tfm, const u8 *data, unsigned int len)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief on-the-fly sha1 hmac computation   
- *  \param tfm linux crypto algo transform  
- *  \param data input data  
- *  \param len size of input data 
-*/                                 
+ *  \brief on-the-fly sha1 hmac computation
+ *  \param tfm linux crypto algo transform
+ *  \param data input data
+ *  \param len size of input data
+*/
 static int sha1_hmac_update(struct shash_desc *desc, const u8 *data,
             unsigned int len)
 {
@@ -234,10 +234,10 @@ static int sha1_hmac_update(struct shash_desc *desc, const u8 *data,
 
 /*! \fn static int sha1_hmac_final(struct crypto_tfm *tfm, u8 *out)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief call sha1_hmac_final_impl with hash_final true   
- *  \param tfm linux crypto algo transform  
- *  \param out final sha1 hmac output value  
-*/                                 
+ *  \brief call sha1_hmac_final_impl with hash_final true
+ *  \param tfm linux crypto algo transform
+ *  \param out final sha1 hmac output value
+*/
 static int sha1_hmac_final(struct shash_desc *desc, u8 *out)
 {
     return sha1_hmac_final_impl(desc, out, true);
@@ -245,11 +245,11 @@ static int sha1_hmac_final(struct shash_desc *desc, u8 *out)
 
 /*! \fn static int sha1_hmac_final_impl(struct crypto_tfm *tfm, u8 *out, bool hash_final)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief ompute final or intermediate sha1 hmac value   
- *  \param tfm linux crypto algo transform  
- *  \param out final sha1 hmac output value  
- *  \param in finalize or intermediate processing  
-*/                                 
+ *  \brief ompute final or intermediate sha1 hmac value
+ *  \param tfm linux crypto algo transform
+ *  \param out final sha1 hmac output value
+ *  \param in finalize or intermediate processing
+*/
 static int sha1_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_final)
 {
     struct sha1_hmac_ctx *sctx =  crypto_shash_ctx(desc->tfm);
@@ -304,7 +304,7 @@ static int sha1_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_fina
     asm("sync");
 
     //for vr9 change, ENDI = 1
-    *IFX_HASH_CON = HASH_CON_VALUE; 
+    *IFX_HASH_CON = HASH_CON_VALUE;
 
     //wait for processing
     while (hashs->controlr.BSY) {
@@ -334,7 +334,7 @@ static int sha1_hmac_final_impl(struct shash_desc *desc, u8 *out, bool hash_fina
         while (hashs->controlr.BSY) {
             // this will not take long
         }
-    
+
         in += 16;
     }
 
@@ -395,7 +395,7 @@ static void sha1_hmac_exit_tfm(struct crypto_tfm *tfm)
     kfree(sctx->desc);
 }
 
-/* 
+/*
  * \brief SHA1_HMAC function mappings
 */
 
@@ -421,8 +421,8 @@ static struct shash_alg ifxdeu_sha1_hmac_alg = {
 
 /*! \fn int ifxdeu_init_sha1_hmac (void)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief initialize sha1 hmac driver    
-*/                                 
+ *  \brief initialize sha1 hmac driver
+*/
 int ifxdeu_init_sha1_hmac (void)
 {
     int ret = -ENOSYS;
@@ -442,8 +442,8 @@ sha1_err:
 
 /*! \fn void ifxdeu_fini_sha1_hmac (void)
  *  \ingroup IFX_SHA1_HMAC_FUNCTIONS
- *  \brief unregister sha1 hmac driver    
-*/                                 
+ *  \brief unregister sha1 hmac driver
+*/
 void ifxdeu_fini_sha1_hmac (void)
 {
 
diff --git a/package/kernel/lantiq/ltq-deu/src/internal.h b/package/kernel/lantiq/ltq-deu/src/internal.h
index 2d226362e5..d4384b08ab 100644
--- a/package/kernel/lantiq/ltq-deu/src/internal.h
+++ b/package/kernel/lantiq/ltq-deu/src/internal.h
@@ -6,7 +6,7 @@
  *
  * This program is free software; you can redistribute it and/or modify it
  * under the terms of the GNU General Public License as published by the Free
- * Software Foundation; either version 2 of the License, or (at your option) 
+ * Software Foundation; either version 2 of the License, or (at your option)
  * any later version.
  *
  */
diff --git a/package/kernel/lantiq/ltq-ptm/src/ifxmips_ptm_vdsl.c b/package/kernel/lantiq/ltq-ptm/src/ifxmips_ptm_vdsl.c
index c5bbd9fd87..ebc3c89852 100644
--- a/package/kernel/lantiq/ltq-ptm/src/ifxmips_ptm_vdsl.c
+++ b/package/kernel/lantiq/ltq-ptm/src/ifxmips_ptm_vdsl.c
@@ -172,7 +172,7 @@ static void ptm_setup(struct net_device *dev, int ndev)
 static struct net_device_stats *ptm_get_stats(struct net_device *dev)
 {
    struct net_device_stats *s;
-  
+
     if ( dev != g_net_dev[0] )
         return NULL;
 s = &g_ptm_priv_data.itf[0].stats;
diff --git a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.c b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.c
index cb8345377e..3470e55d6e 100644
--- a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.c
+++ b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.40 Copyright (c) 1999-2006 Igor Pavlov (2006-05-01)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -46,7 +46,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -57,9 +57,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -82,7 +82,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -168,7 +168,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -210,7 +210,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -261,7 +261,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -275,7 +275,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -287,9 +287,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -338,7 +338,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -365,14 +365,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -408,7 +408,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -469,7 +469,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -524,7 +524,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.h b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.h
index 2870eeb9c9..bd75525aed 100644
--- a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.h
+++ b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -31,7 +31,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaTypes.h b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaTypes.h
index 9c27290757..83f96f4643 100644
--- a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaTypes.h
+++ b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaTypes.h
@@ -1,5 +1,5 @@
-/* 
-LzmaTypes.h 
+/*
+LzmaTypes.h
 
 Types for LZMA Decoder
 
@@ -13,12 +13,12 @@ This file is part of LZMA SDK 4.40 (2006-05-01)
 #ifndef _7ZIP_BYTE_DEFINED
 #define _7ZIP_BYTE_DEFINED
 typedef unsigned char Byte;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT16_DEFINED
 #define _7ZIP_UINT16_DEFINED
 typedef unsigned short UInt16;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT32_DEFINED
 #define _7ZIP_UINT32_DEFINED
@@ -27,7 +27,7 @@ typedef unsigned long UInt32;
 #else
 typedef unsigned int UInt32;
 #endif
-#endif 
+#endif
 
 /* #define _LZMA_NO_SYSTEM_SIZE_T */
 /* You can use it, if you don't want <stddef.h> */
diff --git a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaWrapper.c b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaWrapper.c
index 89662b9a5f..c32bd7ce6f 100644
--- a/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaWrapper.c
+++ b/package/kernel/lantiq/ltq-vdsl-fw/src/LzmaWrapper.c
@@ -54,9 +54,9 @@ int lzma_inflate(unsigned char *source, int s_len, unsigned char *dest, int *d_l
   UInt32 outSizeHigh = 0;
   SizeT outSizeFull;
   unsigned char *outStream;
-  
-  int waitEOS = 1; 
-  /* waitEOS = 1, if there is no uncompressed size in headers, 
+
+  int waitEOS = 1;
+  /* waitEOS = 1, if there is no uncompressed size in headers,
    so decoder will wait EOS (End of Stream Marker) in compressed stream */
 
   SizeT compressedSize;
@@ -119,7 +119,7 @@ int lzma_inflate(unsigned char *source, int s_len, unsigned char *dest, int *d_l
       else
         outSizeHigh += (UInt32)(b) << ((i - 4) * 8);
     }
-    
+
     if (waitEOS)
     {
 #if defined(DEBUG_ENABLE_BOOTSTRAP_PRINTF) || !defined(CFG_BOOTSTRAP_CODE)
@@ -169,7 +169,7 @@ int lzma_inflate(unsigned char *source, int s_len, unsigned char *dest, int *d_l
       inStream = source + rpos;
   }
 
-  if (state.Probs == 0 
+  if (state.Probs == 0
     || (outStream == 0 && outSizeFull != 0)
     || (inStream == 0 && compressedSize != 0)
     )
diff --git a/package/kernel/linux/modules/crypto.mk b/package/kernel/linux/modules/crypto.mk
index 2e6ee14572..d518917ea8 100644
--- a/package/kernel/linux/modules/crypto.mk
+++ b/package/kernel/linux/modules/crypto.mk
@@ -577,10 +577,12 @@ define KernelPackage/crypto-lib-chacha20
   $(call AddDepends/crypto)
 endef
 
+ifndef CONFIG_TARGET_uml
 define KernelPackage/crypto-lib-chacha20/x86_64
   KCONFIG+=CONFIG_CRYPTO_CHACHA20_X86_64
   FILES+=$(LINUX_DIR)/arch/x86/crypto/chacha-x86_64.ko
 endef
+endif
 
 # Note that a non-neon fallback implementation is available on arm32 when
 # NEON is not supported, hence all arm targets can utilize lib-chacha20/arm
@@ -639,10 +641,12 @@ define KernelPackage/crypto-lib-curve25519/config
   imply PACKAGE_kmod-crypto-kpp
 endef
 
+ifndef CONFIG_TARGET_uml
 define KernelPackage/crypto-lib-curve25519/x86_64
   KCONFIG+=CONFIG_CRYPTO_CURVE25519_X86
   FILES+=$(LINUX_DIR)/arch/x86/crypto/curve25519-x86_64.ko
 endef
+endif
 
 define KernelPackage/crypto-lib-curve25519/arm-neon
   KCONFIG+=CONFIG_CRYPTO_CURVE25519_NEON
@@ -674,10 +678,12 @@ define KernelPackage/crypto-lib-poly1305/config
   imply PACKAGE_kmod-crypto-hash
 endef
 
+ifndef CONFIG_TARGET_uml
 define KernelPackage/crypto-lib-poly1305/x86_64
   KCONFIG+=CONFIG_CRYPTO_POLY1305_X86_64
   FILES+=$(LINUX_DIR)/arch/x86/crypto/poly1305-x86_64.ko
 endef
+endif
 
 define KernelPackage/crypto-lib-poly1305/arm
   KCONFIG+=CONFIG_CRYPTO_POLY1305_ARM
@@ -841,6 +847,7 @@ ifndef CONFIG_TARGET_x86_64
   endef
 endif
 
+ifndef CONFIG_TARGET_uml
 define KernelPackage/crypto-misc/x86_64
   FILES+= \
 	$(LINUX_DIR)/arch/x86/crypto/camellia-x86_64.ko \
@@ -860,6 +867,7 @@ define KernelPackage/crypto-misc/x86_64
 	cast6-avx-x86_64 twofish-x86_64 twofish-x86_64-3way \
 	twofish-avx-x86_64 blowfish-x86_64 serpent-avx-x86_64 serpent-avx2)
 endef
+endif
 
 ifdef KernelPackage/crypto-misc/$(ARCH)
   KernelPackage/crypto-misc/$(CRYPTO_TARGET)=\
diff --git a/package/kernel/linux/modules/hwmon.mk b/package/kernel/linux/modules/hwmon.mk
index 3e19a36cb0..a765976aac 100644
--- a/package/kernel/linux/modules/hwmon.mk
+++ b/package/kernel/linux/modules/hwmon.mk
@@ -746,3 +746,12 @@ endef
 $(eval $(call KernelPackage,hwmon-adcxx))
 
 
+define KernelPackage/polynomial
+  TITLE:=polynomial support
+  KCONFIG:=CONFIG_POLYNOMIAL
+  HIDDEN:=1
+  FILES:=$(LINUX_DIR)/lib/polynomial.ko
+  AUTOLOAD:=$(call AutoProbe, polynomial)
+endef
+
+$(eval $(call KernelPackage,polynomial))
diff --git a/package/kernel/linux/modules/i2c.mk b/package/kernel/linux/modules/i2c.mk
index 5f634baaa4..2c4652195c 100644
--- a/package/kernel/linux/modules/i2c.mk
+++ b/package/kernel/linux/modules/i2c.mk
@@ -170,7 +170,7 @@ define KernelPackage/i2c-i801
   TITLE:=Intel I801 and compatible I2C interfaces
   DEPENDS:= \
     @PCI_SUPPORT @TARGET_x86 +kmod-i2c-core +kmod-i2c-smbus \
-    (!LINUX_6_6&&PACKAGE_kmod-i2c-mux-gpio):kmod-i2c-mux-gpio
+    PACKAGE_kmod-i2c-mux-gpio:kmod-i2c-mux-gpio
 endef
 
 define KernelPackage/i2c-i801/description
@@ -309,7 +309,7 @@ I2C_PIIX4_MODULES:= \
 define KernelPackage/i2c-piix4
   $(call i2c_defaults,$(I2C_PIIX4_MODULES),59)
   TITLE:=Intel PIIX4 and compatible I2C interfaces
-  DEPENDS:=@PCI_SUPPORT @TARGET_x86 +kmod-i2c-core +!LINUX_6_6:kmod-i2c-smbus
+  DEPENDS:=@PCI_SUPPORT @TARGET_x86 +kmod-i2c-core +kmod-i2c-smbus
 endef
 
 define KernelPackage/i2c-piix4/description
diff --git a/package/kernel/linux/modules/iio.mk b/package/kernel/linux/modules/iio.mk
index bd6a77f720..d3bc1686ac 100644
--- a/package/kernel/linux/modules/iio.mk
+++ b/package/kernel/linux/modules/iio.mk
@@ -47,6 +47,25 @@ endef
 $(eval $(call KernelPackage,iio-kfifo-buf))
 
 
+define KernelPackage/industrialio-backend
+  TITLE:=IIO Backend support
+  KCONFIG=CONFIG_IIO_BACKEND
+  FILES:=$(LINUX_DIR)/drivers/iio/industrialio-backend.ko
+  AUTOLOAD:=$(call AutoProbe,industrialio-backend)
+  $(call AddDepends/iio)
+endef
+
+define KernelPackage/industrialio-backend/description
+  Framework to handle complex IIO aggregate devices. The typical
+  architecture that can make use of this framework is to have one
+  device as the frontend device which can be "linked" against one or
+  multiple backend devices. The framework then makes it easy to get
+  and control such backend devices.
+endef
+
+$(eval $(call KernelPackage,industrialio-backend))
+
+
 define KernelPackage/industrialio-hw-consumer
   TITLE:=Provides a bonding way to an other device in hardware
   KCONFIG:=CONFIG_IIO_BUFFER_HW_CONSUMER
diff --git a/package/kernel/linux/modules/netdevices.mk b/package/kernel/linux/modules/netdevices.mk
index 6f267aa494..e151992950 100644
--- a/package/kernel/linux/modules/netdevices.mk
+++ b/package/kernel/linux/modules/netdevices.mk
@@ -255,6 +255,21 @@ endef
 
 $(eval $(call KernelPackage,et131x))
 
+define KernelPackage/phy-maxlinear
+   SUBMENU:=$(NETWORK_DEVICES_MENU)
+   TITLE:=Maxlinear Ethernet PHY driver
+   KCONFIG:=CONFIG_MAXLINEAR_GPHY
+   DEPENDS:=+kmod-libphy +kmod-hwmon-core +kmod-polynomial
+   FILES:=$(LINUX_DIR)/drivers/net/phy/mxl-gpy.ko
+   AUTOLOAD:=$(call AutoLoad,18,mxl-gpy,1)
+endef
+
+define KernelPackage/phy-maxlinear/description
+   Support Maxlinear Ethernet PHYs.
+endef
+
+$(eval $(call KernelPackage,phy-maxlinear))
+
 define KernelPackage/phy-microchip
    SUBMENU:=$(NETWORK_DEVICES_MENU)
    TITLE:=Microchip Ethernet PHY driver
@@ -579,6 +594,7 @@ define KernelPackage/dsa-b53
   KCONFIG:=CONFIG_B53 \
   CONFIG_NET_DSA_TAG_BRCM \
   CONFIG_NET_DSA_TAG_BRCM_LEGACY \
+  CONFIG_NET_DSA_TAG_BRCM_LEGACY_FCS \
   CONFIG_NET_DSA_TAG_BRCM_PREPEND
   FILES:= \
   $(LINUX_DIR)/drivers/net/dsa/b53/b53_common.ko \
@@ -1206,7 +1222,6 @@ define KernelPackage/iavf
        CONFIG_IAVF
   FILES:= \
        $(LINUX_DIR)/drivers/net/ethernet/intel/iavf/iavf.ko
-  AUTOLOAD:=$(call AutoProbe,i40evf iavf)
   AUTOLOAD:=$(call AutoProbe,iavf)
 endef
 
@@ -1808,6 +1823,21 @@ endef
 
 $(eval $(call KernelPackage,net-selftests))
 
+define KernelPackage/qcom-ppe
+  SUBMENU:=$(NETWORK_DEVICES_MENU)
+  DEPENDS:=@TARGET_qualcommbe +kmod-libphy +kmod-pcs-qcom-ipq9574
+  TITLE:=Qualcomm PPE ethernet controller
+  KCONFIG:= CONFIG_QCOM_PPE
+  FILES:=$(LINUX_DIR)/drivers/net/ethernet/qualcomm/ppe/qcom-ppe.ko
+  AUTOLOAD:=$(call AutoProbe,qcom-ppe)
+endef
+
+define KernelPackage/qcom-ppe/description
+  This driver supports Qualcomm PPE ethternet controller
+  devices.
+endef
+
+$(eval $(call KernelPackage,qcom-ppe))
 
 define KernelPackage/qlcnic
   SUBMENU:=$(NETWORK_DEVICES_MENU)
@@ -1848,6 +1878,16 @@ endef
 
 $(eval $(call KernelPackage,sfp))
 
+define KernelPackage/pcs-qcom-ipq9574
+  SUBMENU:=$(NETWORK_DEVICES_MENU)
+  TITLE:=Qualcomm IPQ9574 PCS driver
+  DEPENDS:=@TARGET_qualcommbe +kmod-phylink
+  KCONFIG:=CONFIG_PCS_QCOM_IPQ9574
+  FILES:=$(LINUX_DIR)/drivers/net/pcs/pcs-qcom-ipq9574.ko
+  AUTOLOAD:=$(call AutoProbe,pcs-qcom-ipq9574)
+endef
+
+$(eval $(call KernelPackage,pcs-qcom-ipq9574))
 
 define KernelPackage/pcs-xpcs
   SUBMENU:=$(NETWORK_DEVICES_MENU)
diff --git a/package/kernel/linux/modules/other.mk b/package/kernel/linux/modules/other.mk
index 8da6216cbf..53b1043a53 100644
--- a/package/kernel/linux/modules/other.mk
+++ b/package/kernel/linux/modules/other.mk
@@ -563,6 +563,7 @@ $(eval $(call KernelPackage,reed-solomon))
 define KernelPackage/serial-8250
   SUBMENU:=$(OTHER_MENU)
   TITLE:=8250 UARTs
+  DEPENDS:=@!TARGET_uml
   KCONFIG:= CONFIG_SERIAL_8250 \
 	CONFIG_SERIAL_8250_PCI \
 	CONFIG_SERIAL_8250_NR_UARTS=16 \
@@ -623,7 +624,7 @@ $(eval $(call KernelPackage,regmap-core))
 define KernelPackage/regmap-spi
   SUBMENU:=$(OTHER_MENU)
   TITLE:=SPI register map support
-  DEPENDS:=+kmod-regmap-core
+  DEPENDS:=+kmod-regmap-core @!TARGET_uml
   HIDDEN:=1
   KCONFIG:=CONFIG_REGMAP_SPI \
 	   CONFIG_SPI=y
@@ -713,10 +714,7 @@ define KernelPackage/zram/config
   if PACKAGE_kmod-zram
     if !LINUX_6_6
         config KERNEL_ZRAM_BACKEND_LZO
-                bool "lzo and lzo-rle compression support" if KERNEL_ZRAM_BACKEND_LZ4 || \
-                    KERNEL_ZRAM_BACKEND_LZ4HC || KERNEL_ZRAM_BACKEND_ZSTD
-                default !KERNEL_ZRAM_BACKEND_LZ4 && \
-                    !KERNEL_ZRAM_BACKEND_LZ4HC && !KERNEL_ZRAM_BACKEND_ZSTD
+                bool "lzo and lzo-rle compression support"
 
         config KERNEL_ZRAM_BACKEND_LZ4
                 bool "lz4 compression support"
@@ -727,6 +725,12 @@ define KernelPackage/zram/config
         config KERNEL_ZRAM_BACKEND_ZSTD
                 bool "zstd compression support"
 
+        config KERNEL_ZRAM_BACKEND_FORCE_LZO
+                def_bool !KERNEL_ZRAM_BACKEND_LZ4 && \
+                         !KERNEL_ZRAM_BACKEND_LZ4HC && \
+                         !KERNEL_ZRAM_BACKEND_ZSTD
+                select KERNEL_ZRAM_BACKEND_LZO
+
     endif
     choice
       prompt "ZRAM Default compressor"
@@ -964,7 +968,7 @@ $(eval $(call KernelPackage,tpm))
 define KernelPackage/tpm-tis
   SUBMENU:=$(OTHER_MENU)
   TITLE:=TPM TIS 1.2 Interface / TPM 2.0 FIFO Interface
-	DEPENDS:= @TARGET_x86 +kmod-tpm
+	DEPENDS:= @(TARGET_x86||TARGET_armsr) +kmod-tpm
   KCONFIG:= CONFIG_TCG_TIS
   FILES:= \
 	$(LINUX_DIR)/drivers/char/tpm/tpm_tis.ko \
@@ -1059,3 +1063,20 @@ define KernelPackage/mhi-pci-generic/description
 endef
 
 $(eval $(call KernelPackage,mhi-pci-generic))
+
+
+define KernelPackage/regulator-userspace-consumer
+  SUBMENU:=$(OTHER_MENU)
+  TITLE:=Userspace regulator consumer support
+  KCONFIG:=CONFIG_REGULATOR_USERSPACE_CONSUMER
+  FILES:=$(LINUX_DIR)/drivers/regulator/userspace-consumer.ko
+  AUTOLOAD:=$(call AutoLoad,10,userspace-consumer,1)
+endef
+
+define KernelPackage/regulator-userspace-consumer/description
+  There are some classes of devices that are controlled entirely
+  from user space. Userspace consumer driver provides ability to
+  control power supplies for such devices.
+endef
+
+$(eval $(call KernelPackage,regulator-userspace-consumer))
diff --git a/package/kernel/linux/modules/video.mk b/package/kernel/linux/modules/video.mk
index 06dcdbdec0..335f6c5d97 100644
--- a/package/kernel/linux/modules/video.mk
+++ b/package/kernel/linux/modules/video.mk
@@ -102,7 +102,7 @@ $(eval $(call KernelPackage,backlight-pwm))
 define KernelPackage/fb
   SUBMENU:=$(VIDEO_MENU)
   TITLE:=Framebuffer and framebuffer console support
-  DEPENDS:=@DISPLAY_SUPPORT
+  DEPENDS:=@DISPLAY_SUPPORT +LINUX_6_6:kmod-fb-io-fops
   KCONFIG:= \
 	CONFIG_FB \
 	CONFIG_FB_DEVICE=y \
@@ -128,8 +128,7 @@ define KernelPackage/fb
 	CONFIG_VT_CONSOLE=y \
 	CONFIG_VT_HW_CONSOLE_BINDING=y
   FILES:=$(LINUX_DIR)/drivers/video/fbdev/core/fb.ko \
-	$(LINUX_DIR)/lib/fonts/font.ko \
-	$(LINUX_DIR)/drivers/video/fbdev/core/fb_io_fops.ko@lt6.8
+	$(LINUX_DIR)/lib/fonts/font.ko
   AUTOLOAD:=$(call AutoLoad,06,fb font)
 endef
 
@@ -192,6 +191,18 @@ endef
 $(eval $(call KernelPackage,fb-cfb-imgblt))
 
 
+define KernelPackage/fb-io-fops
+  SUBMENU:=$(VIDEO_MENU)
+  TITLE:=Fbdev helpers for framebuffers in I/O memory
+  HIDDEN:=1
+  KCONFIG:=CONFIG_FB_IOMEM_FOPS
+  FILES:=$(LINUX_DIR)/drivers/video/fbdev/core/fb_io_fops.ko
+  AUTOLOAD:=$(call AutoLoad,07,fb_io_fops)
+endef
+
+$(eval $(call KernelPackage,fb-io-fops))
+
+
 define KernelPackage/fb-sys-fops
   SUBMENU:=$(VIDEO_MENU)
   TITLE:=Framebuffer software sys ops support
@@ -621,7 +632,8 @@ define KernelPackage/drm-radeon
   TITLE:=Radeon DRM support
   DEPENDS:=@TARGET_x86 @DISPLAY_SUPPORT +kmod-backlight +kmod-drm-kms-helper \
 	+kmod-drm-ttm +kmod-drm-ttm-helper +kmod-i2c-algo-bit +radeon-firmware \
-	+kmod-drm-display-helper +kmod-acpi-video +kmod-drm-suballoc-helper
+	+kmod-drm-display-helper +kmod-acpi-video +kmod-drm-suballoc-helper \
+	+!LINUX_6_6:kmod-fb-io-fops
   KCONFIG:=CONFIG_DRM_RADEON
   FILES:=$(LINUX_DIR)/drivers/gpu/drm/radeon/radeon.ko
   AUTOLOAD:=$(call AutoProbe,radeon)
diff --git a/package/kernel/mac80211/patches/ath11k/0907-wifi-ath11k-disable-coldboot-calibration-for-ipq5018.patch b/package/kernel/mac80211/patches/ath11k/0907-wifi-ath11k-disable-coldboot-calibration-for-ipq5018.patch
new file mode 100644
index 0000000000..2c4762e275
--- /dev/null
+++ b/package/kernel/mac80211/patches/ath11k/0907-wifi-ath11k-disable-coldboot-calibration-for-ipq5018.patch
@@ -0,0 +1,27 @@
+From b2d16b688ce04b67f2033f90f49f4add7ebd3fe8 Mon Sep 17 00:00:00 2001
+From: George Moussalem <george.moussalem@outlook.com>
+Date: Tue, 10 Jun 2025 14:34:37 +0400
+Subject: [PATCH] wifi: ath11k: disable coldboot calibration for ipq5018
+
+Coldboot calibration does not work causes the firmware to crash during
+wifi startup. So let's disable coldboot calibration until a solution is
+found.
+
+Signed-off-by: George Moussalem <george.moussalem@outlook.com>
+---
+ drivers/net/wireless/ath/ath11k/core.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/ath/ath11k/core.c
++++ b/drivers/net/wireless/ath/ath11k/core.c
+@@ -691,8 +691,8 @@ static const struct ath11k_hw_params ath
+ 		.supports_suspend = false,
+ 		.hal_params = &ath11k_hw_hal_params_ipq8074,
+ 		.single_pdev_only = false,
+-		.coldboot_cal_mm = true,
+-		.coldboot_cal_ftm = true,
++		.coldboot_cal_mm = false,
++		.coldboot_cal_ftm = false,
+ 		.cbcal_restart_fw = true,
+ 		.fix_l1ss = true,
+ 		.supports_dynamic_smps_6ghz = false,
diff --git a/package/kernel/mac80211/patches/ath11k/920-wifi-ath11k-add-hw-params-for-QCN6122.patch b/package/kernel/mac80211/patches/ath11k/920-wifi-ath11k-add-hw-params-for-QCN6122.patch
index 6d5aa7e2c1..e1f725d6b9 100644
--- a/package/kernel/mac80211/patches/ath11k/920-wifi-ath11k-add-hw-params-for-QCN6122.patch
+++ b/package/kernel/mac80211/patches/ath11k/920-wifi-ath11k-add-hw-params-for-QCN6122.patch
@@ -71,8 +71,8 @@ Signed-off-by: George Moussalem <george.moussalem@outlook.com>
 +		.rx_mac_buf_ring = false,
 +		.vdev_start_delay = false,
 +		.htt_peer_map_v2 = true,
-+		.coldboot_cal_mm = true,
-+		.coldboot_cal_ftm = true,
++		.coldboot_cal_mm = false,
++		.coldboot_cal_ftm = false,
 +		.cbcal_restart_fw = true,
 +		.fix_l1ss = true,
 +		.alloc_cacheable_memory = true,
@@ -105,7 +105,7 @@ Signed-off-by: George Moussalem <george.moussalem@outlook.com>
  enum ath11k_firmware_mode {
 --- a/drivers/net/wireless/ath/ath11k/qmi.h
 +++ b/drivers/net/wireless/ath/ath11k/qmi.h
-@@ -22,6 +22,7 @@
+@@ -22,10 +22,11 @@
  #define ATH11K_QMI_WLFW_SERVICE_INS_ID_V01_IPQ8074	0x02
  #define ATH11K_QMI_WLFW_SERVICE_INS_ID_V01_QCN9074	0x07
  #define ATH11K_QMI_WLFW_SERVICE_INS_ID_V01_WCN6750	0x03
@@ -113,3 +113,8 @@ Signed-off-by: George Moussalem <george.moussalem@outlook.com>
  #define ATH11K_QMI_WLANFW_MAX_TIMESTAMP_LEN_V01	32
  #define ATH11K_QMI_RESP_LEN_MAX			8192
  #define ATH11K_QMI_WLANFW_MAX_NUM_MEM_SEG_V01	52
+-#define ATH11K_QMI_CALDB_SIZE			0x480000
++#define ATH11K_QMI_CALDB_SIZE			0x500000
+ #define ATH11K_QMI_BDF_EXT_STR_LENGTH		0x20
+ #define ATH11K_QMI_FW_MEM_REQ_SEGMENT_CNT	5
+ 
diff --git a/package/kernel/mac80211/patches/ath9k/550-ath9k-of.patch b/package/kernel/mac80211/patches/ath9k/550-ath9k-of.patch
index 5cb70b40a7..604239188d 100644
--- a/package/kernel/mac80211/patches/ath9k/550-ath9k-of.patch
+++ b/package/kernel/mac80211/patches/ath9k/550-ath9k-of.patch
@@ -94,22 +94,18 @@
  /**************************/
  /*     Initialization     */
  /**************************/
-@@ -670,6 +750,8 @@ static int ath9k_of_init(struct ath_soft
+@@ -670,6 +750,7 @@ static int ath9k_of_init(struct ath_soft
  	struct ath_common *common = ath9k_hw_common(ah);
  	enum ath_bus_type bus_type = common->bus_ops->ath_bus_type;
  	char eeprom_name[100];
-+	u8 led_pin;
 +	u32 mask;
  	int ret;
  
  	if (!of_device_is_available(np))
-@@ -677,6 +759,49 @@ static int ath9k_of_init(struct ath_soft
+@@ -677,6 +758,43 @@ static int ath9k_of_init(struct ath_soft
  
  	ath_dbg(common, CONFIG, "parsing configuration from OF node\n");
  
-+	if (!of_property_read_u8(np, "qca,led-pin", &led_pin))
-+		ah->led_pin = led_pin;
-+
 +	if (!of_property_read_u32(np, "qca,gpio-mask", &mask))
 +		ah->caps.gpio_mask = mask;
 +
@@ -119,17 +115,15 @@
 +#ifdef CONFIG_ATH79
 +	if (ah->hw_version.devid == AR5416_AR9100_DEVID) {
 +		ah->external_reset = ar913x_wmac_reset;
-+		ah->external_reset();
 +	} else if (ah->hw_version.devid == AR9300_DEVID_AR9330) {
 +		ah->get_mac_revision = ar9330_get_soc_revision;
 +		u32 t = ath79_reset_rr(AR933X_RESET_REG_BOOTSTRAP);
 +		ah->is_clk_25mhz = !(t & AR933X_BOOTSTRAP_REF_CLK_40);
 +		ah->external_reset = ar933x_wmac_reset;
-+		ah->external_reset();
 +	} else if (ah->hw_version.devid == AR9300_DEVID_AR9340) {
 +		ah->get_mac_revision = ath79_get_soc_revision;
 +		u32 t = ath79_reset_rr(AR934X_RESET_REG_BOOTSTRAP);
-+		ah->is_clk_25mhz = !(t & AR933X_BOOTSTRAP_REF_CLK_40);
++		ah->is_clk_25mhz = !(t & AR934X_BOOTSTRAP_REF_CLK_40);
 +	} else if (ah->hw_version.devid == AR9300_DEVID_AR953X) {
 +		ah->get_mac_revision = ath79_get_soc_revision;
 +		/*
@@ -142,7 +136,6 @@
 +		u32 t = ath79_reset_rr(QCA955X_RESET_REG_BOOTSTRAP);
 +		ah->is_clk_25mhz = !(t & QCA955X_BOOTSTRAP_REF_CLK_40);
 +		ah->external_reset = qca955x_wmac_reset;
-+		ah->external_reset();
 +	} else if (ah->hw_version.devid == AR9300_DEVID_QCA956X) {
 +		ah->get_mac_revision = ath79_get_soc_revision;
 +		u32 t = ath79_reset_rr(QCA956X_RESET_REG_BOOTSTRAP);
@@ -153,3 +146,21 @@
  	if (of_property_read_bool(np, "qca,no-eeprom")) {
  		/* ath9k-eeprom-<bus>-<id>.bin */
  		scnprintf(eeprom_name, sizeof(eeprom_name),
+@@ -693,6 +811,17 @@ static int ath9k_of_init(struct ath_soft
+ 
+ 	of_get_mac_address(np, common->macaddr);
+ 
++	np = of_get_child_by_name(np, "led");
++	if (np && of_device_is_available(np)) {
++		u32 led_pin;
++
++		if (!of_property_read_u32(np, "led-sources", &led_pin))
++			ah->led_pin = led_pin;
++
++		ah->config.led_active_high = !of_property_read_bool(np, "led-active-low");
++		of_node_put(np);
++	}
++
+ 	return 0;
+ }
+ 
diff --git a/package/kernel/mac80211/patches/rtl/046-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch b/package/kernel/mac80211/patches/rtl/046-v6.14-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch
similarity index 93%
rename from package/kernel/mac80211/patches/rtl/046-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch
rename to package/kernel/mac80211/patches/rtl/046-v6.14-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch
index a83094b3c3..d1e268c79b 100644
--- a/package/kernel/mac80211/patches/rtl/046-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch
+++ b/package/kernel/mac80211/patches/rtl/046-v6.14-wifi-rtw88-8821au-Add-additional-devices-to-the-USB_.patch
@@ -1,14 +1,16 @@
-From ff5a1c94e53c0d24f610c2c30add82f75b728737 Mon Sep 17 00:00:00 2001
-From: Larry Finger <Larry.Finger@gmail.com>
+From 7b5ce65d90187f0944e70dc5741aa0edfac926f4 Mon Sep 17 00:00:00 2001
+From: Larry Finger <Larry.Finger@lwfinger.net>
 Date: Wed, 6 Nov 2024 15:55:31 +0200
-Subject: [PATCH 1/6] wifi: rtw88: 8821au: Add additional devices to the
- USB_DEVICE list
+Subject: [PATCH] wifi: rtw88: 8821au: Add additional devices to the USB_DEVICE
+ list
 
 These are the entries that Nick Morrow provided. From
 https://github.com/morrownr/8821au-20210708
 
 Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net>
 Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/da05b866-a9ff-428c-a008-35e8cf200a98@gmail.com
 ---
  .../net/wireless/realtek/rtw88/rtw8821au.c    | 52 ++++++++++++++++++-
  1 file changed, 51 insertions(+), 1 deletion(-)
diff --git a/package/kernel/mac80211/patches/rtl/047-wifi-rtw88-8812au-Add-more-device-IDs.patch b/package/kernel/mac80211/patches/rtl/047-v6.14-wifi-rtw88-8812au-Add-more-device-IDs.patch
similarity index 95%
rename from package/kernel/mac80211/patches/rtl/047-wifi-rtw88-8812au-Add-more-device-IDs.patch
rename to package/kernel/mac80211/patches/rtl/047-v6.14-wifi-rtw88-8812au-Add-more-device-IDs.patch
index a93f9219d9..e03f246164 100644
--- a/package/kernel/mac80211/patches/rtl/047-wifi-rtw88-8812au-Add-more-device-IDs.patch
+++ b/package/kernel/mac80211/patches/rtl/047-v6.14-wifi-rtw88-8812au-Add-more-device-IDs.patch
@@ -1,12 +1,14 @@
-From d21ad2e4edfb64d3f32685607a457576eea3c5cd Mon Sep 17 00:00:00 2001
+From 1ee6ff9ae3c1a9eda9081f9db04f85d3a7352d38 Mon Sep 17 00:00:00 2001
 From: Nick Morrow <usbwifi2024@gmail.com>
 Date: Wed, 6 Nov 2024 15:57:10 +0200
-Subject: [PATCH 2/6] wifi: rtw88: 8812au: Add more device IDs
+Subject: [PATCH] wifi: rtw88: 8812au: Add more device IDs
 
 From https://github.com/morrownr/8812au-20210820.
 
 Signed-off-by: Nick Morrow <usbwifi2024@gmail.com>
 Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/31b7ee6b-f96d-43e0-a32f-a9eb1174a0c1@gmail.com
 ---
  .../net/wireless/realtek/rtw88/rtw8812au.c    | 68 ++++++++++++++++++-
  1 file changed, 67 insertions(+), 1 deletion(-)
diff --git a/package/kernel/mac80211/patches/rtl/051-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch b/package/kernel/mac80211/patches/rtl/048-v6.14-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch
similarity index 80%
rename from package/kernel/mac80211/patches/rtl/051-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch
rename to package/kernel/mac80211/patches/rtl/048-v6.14-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch
index e4e26c7975..bf0bcbf189 100644
--- a/package/kernel/mac80211/patches/rtl/051-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch
+++ b/package/kernel/mac80211/patches/rtl/048-v6.14-wifi-rtw88-Add-additional-USB-IDs-for-RTL8812BU.patch
@@ -1,7 +1,7 @@
-From acadf3a63b39ad03167a633fa3cea8c0fc2ab87f Mon Sep 17 00:00:00 2001
+From d4c4903508f9e1b2bfec88f777718484e27343fb Mon Sep 17 00:00:00 2001
 From: Nick Morrow <usbwifi2024@gmail.com>
 Date: Thu, 7 Nov 2024 08:28:46 +0800
-Subject: [PATCH 6/6] wifi: rtw88: Add additional USB IDs for RTL8812BU
+Subject: [PATCH] wifi: rtw88: Add additional USB IDs for RTL8812BU
 
 Add three additional USB IDs found in
 https://github.com/morrownr/88x2bu-20210702
@@ -9,7 +9,9 @@ to support more RTL8812BU devices.
 
 Signed-off-by: Nick Morrow <usbwifi2024@gmail.com>
 Signed-off-by: Zenm Chen <zenmchen@gmail.com>
-Signed-off-by: Mikhail Novosyolov <m.novosyolov@rosalinux.ru>
+Reviewed-by: Mikhail Novosyolov <m.novosyolov@rosalinux.ru>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20241107002846.13748-1-zenmchen@gmail.com
 ---
  drivers/net/wireless/realtek/rtw88/rtw8822bu.c | 6 ++++++
  1 file changed, 6 insertions(+)
diff --git a/package/kernel/mac80211/patches/rtl/048-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch b/package/kernel/mac80211/patches/rtl/049-v6.14-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch
similarity index 63%
rename from package/kernel/mac80211/patches/rtl/048-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch
rename to package/kernel/mac80211/patches/rtl/049-v6.14-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch
index 33ca91d77d..694c32f79d 100644
--- a/package/kernel/mac80211/patches/rtl/048-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch
+++ b/package/kernel/mac80211/patches/rtl/049-v6.14-wifi-rtw88-usb-Support-USB-3-with-RTL8812AU.patch
@@ -1,14 +1,16 @@
-From 213dfa630285bb0241f3eaeb778db8ff128f10ba Mon Sep 17 00:00:00 2001
+From 82a35723a67c29f685d7b518962154a73b7163a2 Mon Sep 17 00:00:00 2001
 From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
-Date: Fri, 8 Nov 2024 01:41:08 +0200
-Subject: [PATCH 3/6] wifi: rtw88: usb: Support USB 3 with RTL8812AU
+Date: Thu, 14 Nov 2024 17:46:08 +0200
+Subject: [PATCH] wifi: rtw88: usb: Support USB 3 with RTL8812AU
 
 Add the function to automatically switch the RTL8812AU into USB 3 mode.
 
 Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/19cda72b-f1f1-4b69-8369-0e4376b646bf@gmail.com
 ---
- drivers/net/wireless/realtek/rtw88/usb.c | 34 ++++++++++++++++++++++--
- 1 file changed, 32 insertions(+), 2 deletions(-)
+ drivers/net/wireless/realtek/rtw88/usb.c | 44 ++++++++++++++++++++++--
+ 1 file changed, 42 insertions(+), 2 deletions(-)
 
 --- a/drivers/net/wireless/realtek/rtw88/usb.c
 +++ b/drivers/net/wireless/realtek/rtw88/usb.c
@@ -45,24 +47,38 @@ Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
  static int rtw_usb_switch_mode_new(struct rtw_dev *rtwdev)
  {
  	enum usb_device_speed cur_speed;
-@@ -983,7 +1009,8 @@ static int rtw_usb_switch_mode(struct rt
+@@ -979,11 +1005,22 @@ static int rtw_usb_switch_mode_new(struc
+ 	return 1;
+ }
+ 
++static bool rtw_usb3_chip_old(u8 chip_id)
++{
++	return chip_id == RTW_CHIP_TYPE_8812A;
++}
++
++static bool rtw_usb3_chip_new(u8 chip_id)
++{
++	return chip_id == RTW_CHIP_TYPE_8822C ||
++	       chip_id == RTW_CHIP_TYPE_8822B;
++}
++
+ static int rtw_usb_switch_mode(struct rtw_dev *rtwdev)
  {
  	u8 id = rtwdev->chip->id;
  
 -	if (id != RTW_CHIP_TYPE_8822C && id != RTW_CHIP_TYPE_8822B)
-+	if (id != RTW_CHIP_TYPE_8822C && id != RTW_CHIP_TYPE_8822B &&
-+	    id != RTW_CHIP_TYPE_8812A)
++	if (!rtw_usb3_chip_new(id) && !rtw_usb3_chip_old(id))
  		return 0;
  
  	if (!rtwdev->efuse.usb_mode_switch) {
-@@ -998,7 +1025,10 @@ static int rtw_usb_switch_mode(struct rt
+@@ -998,7 +1035,10 @@ static int rtw_usb_switch_mode(struct rt
  		return 0;
  	}
  
 -	return rtw_usb_switch_mode_new(rtwdev);
-+	if (id == RTW_CHIP_TYPE_8812A)
++	if (rtw_usb3_chip_old(id))
 +		return rtw_usb_switch_mode_old(rtwdev);
-+	else /* RTL8822CU, RTL8822BU */
++	else
 +		return rtw_usb_switch_mode_new(rtwdev);
  }
  
diff --git a/package/kernel/mac80211/patches/rtl/050-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch b/package/kernel/mac80211/patches/rtl/050-v6.14-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch
similarity index 78%
rename from package/kernel/mac80211/patches/rtl/050-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch
rename to package/kernel/mac80211/patches/rtl/050-v6.14-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch
index 798a59351f..3e66f5b249 100644
--- a/package/kernel/mac80211/patches/rtl/050-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch
+++ b/package/kernel/mac80211/patches/rtl/050-v6.14-wifi-rtlwifi-rtl8821ae-phy-restore-removed-code-to-f.patch
@@ -1,8 +1,8 @@
-From 927dcd0ab53f39ee00a2d1f204b5aac77e28fcf9 Mon Sep 17 00:00:00 2001
+From 5e5903a442bb889a62a0f5d89ac33e53ab08592c Mon Sep 17 00:00:00 2001
 From: Colin Ian King <colin.i.king@gmail.com>
 Date: Wed, 6 Nov 2024 15:46:42 +0000
-Subject: [PATCH 5/6] wifi: rtlwifi: rtl8821ae: phy: restore removed code to
- fix infinite loop
+Subject: [PATCH] wifi: rtlwifi: rtl8821ae: phy: restore removed code to fix
+ infinite loop
 
 A previous clean-up fix removed the assignment of v2 inside a while loop
 that turned it into an infinite loop. Fix this by restoring the assignment
@@ -12,6 +12,8 @@ Fixes: cda37445718d ("wifi: rtlwifi: rtl8821ae: phy: remove some useless code")
 Signed-off-by: Colin Ian King <colin.i.king@gmail.com>
 Tested-by: Ping-Ke Shih <pkshih@realtek.com>
 Reviewed-by: Su Hui <suhui@nfschina.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20241106154642.1627886-1-colin.i.king@gmail.com
 ---
  drivers/net/wireless/realtek/rtlwifi/rtl8821ae/phy.c | 4 +++-
  1 file changed, 3 insertions(+), 1 deletion(-)
diff --git a/package/kernel/mac80211/patches/rtl/049-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch b/package/kernel/mac80211/patches/rtl/051-v6.14-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch
similarity index 73%
rename from package/kernel/mac80211/patches/rtl/049-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch
rename to package/kernel/mac80211/patches/rtl/051-v6.14-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch
index d4c3ef3495..1debe2dc73 100644
--- a/package/kernel/mac80211/patches/rtl/049-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch
+++ b/package/kernel/mac80211/patches/rtl/051-v6.14-wifi-rtw88-usb-Enable-RX-aggregation-for-8821au-8812.patch
@@ -1,7 +1,7 @@
-From 2b38362bd3b8e0a3691f0a8e82444a54f702e384 Mon Sep 17 00:00:00 2001
+From ce5dea83ee8f945203144fb891fdcb978216e45a Mon Sep 17 00:00:00 2001
 From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
-Date: Fri, 8 Nov 2024 01:43:50 +0200
-Subject: [PATCH 4/6] wifi: rtw88: usb: Enable RX aggregation for 8821au/8812au
+Date: Thu, 14 Nov 2024 17:48:09 +0200
+Subject: [PATCH] wifi: rtw88: usb: Enable RX aggregation for 8821au/8812au
 
 USB RX aggregation improves the RX speed on certain ARM systems, like
 the NanoPi NEO Core2. With RTL8811AU, before: 30 Mbps, after: 224 Mbps.
@@ -13,13 +13,15 @@ of 7 RTL8812AU frequently tries to aggregate more frames than will fit
 in 32768 bytes. Use a size of 6 instead.
 
 Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/63012163-a425-4b15-b830-43f279c06b73@gmail.com
 ---
- drivers/net/wireless/realtek/rtw88/usb.c | 30 ++++++++++++++++++++++++
- 1 file changed, 30 insertions(+)
+ drivers/net/wireless/realtek/rtw88/usb.c | 28 ++++++++++++++++++++++++
+ 1 file changed, 28 insertions(+)
 
 --- a/drivers/net/wireless/realtek/rtw88/usb.c
 +++ b/drivers/net/wireless/realtek/rtw88/usb.c
-@@ -789,6 +789,32 @@ static void rtw_usb_dynamic_rx_agg_v1(st
+@@ -789,6 +789,30 @@ static void rtw_usb_dynamic_rx_agg_v1(st
  	rtw_write16(rtwdev, REG_RXDMA_AGG_PG_TH, val16);
  }
  
@@ -29,7 +31,10 @@ Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
 +	u8 size, timeout;
 +	u16 val16;
 +
-+	if (rtwusb->udev->speed == USB_SPEED_SUPER) {
++	if (!enable) {
++		size = 0x0;
++		timeout = 0x1;
++	} else if (rtwusb->udev->speed == USB_SPEED_SUPER) {
 +		size = 0x6;
 +		timeout = 0x1a;
 +	} else {
@@ -37,11 +42,6 @@ Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
 +		timeout = 0x20;
 +	}
 +
-+	if (!enable) {
-+		size = 0x0;
-+		timeout = 0x1;
-+	}
-+
 +	val16 = u16_encode_bits(size, BIT_RXDMA_AGG_PG_TH) |
 +		u16_encode_bits(timeout, BIT_DMA_AGG_TO_V1);
 +
@@ -52,7 +52,7 @@ Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
  static void rtw_usb_dynamic_rx_agg(struct rtw_dev *rtwdev, bool enable)
  {
  	switch (rtwdev->chip->id) {
-@@ -797,6 +823,10 @@ static void rtw_usb_dynamic_rx_agg(struc
+@@ -797,6 +821,10 @@ static void rtw_usb_dynamic_rx_agg(struc
  	case RTW_CHIP_TYPE_8821C:
  		rtw_usb_dynamic_rx_agg_v1(rtwdev, enable);
  		break;
diff --git a/package/kernel/mac80211/patches/rtl/052-v6.14-wifi-rtw88-add-__packed-attribute-to-efuse-layout-st.patch b/package/kernel/mac80211/patches/rtl/052-v6.14-wifi-rtw88-add-__packed-attribute-to-efuse-layout-st.patch
new file mode 100644
index 0000000000..6132bb7d41
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/052-v6.14-wifi-rtw88-add-__packed-attribute-to-efuse-layout-st.patch
@@ -0,0 +1,195 @@
+From 0daa521a1c8c29ffbefe6530f0d276e74e2749d0 Mon Sep 17 00:00:00 2001
+From: Ping-Ke Shih <pkshih@realtek.com>
+Date: Thu, 12 Dec 2024 13:42:03 +0800
+Subject: [PATCH] wifi: rtw88: add __packed attribute to efuse layout struct
+
+The layout struct of efuse should not do address alignment by compiler.
+Otherwise it leads unexpected layout and size for certain arch suc as arm.
+In x86-64, the results are identical before and after this patch.
+
+Also adjust bit-field to prevent over adjacent byte to avoid warning:
+  rtw88/rtw8822b.h:66:1: note: offset of packed bit-field `res2` has changed in GCC 4.4
+   66 | } __packed;
+      | ^
+
+Reported-by: kernel test robot <lkp@intel.com>
+Closes: https://lore.kernel.org/oe-kbuild-all/202412120131.qk0x6OhE-lkp@intel.com/
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20241212054203.135046-1-pkshih@realtek.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h     | 4 ++--
+ drivers/net/wireless/realtek/rtw88/rtw8723x.h | 8 ++++----
+ drivers/net/wireless/realtek/rtw88/rtw8821c.h | 9 +++++----
+ drivers/net/wireless/realtek/rtw88/rtw8822b.h | 9 +++++----
+ drivers/net/wireless/realtek/rtw88/rtw8822c.h | 9 +++++----
+ 5 files changed, 21 insertions(+), 18 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -510,12 +510,12 @@ struct rtw_5g_txpwr_idx {
+ 	struct rtw_5g_vht_ns_pwr_idx_diff vht_2s_diff;
+ 	struct rtw_5g_vht_ns_pwr_idx_diff vht_3s_diff;
+ 	struct rtw_5g_vht_ns_pwr_idx_diff vht_4s_diff;
+-};
++} __packed;
+ 
+ struct rtw_txpwr_idx {
+ 	struct rtw_2g_txpwr_idx pwr_idx_2g;
+ 	struct rtw_5g_txpwr_idx pwr_idx_5g;
+-};
++} __packed;
+ 
+ struct rtw_channel_params {
+ 	u8 center_chan;
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723x.h
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723x.h
+@@ -47,7 +47,7 @@ struct rtw8723xe_efuse {
+ 	u8 device_id[2];
+ 	u8 sub_vendor_id[2];
+ 	u8 sub_device_id[2];
+-};
++} __packed;
+ 
+ struct rtw8723xu_efuse {
+ 	u8 res4[48];                    /* 0xd0 */
+@@ -56,12 +56,12 @@ struct rtw8723xu_efuse {
+ 	u8 usb_option;                  /* 0x104 */
+ 	u8 res5[2];			/* 0x105 */
+ 	u8 mac_addr[ETH_ALEN];          /* 0x107 */
+-};
++} __packed;
+ 
+ struct rtw8723xs_efuse {
+ 	u8 res4[0x4a];			/* 0xd0 */
+ 	u8 mac_addr[ETH_ALEN];		/* 0x11a */
+-};
++} __packed;
+ 
+ struct rtw8723x_efuse {
+ 	__le16 rtl_id;
+@@ -96,7 +96,7 @@ struct rtw8723x_efuse {
+ 		struct rtw8723xu_efuse u;
+ 		struct rtw8723xs_efuse s;
+ 	};
+-};
++} __packed;
+ 
+ #define RTW8723X_IQK_ADDA_REG_NUM	16
+ #define RTW8723X_IQK_MAC8_REG_NUM	3
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.h
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.h
+@@ -27,7 +27,7 @@ struct rtw8821cu_efuse {
+ 	u8 res11[0xcf];
+ 	u8 package_type;		/* 0x1fb */
+ 	u8 res12[0x4];
+-};
++} __packed;
+ 
+ struct rtw8821ce_efuse {
+ 	u8 mac_addr[ETH_ALEN];		/* 0xd0 */
+@@ -47,7 +47,8 @@ struct rtw8821ce_efuse {
+ 	u8 ltr_en:1;
+ 	u8 res1:2;
+ 	u8 obff:2;
+-	u8 res2:3;
++	u8 res2_1:1;
++	u8 res2_2:2;
+ 	u8 obff_cap:2;
+ 	u8 res3:4;
+ 	u8 res4[3];
+@@ -63,7 +64,7 @@ struct rtw8821ce_efuse {
+ 	u8 res6:1;
+ 	u8 port_t_power_on_value:5;
+ 	u8 res7;
+-};
++} __packed;
+ 
+ struct rtw8821cs_efuse {
+ 	u8 res4[0x4a];			/* 0xd0 */
+@@ -101,7 +102,7 @@ struct rtw8821c_efuse {
+ 		struct rtw8821cu_efuse u;
+ 		struct rtw8821cs_efuse s;
+ 	};
+-};
++} __packed;
+ 
+ static inline void
+ _rtw_write32s_mask(struct rtw_dev *rtwdev, u32 addr, u32 mask, u32 data)
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.h
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.h
+@@ -27,7 +27,7 @@ struct rtw8822bu_efuse {
+ 	u8 res11[0xcf];
+ 	u8 package_type;		/* 0x1fb */
+ 	u8 res12[0x4];
+-};
++} __packed;
+ 
+ struct rtw8822be_efuse {
+ 	u8 mac_addr[ETH_ALEN];		/* 0xd0 */
+@@ -47,7 +47,8 @@ struct rtw8822be_efuse {
+ 	u8 ltr_en:1;
+ 	u8 res1:2;
+ 	u8 obff:2;
+-	u8 res2:3;
++	u8 res2_1:1;
++	u8 res2_2:2;
+ 	u8 obff_cap:2;
+ 	u8 res3:4;
+ 	u8 res4[3];
+@@ -63,7 +64,7 @@ struct rtw8822be_efuse {
+ 	u8 res6:1;
+ 	u8 port_t_power_on_value:5;
+ 	u8 res7;
+-};
++} __packed;
+ 
+ struct rtw8822bs_efuse {
+ 	u8 res4[0x4a];			/* 0xd0 */
+@@ -103,7 +104,7 @@ struct rtw8822b_efuse {
+ 		struct rtw8822bu_efuse u;
+ 		struct rtw8822bs_efuse s;
+ 	};
+-};
++} __packed;
+ 
+ static inline void
+ _rtw_write32s_mask(struct rtw_dev *rtwdev, u32 addr, u32 mask, u32 data)
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.h
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.h
+@@ -14,7 +14,7 @@ struct rtw8822cu_efuse {
+ 	u8 res1[3];
+ 	u8 mac_addr[ETH_ALEN];		/* 0x157 */
+ 	u8 res2[0x3d];
+-};
++} __packed;
+ 
+ struct rtw8822cs_efuse {
+ 	u8 res0[0x4a];			/* 0x120 */
+@@ -39,7 +39,8 @@ struct rtw8822ce_efuse {
+ 	u8 ltr_en:1;
+ 	u8 res1:2;
+ 	u8 obff:2;
+-	u8 res2:3;
++	u8 res2_1:1;
++	u8 res2_2:2;
+ 	u8 obff_cap:2;
+ 	u8 res3:4;
+ 	u8 class_code[3];
+@@ -55,7 +56,7 @@ struct rtw8822ce_efuse {
+ 	u8 res6:1;
+ 	u8 port_t_power_on_value:5;
+ 	u8 res7;
+-};
++} __packed;
+ 
+ struct rtw8822c_efuse {
+ 	__le16 rtl_id;
+@@ -102,7 +103,7 @@ struct rtw8822c_efuse {
+ 		struct rtw8822cu_efuse u;
+ 		struct rtw8822cs_efuse s;
+ 	};
+-};
++} __packed;
+ 
+ enum rtw8822c_dpk_agc_phase {
+ 	RTW_DPK_GAIN_CHECK,
diff --git a/package/kernel/mac80211/patches/rtl/053-v6.14-wifi-rtw88-8812a-Support-RFE-type-2.patch b/package/kernel/mac80211/patches/rtl/053-v6.14-wifi-rtw88-8812a-Support-RFE-type-2.patch
new file mode 100644
index 0000000000..d59facb3f9
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/053-v6.14-wifi-rtw88-8812a-Support-RFE-type-2.patch
@@ -0,0 +1,28 @@
+From 59ab27a9f20f8de6f7989e8a8c3d97c04ed8199c Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 18 Dec 2024 02:13:22 +0200
+Subject: [PATCH] wifi: rtw88: 8812a: Support RFE type 2
+
+RF front end type 2 exists in the wild and can be treated like types
+0 and 1.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/2917c7fc-6d88-4007-b6a6-9130bd1991e5@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8812a.c | 3 +++
+ 1 file changed, 3 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812a.c
+@@ -985,6 +985,9 @@ static const struct rtw_rfe_def rtw8812a
+ 	[1] = { .phy_pg_tbl	= &rtw8812a_bb_pg_tbl,
+ 		.txpwr_lmt_tbl	= &rtw8812a_txpwr_lmt_tbl,
+ 		.pwr_track_tbl	= &rtw8812a_rtw_pwr_track_tbl, },
++	[2] = { .phy_pg_tbl	= &rtw8812a_bb_pg_tbl,
++		.txpwr_lmt_tbl	= &rtw8812a_txpwr_lmt_tbl,
++		.pwr_track_tbl	= &rtw8812a_rtw_pwr_track_tbl, },
+ 	[3] = { .phy_pg_tbl	= &rtw8812a_bb_pg_rfe3_tbl,
+ 		.txpwr_lmt_tbl	= &rtw8812a_txpwr_lmt_tbl,
+ 		.pwr_track_tbl	= &rtw8812a_rtw_pwr_track_rfe3_tbl, },
diff --git a/package/kernel/mac80211/patches/rtl/054-v6.14-wifi-rtw88-8821a-8812a-Set-ptct_efuse_size-to-0.patch b/package/kernel/mac80211/patches/rtl/054-v6.14-wifi-rtw88-8821a-8812a-Set-ptct_efuse_size-to-0.patch
new file mode 100644
index 0000000000..3b5dea793a
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/054-v6.14-wifi-rtw88-8821a-8812a-Set-ptct_efuse_size-to-0.patch
@@ -0,0 +1,51 @@
+From 74a72c367573ad521becf6cc4d649e14387b3c64 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 18 Dec 2024 02:16:11 +0200
+Subject: [PATCH] wifi: rtw88: 8821a/8812a: Set ptct_efuse_size to 0
+
+Some RTL8812AU devices fail to probe:
+
+[   12.478774] rtw_8812au 1-1.3:1.0: failed to dump efuse logical map
+[   12.487712] rtw_8812au 1-1.3:1.0: failed to setup chip efuse info
+[   12.487742] rtw_8812au 1-1.3:1.0: failed to setup chip information
+[   12.491077] rtw_8812au: probe of 1-1.3:1.0 failed with error -22
+
+It turns out these chips don't need to "protect" any bytes at the end of
+the efuse.
+
+The original value of 96 was copied from rtw8821c.c.
+
+No one reported any failures with RTL8821AU yet, but the vendor driver
+uses the same efuse reading code for both chips.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/1a477adb-60c3-463c-b158-3f86c94cb821@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8812a.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8821a.c | 2 +-
+ 2 files changed, 2 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812a.c
+@@ -1027,7 +1027,7 @@ const struct rtw_chip_info rtw8812a_hw_s
+ 	.rx_buf_desc_sz = 8,
+ 	.phy_efuse_size = 512,
+ 	.log_efuse_size = 512,
+-	.ptct_efuse_size = 96 + 1, /* TODO or just 18? */
++	.ptct_efuse_size = 0,
+ 	.txff_size = 131072,
+ 	.rxff_size = 16128,
+ 	.rsvd_drv_pg_num = 9,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821a.c
+@@ -1118,7 +1118,7 @@ const struct rtw_chip_info rtw8821a_hw_s
+ 	.rx_buf_desc_sz = 8,
+ 	.phy_efuse_size = 512,
+ 	.log_efuse_size = 512,
+-	.ptct_efuse_size = 96 + 1, /* TODO or just 18? */
++	.ptct_efuse_size = 0,
+ 	.txff_size = 65536,
+ 	.rxff_size = 16128,
+ 	.rsvd_drv_pg_num = 8,
diff --git a/package/kernel/mac80211/patches/rtl/055-v6.14-wifi-rtw88-usb-Copy-instead-of-cloning-the-RX-skb.patch b/package/kernel/mac80211/patches/rtl/055-v6.14-wifi-rtw88-usb-Copy-instead-of-cloning-the-RX-skb.patch
new file mode 100644
index 0000000000..30f13f9d38
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/055-v6.14-wifi-rtw88-usb-Copy-instead-of-cloning-the-RX-skb.patch
@@ -0,0 +1,130 @@
+From e9048e2935f7d797c2ba047c15b705b57c2fa99a Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Thu, 19 Dec 2024 00:33:20 +0200
+Subject: [PATCH] wifi: rtw88: usb: Copy instead of cloning the RX skb
+
+"iperf3 -c 192.168.0.1 -R --udp -b 0" shows about 40% of datagrams
+are lost. Many torrents don't download faster than 3 MiB/s, probably
+because the Bittorrent protocol uses UDP. This is somehow related to
+the use of skb_clone() in the RX path.
+
+Don't use skb_clone(). Instead allocate a new skb for each 802.11 frame
+received and copy the data from the big (32768 byte) skb.
+
+With this patch, "iperf3 -c 192.168.0.1 -R --udp -b 0" shows only 1-2%
+of datagrams are lost, and torrents can reach download speeds of 36
+MiB/s.
+
+Tested with RTL8812AU and RTL8822CU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/8c9d4f9d-ebd8-4dc0-a0c4-9ebe430521dd@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/usb.c | 52 ++++++++++++++----------
+ 1 file changed, 31 insertions(+), 21 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -7,6 +7,7 @@
+ #include <linux/mutex.h>
+ #include "main.h"
+ #include "debug.h"
++#include "mac.h"
+ #include "reg.h"
+ #include "tx.h"
+ #include "rx.h"
+@@ -547,49 +548,58 @@ static void rtw_usb_rx_handler(struct wo
+ {
+ 	struct rtw_usb *rtwusb = container_of(work, struct rtw_usb, rx_work);
+ 	struct rtw_dev *rtwdev = rtwusb->rtwdev;
+-	const struct rtw_chip_info *chip = rtwdev->chip;
+-	u32 pkt_desc_sz = chip->rx_pkt_desc_sz;
+ 	struct ieee80211_rx_status rx_status;
+-	u32 pkt_offset, next_pkt, urb_len;
+ 	struct rtw_rx_pkt_stat pkt_stat;
+-	struct sk_buff *next_skb;
++	struct sk_buff *rx_skb;
+ 	struct sk_buff *skb;
++	u32 pkt_desc_sz = rtwdev->chip->rx_pkt_desc_sz;
++	u32 max_skb_len = pkt_desc_sz + PHY_STATUS_SIZE * 8 +
++			  IEEE80211_MAX_MPDU_LEN_VHT_11454;
++	u32 pkt_offset, next_pkt, skb_len;
+ 	u8 *rx_desc;
+ 	int limit;
+ 
+ 	for (limit = 0; limit < 200; limit++) {
+-		skb = skb_dequeue(&rtwusb->rx_queue);
+-		if (!skb)
++		rx_skb = skb_dequeue(&rtwusb->rx_queue);
++		if (!rx_skb)
+ 			break;
+ 
+ 		if (skb_queue_len(&rtwusb->rx_queue) >= RTW_USB_MAX_RXQ_LEN) {
+ 			dev_dbg_ratelimited(rtwdev->dev, "failed to get rx_queue, overflow\n");
+-			dev_kfree_skb_any(skb);
++			dev_kfree_skb_any(rx_skb);
+ 			continue;
+ 		}
+ 
+-		urb_len = skb->len;
++		rx_desc = rx_skb->data;
+ 
+ 		do {
+-			rx_desc = skb->data;
+ 			rtw_rx_query_rx_desc(rtwdev, rx_desc, &pkt_stat,
+ 					     &rx_status);
+ 			pkt_offset = pkt_desc_sz + pkt_stat.drv_info_sz +
+ 				     pkt_stat.shift;
+ 
+-			next_pkt = round_up(pkt_stat.pkt_len + pkt_offset, 8);
++			skb_len = pkt_stat.pkt_len + pkt_offset;
++			if (skb_len > max_skb_len) {
++				rtw_dbg(rtwdev, RTW_DBG_USB,
++					"skipping too big packet: %u\n",
++					skb_len);
++				goto skip_packet;
++			}
++
++			skb = alloc_skb(skb_len, GFP_KERNEL);
++			if (!skb) {
++				rtw_dbg(rtwdev, RTW_DBG_USB,
++					"failed to allocate RX skb of size %u\n",
++					skb_len);
++				goto skip_packet;
++			}
+ 
+-			if (urb_len >= next_pkt + pkt_desc_sz)
+-				next_skb = skb_clone(skb, GFP_KERNEL);
+-			else
+-				next_skb = NULL;
++			skb_put_data(skb, rx_desc, skb_len);
+ 
+ 			if (pkt_stat.is_c2h) {
+-				skb_trim(skb, pkt_stat.pkt_len + pkt_offset);
+ 				rtw_fw_c2h_cmd_rx_irqsafe(rtwdev, pkt_offset, skb);
+ 			} else {
+ 				skb_pull(skb, pkt_offset);
+-				skb_trim(skb, pkt_stat.pkt_len);
+ 				rtw_update_rx_freq_for_invalid(rtwdev, skb,
+ 							       &rx_status,
+ 							       &pkt_stat);
+@@ -598,12 +608,12 @@ static void rtw_usb_rx_handler(struct wo
+ 				ieee80211_rx_irqsafe(rtwdev->hw, skb);
+ 			}
+ 
+-			skb = next_skb;
+-			if (skb)
+-				skb_pull(skb, next_pkt);
++skip_packet:
++			next_pkt = round_up(skb_len, 8);
++			rx_desc += next_pkt;
++		} while (rx_desc + pkt_desc_sz < rx_skb->data + rx_skb->len);
+ 
+-			urb_len -= next_pkt;
+-		} while (skb);
++		dev_kfree_skb_any(rx_skb);
+ 	}
+ }
+ 
diff --git a/package/kernel/mac80211/patches/rtl/058-v6.14-wifi-rtw88-Add-USB-PHY-configuration.patch b/package/kernel/mac80211/patches/rtl/058-v6.14-wifi-rtw88-Add-USB-PHY-configuration.patch
new file mode 100644
index 0000000000..606c0fd6fc
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/058-v6.14-wifi-rtw88-Add-USB-PHY-configuration.patch
@@ -0,0 +1,141 @@
+From 5b1b9545262b5126a3c2776e7e64ff29765cbe6e Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 1 Jan 2025 18:16:32 +0200
+Subject: [PATCH] wifi: rtw88: Add USB PHY configuration
+
+Add some extra configuration for USB devices. Currently only RTL8822BU
+version (cut) D needs this. The new code makes use of the existing
+usb3_param_8822b array from rtw8822b.c.
+
+A user reported that TP-Link Archer T3U in USB 3 mode was randomly
+disconnecting from USB:
+
+[ 26.036502] usb 2-2: new SuperSpeed USB device number 3 using xhci_hcd
+...
+[ 27.576491] usb 2-2: USB disconnect, device number 3
+[ 28.621528] usb 2-2: new SuperSpeed USB device number 4 using xhci_hcd
+...
+[ 45.984521] usb 2-2: USB disconnect, device number 4
+...
+[ 46.845585] usb 2-2: new SuperSpeed USB device number 5 using xhci_hcd
+...
+[ 94.400380] usb 2-2: USB disconnect, device number 5
+...
+[ 95.590421] usb 2-2: new SuperSpeed USB device number 6 using xhci_hcd
+
+This patch fixes that.
+
+Link: https://github.com/lwfinger/rtw88/issues/262
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/9d312b14-0146-4be8-9c50-ef432234db50@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/reg.h | 10 ++++
+ drivers/net/wireless/realtek/rtw88/usb.c | 68 ++++++++++++++++++++++++
+ 2 files changed, 78 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/reg.h
++++ b/drivers/net/wireless/realtek/rtw88/reg.h
+@@ -871,7 +871,17 @@
+ 
+ #define REG_USB_MOD	0xf008
+ #define REG_USB3_RXITV	0xf050
++#define REG_USB2_PHY_ADR	0xfe40
++#define REG_USB2_PHY_DAT	0xfe41
++#define REG_USB2_PHY_CMD	0xfe42
++#define BIT_USB2_PHY_CMD_TRG	0x81
+ #define REG_USB_HRPWM	0xfe58
++#define REG_USB3_PHY_ADR	0xff0c
++#define REG_USB3_PHY_DAT_L	0xff0d
++#define REG_USB3_PHY_DAT_H	0xff0e
++#define BIT_USB3_PHY_ADR_WR	BIT(7)
++#define BIT_USB3_PHY_ADR_RD	BIT(6)
++#define BIT_USB3_PHY_ADR_MASK	GENMASK(5, 0)
+ 
+ #define RF_MODE		0x00
+ #define RF_MODOPT	0x01
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -1079,6 +1079,71 @@ static int rtw_usb_switch_mode(struct rt
+ 		return rtw_usb_switch_mode_new(rtwdev);
+ }
+ 
++#define USB_REG_PAGE	0xf4
++#define USB_PHY_PAGE0	0x9b
++#define USB_PHY_PAGE1	0xbb
++
++static void rtw_usb_phy_write(struct rtw_dev *rtwdev, u8 addr, u16 data,
++			      enum usb_device_speed speed)
++{
++	if (speed == USB_SPEED_SUPER) {
++		rtw_write8(rtwdev, REG_USB3_PHY_DAT_L, data & 0xff);
++		rtw_write8(rtwdev, REG_USB3_PHY_DAT_H, data >> 8);
++		rtw_write8(rtwdev, REG_USB3_PHY_ADR, addr | BIT_USB3_PHY_ADR_WR);
++	} else if (speed == USB_SPEED_HIGH) {
++		rtw_write8(rtwdev, REG_USB2_PHY_DAT, data);
++		rtw_write8(rtwdev, REG_USB2_PHY_ADR, addr);
++		rtw_write8(rtwdev, REG_USB2_PHY_CMD, BIT_USB2_PHY_CMD_TRG);
++	}
++}
++
++static void rtw_usb_page_switch(struct rtw_dev *rtwdev,
++				enum usb_device_speed speed, u8 page)
++{
++	if (speed == USB_SPEED_SUPER)
++		return;
++
++	rtw_usb_phy_write(rtwdev, USB_REG_PAGE, page, speed);
++}
++
++static void rtw_usb_phy_cfg(struct rtw_dev *rtwdev,
++			    enum usb_device_speed speed)
++{
++	const struct rtw_intf_phy_para *para = NULL;
++	u16 offset;
++
++	if (!rtwdev->chip->intf_table)
++		return;
++
++	if (speed == USB_SPEED_SUPER)
++		para = rtwdev->chip->intf_table->usb3_para;
++	else if (speed == USB_SPEED_HIGH)
++		para = rtwdev->chip->intf_table->usb2_para;
++
++	if (!para)
++		return;
++
++	for ( ; para->offset != 0xffff; para++) {
++		if (!(para->cut_mask & BIT(rtwdev->hal.cut_version)))
++			continue;
++
++		offset = para->offset;
++
++		if (para->ip_sel == RTW_IP_SEL_MAC) {
++			rtw_write8(rtwdev, offset, para->value);
++		} else {
++			if (offset > 0x100)
++				rtw_usb_page_switch(rtwdev, speed, USB_PHY_PAGE1);
++			else
++				rtw_usb_page_switch(rtwdev, speed, USB_PHY_PAGE0);
++
++			offset &= 0xff;
++
++			rtw_usb_phy_write(rtwdev, offset, para->value, speed);
++		}
++	}
++}
++
+ int rtw_usb_probe(struct usb_interface *intf, const struct usb_device_id *id)
+ {
+ 	struct rtw_dev *rtwdev;
+@@ -1134,6 +1199,9 @@ int rtw_usb_probe(struct usb_interface *
+ 		goto err_destroy_rxwq;
+ 	}
+ 
++	rtw_usb_phy_cfg(rtwdev, USB_SPEED_HIGH);
++	rtw_usb_phy_cfg(rtwdev, USB_SPEED_SUPER);
++
+ 	ret = rtw_usb_switch_mode(rtwdev);
+ 	if (ret) {
+ 		/* Not a fail, but we do need to skip rtw_register_hw. */
diff --git a/package/kernel/mac80211/patches/rtl/059-v6.14-wifi-rtw88-Delete-rf_type-member-of-struct-rtw_sta_i.patch b/package/kernel/mac80211/patches/rtl/059-v6.14-wifi-rtw88-Delete-rf_type-member-of-struct-rtw_sta_i.patch
new file mode 100644
index 0000000000..6a4998e783
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/059-v6.14-wifi-rtw88-Delete-rf_type-member-of-struct-rtw_sta_i.patch
@@ -0,0 +1,60 @@
+From 5ad483955acc85dc91b88c7b76dc1429e8ba33bc Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 1 Jan 2025 18:27:35 +0200
+Subject: [PATCH] wifi: rtw88: Delete rf_type member of struct rtw_sta_info
+
+It's not used for anything.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/b80f7904-c6b4-4d12-a5f9-69ab9b965732@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c | 9 ++-------
+ drivers/net/wireless/realtek/rtw88/main.h | 1 -
+ 2 files changed, 2 insertions(+), 8 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -1217,7 +1217,6 @@ void rtw_update_sta_info(struct rtw_dev
+ 	u8 wireless_set;
+ 	u8 bw_mode;
+ 	u8 rate_id;
+-	u8 rf_type = RF_1T1R;
+ 	u8 stbc_en = 0;
+ 	u8 ldpc_en = 0;
+ 	u8 tx_num = 1;
+@@ -1302,13 +1301,10 @@ void rtw_update_sta_info(struct rtw_dev
+ 		break;
+ 	}
+ 
+-	if (sta->deflink.vht_cap.vht_supported && ra_mask & 0xffc00000) {
++	if (sta->deflink.vht_cap.vht_supported && ra_mask & 0xffc00000)
+ 		tx_num = 2;
+-		rf_type = RF_2T2R;
+-	} else if (sta->deflink.ht_cap.ht_supported && ra_mask & 0xfff00000) {
++	else if (sta->deflink.ht_cap.ht_supported && ra_mask & 0xfff00000)
+ 		tx_num = 2;
+-		rf_type = RF_2T2R;
+-	}
+ 
+ 	rate_id = get_rate_id(wireless_set, bw_mode, tx_num);
+ 
+@@ -1319,7 +1315,6 @@ void rtw_update_sta_info(struct rtw_dev
+ 	si->bw_mode = bw_mode;
+ 	si->stbc_en = stbc_en;
+ 	si->ldpc_en = ldpc_en;
+-	si->rf_type = rf_type;
+ 	si->sgi_enable = is_support_sgi;
+ 	si->vht_enable = is_vht_enable;
+ 	si->ra_mask = ra_mask;
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -757,7 +757,6 @@ struct rtw_sta_info {
+ 	u8 mac_id;
+ 	u8 rate_id;
+ 	enum rtw_bandwidth bw_mode;
+-	enum rtw_rf_type rf_type;
+ 	u8 stbc_en:2;
+ 	u8 ldpc_en:2;
+ 	bool sgi_enable;
diff --git a/package/kernel/mac80211/patches/rtl/060-v6.14-wifi-rtw88-8703b-Fix-RX-TX-issues.patch b/package/kernel/mac80211/patches/rtl/060-v6.14-wifi-rtw88-8703b-Fix-RX-TX-issues.patch
new file mode 100644
index 0000000000..0a512a3859
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/060-v6.14-wifi-rtw88-8703b-Fix-RX-TX-issues.patch
@@ -0,0 +1,59 @@
+From a806a8160a0fcaff368bb510c8a52eff37faf727 Mon Sep 17 00:00:00 2001
+From: Vasily Khoruzhick <anarsoul@gmail.com>
+Date: Thu, 2 Jan 2025 23:50:53 -0800
+Subject: [PATCH] wifi: rtw88: 8703b: Fix RX/TX issues
+
+Fix 3 typos in 8703b driver. 2 typos in calibration routines are not
+fatal and do not seem to have any impact, just fix them to match vendor
+driver.
+
+However the last one in rtw8703b_set_channel_bb() clears too many bits
+in REG_OFDM0_TX_PSD_NOISE, causing TX and RX issues (neither rate goes
+above MCS0-MCS1). Vendor driver clears only 2 most significant bits.
+
+With the last typo fixed, the driver is able to reach MCS7 on Pinebook
+
+Cc: stable@vger.kernel.org
+Fixes: 9bb762b3a957 ("wifi: rtw88: Add definitions for 8703b chip")
+Signed-off-by: Vasily Khoruzhick <anarsoul@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Tested-by: Fiona Klute <fiona.klute@gmx.de>
+Tested-by: Andrey Skvortsov <andrej.skvortzov@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250103075107.1337533-1-anarsoul@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8703b.c | 8 ++++----
+ 1 file changed, 4 insertions(+), 4 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8703b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8703b.c
+@@ -903,7 +903,7 @@ static void rtw8703b_set_channel_bb(stru
+ 		rtw_write32_mask(rtwdev, REG_FPGA0_RFMOD, BIT_MASK_RFMOD, 0x0);
+ 		rtw_write32_mask(rtwdev, REG_FPGA1_RFMOD, BIT_MASK_RFMOD, 0x0);
+ 		rtw_write32_mask(rtwdev, REG_OFDM0_TX_PSD_NOISE,
+-				 GENMASK(31, 20), 0x0);
++				 GENMASK(31, 30), 0x0);
+ 		rtw_write32(rtwdev, REG_BBRX_DFIR, 0x4A880000);
+ 		rtw_write32(rtwdev, REG_OFDM0_A_TX_AFE, 0x19F60000);
+ 		break;
+@@ -1198,9 +1198,9 @@ static u8 rtw8703b_iqk_rx_path(struct rt
+ 	rtw_write32(rtwdev, REG_RXIQK_TONE_A_11N, 0x38008c1c);
+ 	rtw_write32(rtwdev, REG_TX_IQK_TONE_B, 0x38008c1c);
+ 	rtw_write32(rtwdev, REG_RX_IQK_TONE_B, 0x38008c1c);
+-	rtw_write32(rtwdev, REG_TXIQK_PI_A_11N, 0x8216000f);
++	rtw_write32(rtwdev, REG_TXIQK_PI_A_11N, 0x8214030f);
+ 	rtw_write32(rtwdev, REG_RXIQK_PI_A_11N, 0x28110000);
+-	rtw_write32(rtwdev, REG_TXIQK_PI_B, 0x28110000);
++	rtw_write32(rtwdev, REG_TXIQK_PI_B, 0x82110000);
+ 	rtw_write32(rtwdev, REG_RXIQK_PI_B, 0x28110000);
+ 
+ 	/* LOK setting */
+@@ -1372,7 +1372,7 @@ void rtw8703b_iqk_fill_a_matrix(struct r
+ 		return;
+ 
+ 	tmp_rx_iqi |= FIELD_PREP(BIT_MASK_RXIQ_S1_X, result[IQK_S1_RX_X]);
+-	tmp_rx_iqi |= FIELD_PREP(BIT_MASK_RXIQ_S1_Y1, result[IQK_S1_RX_X]);
++	tmp_rx_iqi |= FIELD_PREP(BIT_MASK_RXIQ_S1_Y1, result[IQK_S1_RX_Y]);
+ 	rtw_write32(rtwdev, REG_A_RXIQI, tmp_rx_iqi);
+ 	rtw_write32_mask(rtwdev, REG_RXIQK_MATRIX_LSB_11N, BIT_MASK_RXIQ_S1_Y2,
+ 			 BIT_SET_RXIQ_S1_Y2(result[IQK_S1_RX_Y]));
diff --git a/package/kernel/mac80211/patches/rtl/061-v6.14-wifi-rtw88-sdio-Fix-disconnection-after-beacon-loss.patch b/package/kernel/mac80211/patches/rtl/061-v6.14-wifi-rtw88-sdio-Fix-disconnection-after-beacon-loss.patch
new file mode 100644
index 0000000000..790dfe0420
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/061-v6.14-wifi-rtw88-sdio-Fix-disconnection-after-beacon-loss.patch
@@ -0,0 +1,31 @@
+From fb2fcfbe5eef9ae26b0425978435ae1308951e51 Mon Sep 17 00:00:00 2001
+From: Fiona Klute <fiona.klute@gmx.de>
+Date: Mon, 6 Jan 2025 15:54:34 +0200
+Subject: [PATCH] wifi: rtw88: sdio: Fix disconnection after beacon loss
+
+This is the equivalent of commit 28818b4d871b ("wifi: rtw88: usb: Fix
+disconnection after beacon loss") for SDIO chips.
+Tested on Pinephone (RTL8723CS), random disconnections became rare,
+instead of a frequent nuisance.
+
+Cc: stable@vger.kernel.org
+Signed-off-by: Fiona Klute <fiona.klute@gmx.de>
+Tested-by: Vasily Khoruzhick <anarsoul@gmail.com> # Tested on Pinebook
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250106135434.35936-1-fiona.klute@gmx.de
+---
+ drivers/net/wireless/realtek/rtw88/sdio.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -1192,6 +1192,8 @@ static void rtw_sdio_indicate_tx_status(
+ 	struct ieee80211_tx_info *info = IEEE80211_SKB_CB(skb);
+ 	struct ieee80211_hw *hw = rtwdev->hw;
+ 
++	skb_pull(skb, rtwdev->chip->tx_pkt_desc_sz);
++
+ 	/* enqueue to wait for tx report */
+ 	if (info->flags & IEEE80211_TX_CTL_REQ_TX_STATUS) {
+ 		rtw_tx_report_enqueue(rtwdev, skb, tx_data->sn);
diff --git a/package/kernel/mac80211/patches/rtl/062-v6.14-wifi-rtw88-Add-support-for-LED-blinking.patch b/package/kernel/mac80211/patches/rtl/062-v6.14-wifi-rtw88-Add-support-for-LED-blinking.patch
new file mode 100644
index 0000000000..b261d02e3f
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/062-v6.14-wifi-rtw88-Add-support-for-LED-blinking.patch
@@ -0,0 +1,424 @@
+From 4b6652bc6d8d5fb0648b3a7a16ef8af4e0345bcd Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 8 Jan 2025 13:41:23 +0200
+Subject: [PATCH] wifi: rtw88: Add support for LED blinking
+
+Register a struct led_classdev with the kernel's LED subsystem and
+create a throughput-based trigger for it. Then mac80211 makes the LED
+blink.
+
+Tested with Tenda U12 (RTL8812AU), Tenda U9 (RTL8811CU), TP-Link Archer
+T2U Nano (RTL8811AU), TP-Link Archer T3U Plus (RTL8812BU), Edimax
+EW-7611UCB (RTL8821AU), LM842 (RTL8822CU).
+
+Also tested with devices which don't have LEDs: the laptop's internal
+RTL8822CE and a no-name RTL8723DU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/6c43451f-ab2f-4e76-ac6e-ff5a18dd981d@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/Makefile   |  2 +
+ drivers/net/wireless/realtek/rtw88/led.c      | 73 +++++++++++++++++++
+ drivers/net/wireless/realtek/rtw88/led.h      | 25 +++++++
+ drivers/net/wireless/realtek/rtw88/main.c     | 12 ++-
+ drivers/net/wireless/realtek/rtw88/main.h     |  5 ++
+ drivers/net/wireless/realtek/rtw88/reg.h      | 12 +++
+ drivers/net/wireless/realtek/rtw88/rtw8812a.c | 17 +++++
+ drivers/net/wireless/realtek/rtw88/rtw8821a.c | 26 +++++++
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c | 19 +++++
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c | 19 +++++
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c | 19 +++++
+ 11 files changed, 227 insertions(+), 2 deletions(-)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/led.c
+ create mode 100644 drivers/net/wireless/realtek/rtw88/led.h
+
+--- a/drivers/net/wireless/realtek/rtw88/Makefile
++++ b/drivers/net/wireless/realtek/rtw88/Makefile
+@@ -20,6 +20,8 @@ rtw88_core-y += main.o \
+ 
+ rtw88_core-$(CONFIG_PM) += wow.o
+ 
++rtw88_core-$(CONFIG_LEDS_CLASS) += led.o
++
+ obj-$(CPTCFG_RTW88_8822B)	+= rtw88_8822b.o
+ rtw88_8822b-objs		:= rtw8822b.o rtw8822b_table.o
+ 
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/led.c
+@@ -0,0 +1,73 @@
++// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#include "main.h"
++#include "debug.h"
++#include "led.h"
++
++static int rtw_led_set_blocking(struct led_classdev *led,
++				enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++
++	rtwdev->chip->ops->led_set(led, brightness);
++
++	return 0;
++}
++
++void rtw_led_init(struct rtw_dev *rtwdev)
++{
++	static const struct ieee80211_tpt_blink rtw_tpt_blink[] = {
++		{ .throughput = 0 * 1024, .blink_time = 334 },
++		{ .throughput = 1 * 1024, .blink_time = 260 },
++		{ .throughput = 5 * 1024, .blink_time = 220 },
++		{ .throughput = 10 * 1024, .blink_time = 190 },
++		{ .throughput = 20 * 1024, .blink_time = 170 },
++		{ .throughput = 50 * 1024, .blink_time = 150 },
++		{ .throughput = 70 * 1024, .blink_time = 130 },
++		{ .throughput = 100 * 1024, .blink_time = 110 },
++		{ .throughput = 200 * 1024, .blink_time = 80 },
++		{ .throughput = 300 * 1024, .blink_time = 50 },
++	};
++	struct led_classdev *led = &rtwdev->led_cdev;
++	int err;
++
++	if (!rtwdev->chip->ops->led_set)
++		return;
++
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE)
++		led->brightness_set = rtwdev->chip->ops->led_set;
++	else
++		led->brightness_set_blocking = rtw_led_set_blocking;
++
++	snprintf(rtwdev->led_name, sizeof(rtwdev->led_name),
++		 "rtw88-%s", dev_name(rtwdev->dev));
++
++	led->name = rtwdev->led_name;
++	led->max_brightness = LED_ON;
++	led->default_trigger =
++		ieee80211_create_tpt_led_trigger(rtwdev->hw,
++						 IEEE80211_TPT_LEDTRIG_FL_RADIO,
++						 rtw_tpt_blink,
++						 ARRAY_SIZE(rtw_tpt_blink));
++
++	err = led_classdev_register(rtwdev->dev, led);
++	if (err) {
++		rtw_warn(rtwdev, "Failed to register the LED, error %d\n", err);
++		return;
++	}
++
++	rtwdev->led_registered = true;
++}
++
++void rtw_led_deinit(struct rtw_dev *rtwdev)
++{
++	struct led_classdev *led = &rtwdev->led_cdev;
++
++	if (!rtwdev->led_registered)
++		return;
++
++	rtwdev->chip->ops->led_set(led, LED_OFF);
++	led_classdev_unregister(led);
++}
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/led.h
+@@ -0,0 +1,25 @@
++/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#ifndef __RTW_LED_H
++#define __RTW_LED_H
++
++#ifdef CONFIG_LEDS_CLASS
++
++void rtw_led_init(struct rtw_dev *rtwdev);
++void rtw_led_deinit(struct rtw_dev *rtwdev);
++
++#else
++
++static inline void rtw_led_init(struct rtw_dev *rtwdev)
++{
++}
++
++static inline void rtw_led_deinit(struct rtw_dev *rtwdev)
++{
++}
++
++#endif
++
++#endif
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -19,6 +19,7 @@
+ #include "bf.h"
+ #include "sar.h"
+ #include "sdio.h"
++#include "led.h"
+ 
+ bool rtw_disable_lps_deep_mode;
+ EXPORT_SYMBOL(rtw_disable_lps_deep_mode);
+@@ -2292,16 +2293,18 @@ int rtw_register_hw(struct rtw_dev *rtwd
+ 		return ret;
+ 	}
+ 
++	rtw_led_init(rtwdev);
++
+ 	ret = ieee80211_register_hw(hw);
+ 	if (ret) {
+ 		rtw_err(rtwdev, "failed to register hw\n");
+-		return ret;
++		goto led_deinit;
+ 	}
+ 
+ 	ret = rtw_regd_hint(rtwdev);
+ 	if (ret) {
+ 		rtw_err(rtwdev, "failed to hint regd\n");
+-		return ret;
++		goto led_deinit;
+ 	}
+ 
+ 	rtw_debugfs_init(rtwdev);
+@@ -2310,6 +2313,10 @@ int rtw_register_hw(struct rtw_dev *rtwd
+ 	rtwdev->bf_info.bfer_su_cnt = 0;
+ 
+ 	return 0;
++
++led_deinit:
++	rtw_led_deinit(rtwdev);
++	return ret;
+ }
+ EXPORT_SYMBOL(rtw_register_hw);
+ 
+@@ -2320,6 +2327,7 @@ void rtw_unregister_hw(struct rtw_dev *r
+ 	ieee80211_unregister_hw(hw);
+ 	rtw_unset_supported_band(hw, chip);
+ 	rtw_debugfs_deinit(rtwdev);
++	rtw_led_deinit(rtwdev);
+ }
+ EXPORT_SYMBOL(rtw_unregister_hw);
+ 
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -887,6 +887,7 @@ struct rtw_chip_ops {
+ 			       bool is_tx2_path);
+ 	void (*config_txrx_mode)(struct rtw_dev *rtwdev, u8 tx_path,
+ 				 u8 rx_path, bool is_tx2_path);
++	void (*led_set)(struct led_classdev *led, enum led_brightness brightness);
+ 	/* for USB/SDIO only */
+ 	void (*fill_txdesc_checksum)(struct rtw_dev *rtwdev,
+ 				     struct rtw_tx_pkt_info *pkt_info,
+@@ -2097,6 +2098,10 @@ struct rtw_dev {
+ 	struct completion fw_scan_density;
+ 	bool ap_active;
+ 
++	bool led_registered;
++	char led_name[32];
++	struct led_classdev led_cdev;
++
+ 	/* hci related data, must be last */
+ 	u8 priv[] __aligned(sizeof(void *));
+ };
+--- a/drivers/net/wireless/realtek/rtw88/reg.h
++++ b/drivers/net/wireless/realtek/rtw88/reg.h
+@@ -78,7 +78,19 @@
+ #define BIT_PAPE_SEL_EN		BIT(25)
+ #define BIT_DPDT_WL_SEL		BIT(24)
+ #define BIT_DPDT_SEL_EN		BIT(23)
++#define BIT_GPIO13_14_WL_CTRL_EN	BIT(22)
++#define BIT_LED2_SV		BIT(19)
++#define BIT_LED2_CM		GENMASK(18, 16)
++#define BIT_LED1_SV		BIT(11)
++#define BIT_LED1_CM		GENMASK(10, 8)
++#define BIT_LED0_SV		BIT(3)
++#define BIT_LED0_CM		GENMASK(2, 0)
++#define BIT_LED_MODE_SW_CTRL	0
++#define BIT_LED_MODE_RX		6
++#define BIT_LED_MODE_TX		4
++#define BIT_LED_MODE_TRX	2
+ #define REG_LEDCFG2		0x004E
++#define REG_GPIO_PIN_CTRL_2	0x0060
+ #define REG_PAD_CTRL1		0x0064
+ #define BIT_BT_BTG_SEL		BIT(31)
+ #define BIT_PAPE_WLBT_SEL	BIT(29)
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812a.c
+@@ -868,6 +868,22 @@ static void rtw8812a_pwr_track(struct rt
+ 	dm_info->pwr_trk_triggered = false;
+ }
+ 
++static void rtw8812a_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u8 ledcfg;
++
++	ledcfg = rtw_read8(rtwdev, REG_LED_CFG);
++	ledcfg &= BIT(6) | BIT(4);
++	ledcfg |= BIT(5);
++
++	if (brightness == LED_OFF)
++		ledcfg |= BIT(3);
++
++	rtw_write8(rtwdev, REG_LED_CFG, ledcfg);
++}
++
+ static void rtw8812a_fill_txdesc_checksum(struct rtw_dev *rtwdev,
+ 					  struct rtw_tx_pkt_info *pkt_info,
+ 					  u8 *txdesc)
+@@ -916,6 +932,7 @@ static const struct rtw_chip_ops rtw8812
+ 	.config_bfee		= NULL,
+ 	.set_gid_table		= NULL,
+ 	.cfg_csi_rate		= NULL,
++	.led_set		= rtw8812a_led_set,
+ 	.fill_txdesc_checksum	= rtw8812a_fill_txdesc_checksum,
+ 	.coex_set_init		= rtw8812a_coex_cfg_init,
+ 	.coex_set_ant_switch	= NULL,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821a.c
+@@ -706,6 +706,31 @@ static void rtw8821a_pwr_track(struct rt
+ 	dm_info->pwr_trk_triggered = false;
+ }
+ 
++static void rtw8821a_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u32 gpio8_cfg;
++	u8 ledcfg;
++
++	if (brightness == LED_OFF) {
++		gpio8_cfg = rtw_read32(rtwdev, REG_GPIO_PIN_CTRL_2);
++		gpio8_cfg &= ~BIT(24);
++		gpio8_cfg |= BIT(16) | BIT(8);
++		rtw_write32(rtwdev, REG_GPIO_PIN_CTRL_2, gpio8_cfg);
++	} else {
++		ledcfg = rtw_read8(rtwdev, REG_LED_CFG + 2);
++		gpio8_cfg = rtw_read32(rtwdev, REG_GPIO_PIN_CTRL_2);
++
++		ledcfg &= BIT(7) | BIT(6);
++		rtw_write8(rtwdev, REG_LED_CFG + 2, ledcfg);
++
++		gpio8_cfg &= ~(BIT(24) | BIT(8));
++		gpio8_cfg |= BIT(16);
++		rtw_write32(rtwdev, REG_GPIO_PIN_CTRL_2, gpio8_cfg);
++	}
++}
++
+ static void rtw8821a_fill_txdesc_checksum(struct rtw_dev *rtwdev,
+ 					  struct rtw_tx_pkt_info *pkt_info,
+ 					  u8 *txdesc)
+@@ -853,6 +878,7 @@ static const struct rtw_chip_ops rtw8821
+ 	.config_bfee		= NULL,
+ 	.set_gid_table		= NULL,
+ 	.cfg_csi_rate		= NULL,
++	.led_set		= rtw8821a_led_set,
+ 	.fill_txdesc_checksum	= rtw8821a_fill_txdesc_checksum,
+ 	.coex_set_init		= rtw8821a_coex_cfg_init,
+ 	.coex_set_ant_switch	= rtw8821a_coex_cfg_ant_switch,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -1206,6 +1206,24 @@ static void rtw8821c_phy_cck_pd_set(stru
+ 			 dm_info->cck_pd_default + new_lvl * 2);
+ }
+ 
++static void rtw8821c_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u32 ledcfg;
++
++	ledcfg = rtw_read32(rtwdev, REG_LED_CFG);
++	u32p_replace_bits(&ledcfg, BIT_LED_MODE_SW_CTRL, BIT_LED2_CM);
++	ledcfg &= ~BIT_GPIO13_14_WL_CTRL_EN;
++
++	if (brightness == LED_OFF)
++		ledcfg |= BIT_LED2_SV;
++	else
++		ledcfg &= ~BIT_LED2_SV;
++
++	rtw_write32(rtwdev, REG_LED_CFG, ledcfg);
++}
++
+ static void rtw8821c_fill_txdesc_checksum(struct rtw_dev *rtwdev,
+ 					  struct rtw_tx_pkt_info *pkt_info,
+ 					  u8 *txdesc)
+@@ -1655,6 +1673,7 @@ static const struct rtw_chip_ops rtw8821
+ 	.config_bfee		= rtw8821c_bf_config_bfee,
+ 	.set_gid_table		= rtw_bf_set_gid_table,
+ 	.cfg_csi_rate		= rtw_bf_cfg_csi_rate,
++	.led_set		= rtw8821c_led_set,
+ 	.fill_txdesc_checksum	= rtw8821c_fill_txdesc_checksum,
+ 
+ 	.coex_set_init		= rtw8821c_coex_cfg_init,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -1566,6 +1566,24 @@ static void rtw8822b_adaptivity(struct r
+ 	rtw_phy_set_edcca_th(rtwdev, l2h, h2l);
+ }
+ 
++static void rtw8822b_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u32 ledcfg;
++
++	ledcfg = rtw_read32(rtwdev, REG_LED_CFG);
++	u32p_replace_bits(&ledcfg, BIT_LED_MODE_SW_CTRL, BIT_LED2_CM);
++	ledcfg &= ~BIT_GPIO13_14_WL_CTRL_EN;
++
++	if (brightness == LED_OFF)
++		ledcfg |= BIT_LED2_SV;
++	else
++		ledcfg &= ~BIT_LED2_SV;
++
++	rtw_write32(rtwdev, REG_LED_CFG, ledcfg);
++}
++
+ static void rtw8822b_fill_txdesc_checksum(struct rtw_dev *rtwdev,
+ 					  struct rtw_tx_pkt_info *pkt_info,
+ 					  u8 *txdesc)
+@@ -2146,6 +2164,7 @@ static const struct rtw_chip_ops rtw8822
+ 	.cfg_csi_rate		= rtw_bf_cfg_csi_rate,
+ 	.adaptivity_init	= rtw8822b_adaptivity_init,
+ 	.adaptivity		= rtw8822b_adaptivity,
++	.led_set		= rtw8822b_led_set,
+ 	.fill_txdesc_checksum	= rtw8822b_fill_txdesc_checksum,
+ 
+ 	.coex_set_init		= rtw8822b_coex_cfg_init,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -4537,6 +4537,24 @@ static void rtw8822c_adaptivity(struct r
+ 	rtw_phy_set_edcca_th(rtwdev, l2h, h2l);
+ }
+ 
++static void rtw8822c_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u32 ledcfg;
++
++	ledcfg = rtw_read32(rtwdev, REG_LED_CFG);
++	u32p_replace_bits(&ledcfg, BIT_LED_MODE_SW_CTRL, BIT_LED2_CM);
++	ledcfg &= ~BIT_GPIO13_14_WL_CTRL_EN;
++
++	if (brightness == LED_OFF)
++		ledcfg |= BIT_LED2_SV;
++	else
++		ledcfg &= ~BIT_LED2_SV;
++
++	rtw_write32(rtwdev, REG_LED_CFG, ledcfg);
++}
++
+ static void rtw8822c_fill_txdesc_checksum(struct rtw_dev *rtwdev,
+ 					  struct rtw_tx_pkt_info *pkt_info,
+ 					  u8 *txdesc)
+@@ -4964,6 +4982,7 @@ static const struct rtw_chip_ops rtw8822
+ 	.cfo_track		= rtw8822c_cfo_track,
+ 	.config_tx_path		= rtw8822c_config_tx_path,
+ 	.config_txrx_mode	= rtw8822c_config_trx_mode,
++	.led_set		= rtw8822c_led_set,
+ 	.fill_txdesc_checksum	= rtw8822c_fill_txdesc_checksum,
+ 
+ 	.coex_set_init		= rtw8822c_coex_cfg_init,
diff --git a/package/kernel/mac80211/patches/rtl/063-v6.14-wifi-rtw88-add-RTW88_LEDS-depends-on-LEDS_CLASS-to-K.patch b/package/kernel/mac80211/patches/rtl/063-v6.14-wifi-rtw88-add-RTW88_LEDS-depends-on-LEDS_CLASS-to-K.patch
new file mode 100644
index 0000000000..f1f09fde1a
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/063-v6.14-wifi-rtw88-add-RTW88_LEDS-depends-on-LEDS_CLASS-to-K.patch
@@ -0,0 +1,73 @@
+From b4bfbc50b1b92a0815800eb1231f73bfc917af03 Mon Sep 17 00:00:00 2001
+From: Ping-Ke Shih <pkshih@realtek.com>
+Date: Thu, 16 Jan 2025 20:04:24 +0800
+Subject: [PATCH] wifi: rtw88: add RTW88_LEDS depends on LEDS_CLASS to Kconfig
+
+When using allmodconfig, .config has CONFIG_LEDS_CLASS=m but
+autoconf.h has CONFIG_LEDS_CLASS_MODULE (additional suffix _MODULE)
+instead of CONFIG_LEDS_CLASS, which condition CONFIG_LEDS_CLASS in
+rtw88/led.h can't work properly.
+
+Add RTW88_LEDS to Kconfig, and use it as condition to fix this problem.
+
+drivers/net/wireless/realtek/rtw88/led.c:19:6: error: redefinition of 'rtw_led_init'
+   19 | void rtw_led_init(struct rtw_dev *rtwdev)
+      |      ^~~~~~~~~~~~
+In file included from drivers/net/wireless/realtek/rtw88/led.c:7:
+drivers/net/wireless/realtek/rtw88/led.h:15:20: note: previous definition of 'rtw_led_init' with type 'void(struct rtw_dev *)'
+   15 | static inline void rtw_led_init(struct rtw_dev *rtwdev)
+      |                    ^~~~~~~~~~~~
+drivers/net/wireless/realtek/rtw88/led.c:64:6: error: redefinition of 'rtw_led_deinit'
+   64 | void rtw_led_deinit(struct rtw_dev *rtwdev)
+      |      ^~~~~~~~~~~~~~
+drivers/net/wireless/realtek/rtw88/led.h:19:20: note: previous definition of 'rtw_led_deinit' with type 'void(struct rtw_dev *)'
+   19 | static inline void rtw_led_deinit(struct rtw_dev *rtwdev)
+      |                    ^~~~~~~~~~~~~~
+
+Reported-by: Stephen Rothwell <sfr@canb.auug.org.au>
+Closes: https://lore.kernel.org/linux-wireless/e19a87ad9cd54bfa9907f3a043b25d30@realtek.com/T/#me407832de1040ce22e53517bcb18e322ad0e2260
+Fixes: 4b6652bc6d8d ("wifi: rtw88: Add support for LED blinking")
+Cc: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Kalle Valo <kvalo@kernel.org>
+Link: https://patch.msgid.link/20250116120424.13174-1-pkshih@realtek.com
+---
+ drivers/net/wireless/realtek/rtw88/Kconfig  | 5 +++++
+ drivers/net/wireless/realtek/rtw88/Makefile | 2 +-
+ drivers/net/wireless/realtek/rtw88/led.h    | 2 +-
+ 3 files changed, 7 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/Kconfig
++++ b/drivers/net/wireless/realtek/rtw88/Kconfig
+@@ -267,4 +267,9 @@ config RTW88_DEBUGFS
+ 
+ 	  If unsure, say Y to simplify debug problems
+ 
++config RTW88_LEDS
++	bool
++	depends on LEDS_CLASS=y || LEDS_CLASS=MAC80211
++	default y
++
+ endif
+--- a/drivers/net/wireless/realtek/rtw88/Makefile
++++ b/drivers/net/wireless/realtek/rtw88/Makefile
+@@ -20,7 +20,7 @@ rtw88_core-y += main.o \
+ 
+ rtw88_core-$(CONFIG_PM) += wow.o
+ 
+-rtw88_core-$(CONFIG_LEDS_CLASS) += led.o
++rtw88_core-$(CPTCFG_RTW88_LEDS) += led.o
+ 
+ obj-$(CPTCFG_RTW88_8822B)	+= rtw88_8822b.o
+ rtw88_8822b-objs		:= rtw8822b.o rtw8822b_table.o
+--- a/drivers/net/wireless/realtek/rtw88/led.h
++++ b/drivers/net/wireless/realtek/rtw88/led.h
+@@ -5,7 +5,7 @@
+ #ifndef __RTW_LED_H
+ #define __RTW_LED_H
+ 
+-#ifdef CONFIG_LEDS_CLASS
++#ifdef CPTCFG_RTW88_LEDS
+ 
+ void rtw_led_init(struct rtw_dev *rtwdev);
+ void rtw_led_deinit(struct rtw_dev *rtwdev);
diff --git a/package/kernel/mac80211/patches/rtl/064-v6.14.9-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch b/package/kernel/mac80211/patches/rtl/064-v6.14.9-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
new file mode 100644
index 0000000000..3b3550d9be
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/064-v6.14.9-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
@@ -0,0 +1,68 @@
+From 00451eb3bec763f708e7e58326468c1e575e5a66 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Sun, 26 Jan 2025 16:03:11 +0200
+Subject: [PATCH] wifi: rtw88: Don't use static local variable in
+ rtw8822b_set_tx_power_index_by_rate
+
+Some users want to plug two identical USB devices at the same time.
+This static variable could theoretically cause them to use incorrect
+TX power values.
+
+Move the variable to the caller and pass a pointer to it to
+rtw8822b_set_tx_power_index_by_rate().
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/8a60f581-0ab5-4d98-a97d-dd83b605008f@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c | 14 ++++++++------
+ 1 file changed, 8 insertions(+), 6 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -935,11 +935,11 @@ static void query_phy_status(struct rtw_
+ }
+ 
+ static void
+-rtw8822b_set_tx_power_index_by_rate(struct rtw_dev *rtwdev, u8 path, u8 rs)
++rtw8822b_set_tx_power_index_by_rate(struct rtw_dev *rtwdev, u8 path,
++				    u8 rs, u32 *phy_pwr_idx)
+ {
+ 	struct rtw_hal *hal = &rtwdev->hal;
+ 	static const u32 offset_txagc[2] = {0x1d00, 0x1d80};
+-	static u32 phy_pwr_idx;
+ 	u8 rate, rate_idx, pwr_index, shift;
+ 	int j;
+ 
+@@ -947,12 +947,12 @@ rtw8822b_set_tx_power_index_by_rate(stru
+ 		rate = rtw_rate_section[rs][j];
+ 		pwr_index = hal->tx_pwr_tbl[path][rate];
+ 		shift = rate & 0x3;
+-		phy_pwr_idx |= ((u32)pwr_index << (shift * 8));
++		*phy_pwr_idx |= ((u32)pwr_index << (shift * 8));
+ 		if (shift == 0x3) {
+ 			rate_idx = rate & 0xfc;
+ 			rtw_write32(rtwdev, offset_txagc[path] + rate_idx,
+-				    phy_pwr_idx);
+-			phy_pwr_idx = 0;
++				    *phy_pwr_idx);
++			*phy_pwr_idx = 0;
+ 		}
+ 	}
+ }
+@@ -960,11 +960,13 @@ rtw8822b_set_tx_power_index_by_rate(stru
+ static void rtw8822b_set_tx_power_index(struct rtw_dev *rtwdev)
+ {
+ 	struct rtw_hal *hal = &rtwdev->hal;
++	u32 phy_pwr_idx = 0;
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+ 		for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++)
+-			rtw8822b_set_tx_power_index_by_rate(rtwdev, path, rs);
++			rtw8822b_set_tx_power_index_by_rate(rtwdev, path, rs,
++							    &phy_pwr_idx);
+ 	}
+ }
+ 
diff --git a/package/kernel/mac80211/patches/rtl/065-v6.15-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch b/package/kernel/mac80211/patches/rtl/065-v6.15-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
new file mode 100644
index 0000000000..ff04eead91
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/065-v6.15-wifi-rtw88-Don-t-use-static-local-variable-in-rtw882.patch
@@ -0,0 +1,71 @@
+From 0d1d165eff9d6cfad51113e18d9d8c9a8de27d6d Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Sun, 26 Jan 2025 16:04:21 +0200
+Subject: [PATCH] wifi: rtw88: Don't use static local variable in
+ rtw8821c_set_tx_power_index_by_rate
+
+Some users want to plug two identical USB devices at the same time.
+This static variable could theoretically cause them to use incorrect
+TX power values.
+
+Move the variable to the caller and pass a pointer to it to
+rtw8821c_set_tx_power_index_by_rate().
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/fe42858c-9b9f-4f03-9aaa-737472c2cd90@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c | 14 ++++++++------
+ 1 file changed, 8 insertions(+), 6 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -680,11 +680,11 @@ static void query_phy_status(struct rtw_
+ }
+ 
+ static void
+-rtw8821c_set_tx_power_index_by_rate(struct rtw_dev *rtwdev, u8 path, u8 rs)
++rtw8821c_set_tx_power_index_by_rate(struct rtw_dev *rtwdev, u8 path,
++				    u8 rs, u32 *phy_pwr_idx)
+ {
+ 	struct rtw_hal *hal = &rtwdev->hal;
+ 	static const u32 offset_txagc[2] = {0x1d00, 0x1d80};
+-	static u32 phy_pwr_idx;
+ 	u8 rate, rate_idx, pwr_index, shift;
+ 	int j;
+ 
+@@ -692,12 +692,12 @@ rtw8821c_set_tx_power_index_by_rate(stru
+ 		rate = rtw_rate_section[rs][j];
+ 		pwr_index = hal->tx_pwr_tbl[path][rate];
+ 		shift = rate & 0x3;
+-		phy_pwr_idx |= ((u32)pwr_index << (shift * 8));
++		*phy_pwr_idx |= ((u32)pwr_index << (shift * 8));
+ 		if (shift == 0x3 || rate == DESC_RATEVHT1SS_MCS9) {
+ 			rate_idx = rate & 0xfc;
+ 			rtw_write32(rtwdev, offset_txagc[path] + rate_idx,
+-				    phy_pwr_idx);
+-			phy_pwr_idx = 0;
++				    *phy_pwr_idx);
++			*phy_pwr_idx = 0;
+ 		}
+ 	}
+ }
+@@ -705,6 +705,7 @@ rtw8821c_set_tx_power_index_by_rate(stru
+ static void rtw8821c_set_tx_power_index(struct rtw_dev *rtwdev)
+ {
+ 	struct rtw_hal *hal = &rtwdev->hal;
++	u32 phy_pwr_idx = 0;
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+@@ -712,7 +713,8 @@ static void rtw8821c_set_tx_power_index(
+ 			if (rs == RTW_RATE_SECTION_HT_2S ||
+ 			    rs == RTW_RATE_SECTION_VHT_2S)
+ 				continue;
+-			rtw8821c_set_tx_power_index_by_rate(rtwdev, path, rs);
++			rtw8821c_set_tx_power_index_by_rate(rtwdev, path, rs,
++							    &phy_pwr_idx);
+ 		}
+ 	}
+ }
diff --git a/package/kernel/mac80211/patches/rtl/066-v6.15-wifi-rtw88-Fix-a-typo-of-debug-message-in-rtw8723d_i.patch b/package/kernel/mac80211/patches/rtl/066-v6.15-wifi-rtw88-Fix-a-typo-of-debug-message-in-rtw8723d_i.patch
new file mode 100644
index 0000000000..a2404bafe8
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/066-v6.15-wifi-rtw88-Fix-a-typo-of-debug-message-in-rtw8723d_i.patch
@@ -0,0 +1,39 @@
+From 105dc94233e48ff30e572a50fb39d7e3dec810fa Mon Sep 17 00:00:00 2001
+From: Andrew Kreimer <algonell@gmail.com>
+Date: Mon, 3 Feb 2025 20:08:27 +0200
+Subject: [PATCH] wifi: rtw88: Fix a typo of debug message in
+ rtw8723d_iqk_check_tx_failed()
+
+There is a typo in debug messages:
+ - afer -> after
+
+Fix it via codespell.
+
+Signed-off-by: Andrew Kreimer <algonell@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250203180913.5435-1-algonell@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8723d.c | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723d.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723d.c
+@@ -444,7 +444,7 @@ static u8 rtw8723d_iqk_check_tx_failed(s
+ 		rtw_read32(rtwdev, REG_IQK_RES_TX),
+ 		rtw_read32(rtwdev, REG_IQK_RES_TY));
+ 	rtw_dbg(rtwdev, RTW_DBG_RFK,
+-		"[IQK] 0xe90(before IQK)= 0x%x, 0xe98(afer IQK) = 0x%x\n",
++		"[IQK] 0xe90(before IQK)= 0x%x, 0xe98(after IQK) = 0x%x\n",
+ 		rtw_read32(rtwdev, 0xe90),
+ 		rtw_read32(rtwdev, 0xe98));
+ 
+@@ -472,7 +472,7 @@ static u8 rtw8723d_iqk_check_rx_failed(s
+ 		rtw_read32(rtwdev, REG_IQK_RES_RY));
+ 
+ 	rtw_dbg(rtwdev, RTW_DBG_RFK,
+-		"[IQK] 0xea0(before IQK)= 0x%x, 0xea8(afer IQK) = 0x%x\n",
++		"[IQK] 0xea0(before IQK)= 0x%x, 0xea8(after IQK) = 0x%x\n",
+ 		rtw_read32(rtwdev, 0xea0),
+ 		rtw_read32(rtwdev, 0xea8));
+ 
diff --git a/package/kernel/mac80211/patches/rtl/067-v6.14.9-wifi-rtw88-Fix-__rtw_download_firmware-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/067-v6.14.9-wifi-rtw88-Fix-__rtw_download_firmware-for-RTL8814AU.patch
new file mode 100644
index 0000000000..4de1255764
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/067-v6.14.9-wifi-rtw88-Fix-__rtw_download_firmware-for-RTL8814AU.patch
@@ -0,0 +1,39 @@
+From 8425f5c8f04dbcf11ade78f984a494fc0b90e7a0 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:36:56 +0200
+Subject: [PATCH] wifi: rtw88: Fix __rtw_download_firmware() for RTL8814AU
+
+Don't call ltecoex_read_reg() and ltecoex_reg_write() when the
+ltecoex_addr member of struct rtw_chip_info is NULL. The RTL8814AU
+doesn't have this feature.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/55b5641f-094e-4f94-9f79-ac053733f2cf@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/mac.c | 6 ++++--
+ 1 file changed, 4 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/mac.c
++++ b/drivers/net/wireless/realtek/rtw88/mac.c
+@@ -784,7 +784,8 @@ static int __rtw_download_firmware(struc
+ 	if (!check_firmware_size(data, size))
+ 		return -EINVAL;
+ 
+-	if (!ltecoex_read_reg(rtwdev, 0x38, &ltecoex_bckp))
++	if (rtwdev->chip->ltecoex_addr &&
++	    !ltecoex_read_reg(rtwdev, 0x38, &ltecoex_bckp))
+ 		return -EBUSY;
+ 
+ 	wlan_cpu_enable(rtwdev, false);
+@@ -802,7 +803,8 @@ static int __rtw_download_firmware(struc
+ 
+ 	wlan_cpu_enable(rtwdev, true);
+ 
+-	if (!ltecoex_reg_write(rtwdev, 0x38, ltecoex_bckp)) {
++	if (rtwdev->chip->ltecoex_addr &&
++	    !ltecoex_reg_write(rtwdev, 0x38, ltecoex_bckp)) {
+ 		ret = -EBUSY;
+ 		goto dlfw_fail;
+ 	}
diff --git a/package/kernel/mac80211/patches/rtl/068-v6.14.9-wifi-rtw88-Fix-download_firmware_validate-for-RTL881.patch b/package/kernel/mac80211/patches/rtl/068-v6.14.9-wifi-rtw88-Fix-download_firmware_validate-for-RTL881.patch
new file mode 100644
index 0000000000..8ff1dc4e3e
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/068-v6.14.9-wifi-rtw88-Fix-download_firmware_validate-for-RTL881.patch
@@ -0,0 +1,39 @@
+From 9e8243025cc06abc975c876dffda052073207ab3 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:37:36 +0200
+Subject: [PATCH] wifi: rtw88: Fix download_firmware_validate() for RTL8814AU
+
+After the firmware is uploaded, download_firmware_validate() checks some
+bits in REG_MCUFW_CTRL to see if everything went okay. The
+RTL8814AU power on sequence sets bits 13 and 12 to 2, which this
+function does not expect, so it thinks the firmware upload failed.
+
+Make download_firmware_validate() ignore bits 13 and 12.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/049d2887-22fc-47b7-9e59-62627cb525f8@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/reg.h | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/reg.h
++++ b/drivers/net/wireless/realtek/rtw88/reg.h
+@@ -130,6 +130,7 @@
+ #define BIT_SHIFT_ROM_PGE	16
+ #define BIT_FW_INIT_RDY		BIT(15)
+ #define BIT_FW_DW_RDY		BIT(14)
++#define BIT_CPU_CLK_SEL		(BIT(12) | BIT(13))
+ #define BIT_RPWM_TOGGLE		BIT(7)
+ #define BIT_RAM_DL_SEL		BIT(7)	/* legacy only */
+ #define BIT_DMEM_CHKSUM_OK	BIT(6)
+@@ -147,7 +148,7 @@
+ 				 BIT_CHECK_SUM_OK)
+ #define FW_READY_LEGACY		(BIT_MCUFWDL_RDY | BIT_FWDL_CHK_RPT |	       \
+ 				 BIT_WINTINI_RDY | BIT_RAM_DL_SEL)
+-#define FW_READY_MASK		0xffff
++#define FW_READY_MASK		(0xffff & ~BIT_CPU_CLK_SEL)
+ 
+ #define REG_MCU_TST_CFG		0x84
+ #define VAL_FW_TRIGGER		0x1
diff --git a/package/kernel/mac80211/patches/rtl/069-v6.15-wifi-rtw88-Extend-struct-rtw_pwr_track_tbl-for-RTL88.patch b/package/kernel/mac80211/patches/rtl/069-v6.15-wifi-rtw88-Extend-struct-rtw_pwr_track_tbl-for-RTL88.patch
new file mode 100644
index 0000000000..c6ac2818dd
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/069-v6.15-wifi-rtw88-Extend-struct-rtw_pwr_track_tbl-for-RTL88.patch
@@ -0,0 +1,46 @@
+From 62f726848da42554e6d270dfda17ed19bfa3456f Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:38:17 +0200
+Subject: [PATCH] wifi: rtw88: Extend struct rtw_pwr_track_tbl for RTL8814AU
+
+Currently this struct has the members required for chips with 2 RF
+paths. Add more members to support chips with 4 RF paths, like the
+RTL8814AU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/be5a73f4-a0fe-43d6-9457-930cde199284@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h | 12 ++++++++++++
+ 1 file changed, 12 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -1130,14 +1130,26 @@ struct rtw_rfe_def {
+  * For 2G there are cck rate and ofdm rate with different settings.
+  */
+ struct rtw_pwr_track_tbl {
++	const u8 *pwrtrk_5gd_n[RTW_PWR_TRK_5G_NUM];
++	const u8 *pwrtrk_5gd_p[RTW_PWR_TRK_5G_NUM];
++	const u8 *pwrtrk_5gc_n[RTW_PWR_TRK_5G_NUM];
++	const u8 *pwrtrk_5gc_p[RTW_PWR_TRK_5G_NUM];
+ 	const u8 *pwrtrk_5gb_n[RTW_PWR_TRK_5G_NUM];
+ 	const u8 *pwrtrk_5gb_p[RTW_PWR_TRK_5G_NUM];
+ 	const u8 *pwrtrk_5ga_n[RTW_PWR_TRK_5G_NUM];
+ 	const u8 *pwrtrk_5ga_p[RTW_PWR_TRK_5G_NUM];
++	const u8 *pwrtrk_2gd_n;
++	const u8 *pwrtrk_2gd_p;
++	const u8 *pwrtrk_2gc_n;
++	const u8 *pwrtrk_2gc_p;
+ 	const u8 *pwrtrk_2gb_n;
+ 	const u8 *pwrtrk_2gb_p;
+ 	const u8 *pwrtrk_2ga_n;
+ 	const u8 *pwrtrk_2ga_p;
++	const u8 *pwrtrk_2g_cckd_n;
++	const u8 *pwrtrk_2g_cckd_p;
++	const u8 *pwrtrk_2g_cckc_n;
++	const u8 *pwrtrk_2g_cckc_p;
+ 	const u8 *pwrtrk_2g_cckb_n;
+ 	const u8 *pwrtrk_2g_cckb_p;
+ 	const u8 *pwrtrk_2g_ccka_n;
diff --git a/package/kernel/mac80211/patches/rtl/070-v6.15-wifi-rtw88-Extend-rf_base_addr-and-rf_sipi_addr-for-.patch b/package/kernel/mac80211/patches/rtl/070-v6.15-wifi-rtw88-Extend-rf_base_addr-and-rf_sipi_addr-for-.patch
new file mode 100644
index 0000000000..ad80a275f1
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/070-v6.15-wifi-rtw88-Extend-rf_base_addr-and-rf_sipi_addr-for-.patch
@@ -0,0 +1,32 @@
+From d80e7d9b6ba38102f92559dbb647330216ea290b Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:38:43 +0200
+Subject: [PATCH] wifi: rtw88: Extend rf_base_addr and rf_sipi_addr for
+ RTL8814AU
+
+These members of struct rtw_chip_info each have a size of 2. Increase
+their size to 4, which is the number of RF paths the RTL8814AU has.
+
+This is required to read and write the RF registers of the RTL8814AU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/7a4d8209-b8af-4943-b5de-f53d6edf591a@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h | 4 ++--
+ 1 file changed, 2 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -1239,8 +1239,8 @@ struct rtw_chip_info {
+ 
+ 	const struct rtw_hw_reg *dig;
+ 	const struct rtw_hw_reg *dig_cck;
+-	u32 rf_base_addr[2];
+-	u32 rf_sipi_addr[2];
++	u32 rf_base_addr[RTW_RF_PATH_MAX];
++	u32 rf_sipi_addr[RTW_RF_PATH_MAX];
+ 	const struct rtw_rf_sipi_addr *rf_sipi_read_addr;
+ 	u8 fix_rf_phy_num;
+ 	const struct rtw_ltecoex_addr *ltecoex_addr;
diff --git a/package/kernel/mac80211/patches/rtl/071-v6.14.9-wifi-rtw88-Extend-rtw_fw_send_ra_info-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/071-v6.14.9-wifi-rtw88-Extend-rtw_fw_send_ra_info-for-RTL8814AU.patch
new file mode 100644
index 0000000000..9366a54cb5
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/071-v6.14.9-wifi-rtw88-Extend-rtw_fw_send_ra_info-for-RTL8814AU.patch
@@ -0,0 +1,70 @@
+From 8f0076726b66a70727a1bef5c087c60291e90ad8 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:39:29 +0200
+Subject: [PATCH] wifi: rtw88: Extend rtw_fw_send_ra_info() for RTL8814AU
+
+The existing code is suitable for chips with up to 2 spatial streams.
+Inform the firmware about the rates it's allowed to use when
+transmitting 3 spatial streams.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/08e2f328-1aab-4e50-93ac-c1e5dd9541ac@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/fw.c   | 15 +++++++++++++++
+ drivers/net/wireless/realtek/rtw88/fw.h   |  1 +
+ drivers/net/wireless/realtek/rtw88/main.h |  1 +
+ 3 files changed, 17 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/fw.c
++++ b/drivers/net/wireless/realtek/rtw88/fw.c
+@@ -736,6 +736,7 @@ void rtw_fw_send_ra_info(struct rtw_dev
+ {
+ 	u8 h2c_pkt[H2C_PKT_SIZE] = {0};
+ 	bool disable_pt = true;
++	u32 mask_hi;
+ 
+ 	SET_H2C_CMD_ID_CLASS(h2c_pkt, H2C_CMD_RA_INFO);
+ 
+@@ -756,6 +757,20 @@ void rtw_fw_send_ra_info(struct rtw_dev
+ 	si->init_ra_lv = 0;
+ 
+ 	rtw_fw_send_h2c_command(rtwdev, h2c_pkt);
++
++	if (rtwdev->chip->id != RTW_CHIP_TYPE_8814A)
++		return;
++
++	SET_H2C_CMD_ID_CLASS(h2c_pkt, H2C_CMD_RA_INFO_HI);
++
++	mask_hi = si->ra_mask >> 32;
++
++	SET_RA_INFO_RA_MASK0(h2c_pkt, (mask_hi & 0xff));
++	SET_RA_INFO_RA_MASK1(h2c_pkt, (mask_hi & 0xff00) >> 8);
++	SET_RA_INFO_RA_MASK2(h2c_pkt, (mask_hi & 0xff0000) >> 16);
++	SET_RA_INFO_RA_MASK3(h2c_pkt, (mask_hi & 0xff000000) >> 24);
++
++	rtw_fw_send_h2c_command(rtwdev, h2c_pkt);
+ }
+ 
+ void rtw_fw_media_status_report(struct rtw_dev *rtwdev, u8 mac_id, bool connect)
+--- a/drivers/net/wireless/realtek/rtw88/fw.h
++++ b/drivers/net/wireless/realtek/rtw88/fw.h
+@@ -557,6 +557,7 @@ static inline void rtw_h2c_pkt_set_heade
+ #define H2C_CMD_DEFAULT_PORT		0x2c
+ #define H2C_CMD_RA_INFO			0x40
+ #define H2C_CMD_RSSI_MONITOR		0x42
++#define H2C_CMD_RA_INFO_HI		0x46
+ #define H2C_CMD_BCN_FILTER_OFFLOAD_P0	0x56
+ #define H2C_CMD_BCN_FILTER_OFFLOAD_P1	0x57
+ #define H2C_CMD_WL_PHY_INFO		0x58
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -191,6 +191,7 @@ enum rtw_chip_type {
+ 	RTW_CHIP_TYPE_8703B,
+ 	RTW_CHIP_TYPE_8821A,
+ 	RTW_CHIP_TYPE_8812A,
++	RTW_CHIP_TYPE_8814A,
+ };
+ 
+ enum rtw_tx_queue_type {
diff --git a/package/kernel/mac80211/patches/rtl/072-v6.15-wifi-rtw88-Constify-some-more-structs-and-arrays.patch b/package/kernel/mac80211/patches/rtl/072-v6.15-wifi-rtw88-Constify-some-more-structs-and-arrays.patch
new file mode 100644
index 0000000000..6d3b4e61f9
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/072-v6.15-wifi-rtw88-Constify-some-more-structs-and-arrays.patch
@@ -0,0 +1,213 @@
+From e66f3b5c7535bb508e9c561a047b32de4ddc1cda Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:40:22 +0200
+Subject: [PATCH] wifi: rtw88: Constify some more structs and arrays
+
+These structs and arrays are never modified, so make them const:
+
+rtw_band_2ghz
+rtw_band_5ghz
+rtw_pci_tx_queue_idx_addr
+rtw_pci_ops
+rtw_cck_rates
+rtw_ofdm_rates
+rtw_ht_1s_rates
+rtw_ht_2s_rates
+rtw_vht_1s_rates
+rtw_vht_2s_rates
+rtw_rate_section
+rtw_rate_size
+rtw_sdio_ops
+rtw_usb_ops
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/502f124e-ccf3-4c09-80a4-1e5c5304822b@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c |  4 ++--
+ drivers/net/wireless/realtek/rtw88/main.h |  2 +-
+ drivers/net/wireless/realtek/rtw88/pci.c  |  4 ++--
+ drivers/net/wireless/realtek/rtw88/phy.c  | 26 ++++++++++++++---------
+ drivers/net/wireless/realtek/rtw88/phy.h  | 16 +++++++-------
+ drivers/net/wireless/realtek/rtw88/sdio.c |  2 +-
+ drivers/net/wireless/realtek/rtw88/usb.c  |  2 +-
+ 7 files changed, 31 insertions(+), 25 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -136,7 +136,7 @@ u16 rtw_desc_to_bitrate(u8 desc_rate)
+ 	return rate.bitrate;
+ }
+ 
+-static struct ieee80211_supported_band rtw_band_2ghz = {
++static const struct ieee80211_supported_band rtw_band_2ghz = {
+ 	.band = NL80211_BAND_2GHZ,
+ 
+ 	.channels = rtw_channeltable_2g,
+@@ -149,7 +149,7 @@ static struct ieee80211_supported_band r
+ 	.vht_cap = {0},
+ };
+ 
+-static struct ieee80211_supported_band rtw_band_5ghz = {
++static const struct ieee80211_supported_band rtw_band_5ghz = {
+ 	.band = NL80211_BAND_5GHZ,
+ 
+ 	.channels = rtw_channeltable_5g,
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -61,7 +61,7 @@ enum rtw_hci_type {
+ };
+ 
+ struct rtw_hci {
+-	struct rtw_hci_ops *ops;
++	const struct rtw_hci_ops *ops;
+ 	enum rtw_hci_type type;
+ 
+ 	u32 rpwm_addr;
+--- a/drivers/net/wireless/realtek/rtw88/pci.c
++++ b/drivers/net/wireless/realtek/rtw88/pci.c
+@@ -20,7 +20,7 @@ module_param_named(disable_aspm, rtw_pci
+ MODULE_PARM_DESC(disable_msi, "Set Y to disable MSI interrupt support");
+ MODULE_PARM_DESC(disable_aspm, "Set Y to disable PCI ASPM support");
+ 
+-static u32 rtw_pci_tx_queue_idx_addr[] = {
++static const u32 rtw_pci_tx_queue_idx_addr[] = {
+ 	[RTW_TX_QUEUE_BK]	= RTK_PCI_TXBD_IDX_BKQ,
+ 	[RTW_TX_QUEUE_BE]	= RTK_PCI_TXBD_IDX_BEQ,
+ 	[RTW_TX_QUEUE_VI]	= RTK_PCI_TXBD_IDX_VIQ,
+@@ -1591,7 +1591,7 @@ static void rtw_pci_destroy(struct rtw_d
+ 	rtw_pci_io_unmapping(rtwdev, pdev);
+ }
+ 
+-static struct rtw_hci_ops rtw_pci_ops = {
++static const struct rtw_hci_ops rtw_pci_ops = {
+ 	.tx_write = rtw_pci_tx_write,
+ 	.tx_kick_off = rtw_pci_tx_kick_off,
+ 	.flush_queues = rtw_pci_flush_queues,
+--- a/drivers/net/wireless/realtek/rtw88/phy.c
++++ b/drivers/net/wireless/realtek/rtw88/phy.c
+@@ -52,44 +52,50 @@ static const u32 db_invert_table[12][8]
+ 	 1995262315,	2511886432U,	3162277660U,	3981071706U}
+ };
+ 
+-u8 rtw_cck_rates[] = { DESC_RATE1M, DESC_RATE2M, DESC_RATE5_5M, DESC_RATE11M };
+-u8 rtw_ofdm_rates[] = {
++const u8 rtw_cck_rates[] = { DESC_RATE1M, DESC_RATE2M, DESC_RATE5_5M, DESC_RATE11M };
++
++const u8 rtw_ofdm_rates[] = {
+ 	DESC_RATE6M,  DESC_RATE9M,  DESC_RATE12M,
+ 	DESC_RATE18M, DESC_RATE24M, DESC_RATE36M,
+ 	DESC_RATE48M, DESC_RATE54M
+ };
+-u8 rtw_ht_1s_rates[] = {
++
++const u8 rtw_ht_1s_rates[] = {
+ 	DESC_RATEMCS0, DESC_RATEMCS1, DESC_RATEMCS2,
+ 	DESC_RATEMCS3, DESC_RATEMCS4, DESC_RATEMCS5,
+ 	DESC_RATEMCS6, DESC_RATEMCS7
+ };
+-u8 rtw_ht_2s_rates[] = {
++
++const u8 rtw_ht_2s_rates[] = {
+ 	DESC_RATEMCS8,  DESC_RATEMCS9,  DESC_RATEMCS10,
+ 	DESC_RATEMCS11, DESC_RATEMCS12, DESC_RATEMCS13,
+ 	DESC_RATEMCS14, DESC_RATEMCS15
+ };
+-u8 rtw_vht_1s_rates[] = {
++
++const u8 rtw_vht_1s_rates[] = {
+ 	DESC_RATEVHT1SS_MCS0, DESC_RATEVHT1SS_MCS1,
+ 	DESC_RATEVHT1SS_MCS2, DESC_RATEVHT1SS_MCS3,
+ 	DESC_RATEVHT1SS_MCS4, DESC_RATEVHT1SS_MCS5,
+ 	DESC_RATEVHT1SS_MCS6, DESC_RATEVHT1SS_MCS7,
+ 	DESC_RATEVHT1SS_MCS8, DESC_RATEVHT1SS_MCS9
+ };
+-u8 rtw_vht_2s_rates[] = {
++
++const u8 rtw_vht_2s_rates[] = {
+ 	DESC_RATEVHT2SS_MCS0, DESC_RATEVHT2SS_MCS1,
+ 	DESC_RATEVHT2SS_MCS2, DESC_RATEVHT2SS_MCS3,
+ 	DESC_RATEVHT2SS_MCS4, DESC_RATEVHT2SS_MCS5,
+ 	DESC_RATEVHT2SS_MCS6, DESC_RATEVHT2SS_MCS7,
+ 	DESC_RATEVHT2SS_MCS8, DESC_RATEVHT2SS_MCS9
+ };
+-u8 *rtw_rate_section[RTW_RATE_SECTION_MAX] = {
++
++const u8 * const rtw_rate_section[RTW_RATE_SECTION_MAX] = {
+ 	rtw_cck_rates, rtw_ofdm_rates,
+ 	rtw_ht_1s_rates, rtw_ht_2s_rates,
+ 	rtw_vht_1s_rates, rtw_vht_2s_rates
+ };
+ EXPORT_SYMBOL(rtw_rate_section);
+ 
+-u8 rtw_rate_size[RTW_RATE_SECTION_MAX] = {
++const u8 rtw_rate_size[RTW_RATE_SECTION_MAX] = {
+ 	ARRAY_SIZE(rtw_cck_rates),
+ 	ARRAY_SIZE(rtw_ofdm_rates),
+ 	ARRAY_SIZE(rtw_ht_1s_rates),
+@@ -2214,7 +2220,7 @@ static void rtw_phy_set_tx_power_index_b
+ {
+ 	struct rtw_hal *hal = &rtwdev->hal;
+ 	u8 regd = rtw_regd_get(rtwdev);
+-	u8 *rates;
++	const u8 *rates;
+ 	u8 size;
+ 	u8 rate;
+ 	u8 pwr_idx;
+@@ -2274,7 +2280,7 @@ EXPORT_SYMBOL(rtw_phy_set_tx_power_level
+ 
+ static void
+ rtw_phy_tx_power_by_rate_config_by_path(struct rtw_hal *hal, u8 path,
+-					u8 rs, u8 size, u8 *rates)
++					u8 rs, u8 size, const u8 *rates)
+ {
+ 	u8 rate;
+ 	u8 base_idx, rate_idx;
+--- a/drivers/net/wireless/realtek/rtw88/phy.h
++++ b/drivers/net/wireless/realtek/rtw88/phy.h
+@@ -7,14 +7,14 @@
+ 
+ #include "debug.h"
+ 
+-extern u8 rtw_cck_rates[];
+-extern u8 rtw_ofdm_rates[];
+-extern u8 rtw_ht_1s_rates[];
+-extern u8 rtw_ht_2s_rates[];
+-extern u8 rtw_vht_1s_rates[];
+-extern u8 rtw_vht_2s_rates[];
+-extern u8 *rtw_rate_section[];
+-extern u8 rtw_rate_size[];
++extern const u8 rtw_cck_rates[];
++extern const u8 rtw_ofdm_rates[];
++extern const u8 rtw_ht_1s_rates[];
++extern const u8 rtw_ht_2s_rates[];
++extern const u8 rtw_vht_1s_rates[];
++extern const u8 rtw_vht_2s_rates[];
++extern const u8 * const rtw_rate_section[];
++extern const u8 rtw_rate_size[];
+ 
+ void rtw_phy_init(struct rtw_dev *rtwdev);
+ void rtw_phy_dynamic_mechanism(struct rtw_dev *rtwdev);
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -1147,7 +1147,7 @@ static void rtw_sdio_declaim(struct rtw_
+ 	sdio_release_host(sdio_func);
+ }
+ 
+-static struct rtw_hci_ops rtw_sdio_ops = {
++static const struct rtw_hci_ops rtw_sdio_ops = {
+ 	.tx_write = rtw_sdio_tx_write,
+ 	.tx_kick_off = rtw_sdio_tx_kick_off,
+ 	.setup = rtw_sdio_setup,
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -844,7 +844,7 @@ static void rtw_usb_dynamic_rx_agg(struc
+ 	}
+ }
+ 
+-static struct rtw_hci_ops rtw_usb_ops = {
++static const struct rtw_hci_ops rtw_usb_ops = {
+ 	.tx_write = rtw_usb_tx_write,
+ 	.tx_kick_off = rtw_usb_tx_kick_off,
+ 	.setup = rtw_usb_setup,
diff --git a/package/kernel/mac80211/patches/rtl/073-v6.15-wifi-rtw88-Rename-RTW_RATE_SECTION_MAX-to-RTW_RATE_S.patch b/package/kernel/mac80211/patches/rtl/073-v6.15-wifi-rtw88-Rename-RTW_RATE_SECTION_MAX-to-RTW_RATE_S.patch
new file mode 100644
index 0000000000..4a6d512154
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/073-v6.15-wifi-rtw88-Rename-RTW_RATE_SECTION_MAX-to-RTW_RATE_S.patch
@@ -0,0 +1,227 @@
+From ad815f3920035a0c5b6ffe45bddc9fb308194b49 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:40:58 +0200
+Subject: [PATCH] wifi: rtw88: Rename RTW_RATE_SECTION_MAX to
+ RTW_RATE_SECTION_NUM
+
+It fits the meaning of the enum better.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/5a1c5a46-8ebb-43b0-9ab1-b78e2a22b3d2@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h     | 12 +++++-----
+ drivers/net/wireless/realtek/rtw88/phy.c      | 24 +++++++++----------
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c |  2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c |  2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c |  2 +-
+ drivers/net/wireless/realtek/rtw88/rtw88xxa.c |  2 +-
+ drivers/net/wireless/realtek/rtw88/sar.c      |  2 +-
+ 7 files changed, 23 insertions(+), 23 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -168,7 +168,7 @@ enum rtw_rate_section {
+ 	RTW_RATE_SECTION_VHT_2S,
+ 
+ 	/* keep last */
+-	RTW_RATE_SECTION_MAX,
++	RTW_RATE_SECTION_NUM,
+ };
+ 
+ enum rtw_wireless_set {
+@@ -1937,7 +1937,7 @@ union rtw_sar_cfg {
+ 
+ struct rtw_sar {
+ 	enum rtw_sar_sources src;
+-	union rtw_sar_cfg cfg[RTW_RF_PATH_MAX][RTW_RATE_SECTION_MAX];
++	union rtw_sar_cfg cfg[RTW_RF_PATH_MAX][RTW_RATE_SECTION_NUM];
+ };
+ 
+ struct rtw_hal {
+@@ -1981,16 +1981,16 @@ struct rtw_hal {
+ 	s8 tx_pwr_by_rate_offset_5g[RTW_RF_PATH_MAX]
+ 				   [DESC_RATE_MAX];
+ 	s8 tx_pwr_by_rate_base_2g[RTW_RF_PATH_MAX]
+-				 [RTW_RATE_SECTION_MAX];
++				 [RTW_RATE_SECTION_NUM];
+ 	s8 tx_pwr_by_rate_base_5g[RTW_RF_PATH_MAX]
+-				 [RTW_RATE_SECTION_MAX];
++				 [RTW_RATE_SECTION_NUM];
+ 	s8 tx_pwr_limit_2g[RTW_REGD_MAX]
+ 			  [RTW_CHANNEL_WIDTH_MAX]
+-			  [RTW_RATE_SECTION_MAX]
++			  [RTW_RATE_SECTION_NUM]
+ 			  [RTW_MAX_CHANNEL_NUM_2G];
+ 	s8 tx_pwr_limit_5g[RTW_REGD_MAX]
+ 			  [RTW_CHANNEL_WIDTH_MAX]
+-			  [RTW_RATE_SECTION_MAX]
++			  [RTW_RATE_SECTION_NUM]
+ 			  [RTW_MAX_CHANNEL_NUM_5G];
+ 	s8 tx_pwr_tbl[RTW_RF_PATH_MAX]
+ 		     [DESC_RATE_MAX];
+--- a/drivers/net/wireless/realtek/rtw88/phy.c
++++ b/drivers/net/wireless/realtek/rtw88/phy.c
+@@ -88,14 +88,14 @@ const u8 rtw_vht_2s_rates[] = {
+ 	DESC_RATEVHT2SS_MCS8, DESC_RATEVHT2SS_MCS9
+ };
+ 
+-const u8 * const rtw_rate_section[RTW_RATE_SECTION_MAX] = {
++const u8 * const rtw_rate_section[RTW_RATE_SECTION_NUM] = {
+ 	rtw_cck_rates, rtw_ofdm_rates,
+ 	rtw_ht_1s_rates, rtw_ht_2s_rates,
+ 	rtw_vht_1s_rates, rtw_vht_2s_rates
+ };
+ EXPORT_SYMBOL(rtw_rate_section);
+ 
+-const u8 rtw_rate_size[RTW_RATE_SECTION_MAX] = {
++const u8 rtw_rate_size[RTW_RATE_SECTION_NUM] = {
+ 	ARRAY_SIZE(rtw_cck_rates),
+ 	ARRAY_SIZE(rtw_ofdm_rates),
+ 	ARRAY_SIZE(rtw_ht_1s_rates),
+@@ -1596,7 +1596,7 @@ static void rtw_phy_set_tx_power_limit(s
+ 	ch_idx = rtw_channel_to_idx(band, ch);
+ 
+ 	if (regd >= RTW_REGD_MAX || bw >= RTW_CHANNEL_WIDTH_MAX ||
+-	    rs >= RTW_RATE_SECTION_MAX || ch_idx < 0) {
++	    rs >= RTW_RATE_SECTION_NUM || ch_idx < 0) {
+ 		WARN(1,
+ 		     "wrong txpwr_lmt regd=%u, band=%u bw=%u, rs=%u, ch_idx=%u, pwr_limit=%d\n",
+ 		     regd, band, bw, rs, ch_idx, pwr_limit);
+@@ -1701,7 +1701,7 @@ rtw_cfg_txpwr_lmt_by_alt(struct rtw_dev
+ 	u8 bw, rs;
+ 
+ 	for (bw = 0; bw < RTW_CHANNEL_WIDTH_MAX; bw++)
+-		for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++)
++		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
+ 			__cfg_txpwr_lmt_by_alt(&rtwdev->hal, regd, regd_alt,
+ 					       bw, rs);
+ }
+@@ -2060,7 +2060,7 @@ static u8 rtw_phy_get_5g_tx_power_index(
+ 	return tx_power;
+ }
+ 
+-/* return RTW_RATE_SECTION_MAX to indicate rate is invalid */
++/* return RTW_RATE_SECTION_NUM to indicate rate is invalid */
+ static u8 rtw_phy_rate_to_rate_section(u8 rate)
+ {
+ 	if (rate >= DESC_RATE1M && rate <= DESC_RATE11M)
+@@ -2076,7 +2076,7 @@ static u8 rtw_phy_rate_to_rate_section(u
+ 	else if (rate >= DESC_RATEVHT2SS_MCS0 && rate <= DESC_RATEVHT2SS_MCS9)
+ 		return RTW_RATE_SECTION_VHT_2S;
+ 	else
+-		return RTW_RATE_SECTION_MAX;
++		return RTW_RATE_SECTION_NUM;
+ }
+ 
+ static s8 rtw_phy_get_tx_power_limit(struct rtw_dev *rtwdev, u8 band,
+@@ -2094,7 +2094,7 @@ static s8 rtw_phy_get_tx_power_limit(str
+ 	if (regd > RTW_REGD_WW)
+ 		return power_limit;
+ 
+-	if (rs == RTW_RATE_SECTION_MAX)
++	if (rs == RTW_RATE_SECTION_NUM)
+ 		goto err;
+ 
+ 	/* only 20M BW with cck and ofdm */
+@@ -2138,7 +2138,7 @@ static s8 rtw_phy_get_tx_power_sar(struc
+ 		.rs = rs,
+ 	};
+ 
+-	if (rs == RTW_RATE_SECTION_MAX)
++	if (rs == RTW_RATE_SECTION_NUM)
+ 		goto err;
+ 
+ 	return rtw_query_sar(rtwdev, &arg);
+@@ -2227,7 +2227,7 @@ static void rtw_phy_set_tx_power_index_b
+ 	u8 bw;
+ 	int i;
+ 
+-	if (rs >= RTW_RATE_SECTION_MAX)
++	if (rs >= RTW_RATE_SECTION_NUM)
+ 		return;
+ 
+ 	rates = rtw_rate_section[rs];
+@@ -2258,7 +2258,7 @@ static void rtw_phy_set_tx_power_level_b
+ 	else
+ 		rs = RTW_RATE_SECTION_OFDM;
+ 
+-	for (; rs < RTW_RATE_SECTION_MAX; rs++)
++	for (; rs < RTW_RATE_SECTION_NUM; rs++)
+ 		rtw_phy_set_tx_power_index_by_rs(rtwdev, ch, path, rs);
+ }
+ 
+@@ -2353,7 +2353,7 @@ void rtw_phy_tx_power_limit_config(struc
+ 
+ 	for (regd = 0; regd < RTW_REGD_MAX; regd++)
+ 		for (bw = 0; bw < RTW_CHANNEL_WIDTH_MAX; bw++)
+-			for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++)
++			for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
+ 				__rtw_phy_tx_power_limit_config(hal, regd, bw, rs);
+ }
+ 
+@@ -2389,7 +2389,7 @@ void rtw_phy_init_tx_power(struct rtw_de
+ 	/* init tx power limit */
+ 	for (regd = 0; regd < RTW_REGD_MAX; regd++)
+ 		for (bw = 0; bw < RTW_CHANNEL_WIDTH_MAX; bw++)
+-			for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++)
++			for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
+ 				rtw_phy_init_tx_power_limit(rtwdev, regd, bw,
+ 							    rs);
+ }
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -709,7 +709,7 @@ static void rtw8821c_set_tx_power_index(
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++) {
++		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
+ 			if (rs == RTW_RATE_SECTION_HT_2S ||
+ 			    rs == RTW_RATE_SECTION_VHT_2S)
+ 				continue;
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -964,7 +964,7 @@ static void rtw8822b_set_tx_power_index(
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++)
++		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
+ 			rtw8822b_set_tx_power_index_by_rate(rtwdev, path, rs,
+ 							    &phy_pwr_idx);
+ 	}
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -2746,7 +2746,7 @@ static void rtw8822c_set_tx_power_index(
+ 	s8 diff_idx[4];
+ 
+ 	rtw8822c_set_write_tx_power_ref(rtwdev, pwr_ref_cck, pwr_ref_ofdm);
+-	for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++) {
++	for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
+ 		for (j = 0; j < rtw_rate_size[rs]; j++) {
+ 			rate = rtw_rate_section[rs][j];
+ 			pwr_a = hal->tx_pwr_tbl[RF_PATH_A][rate];
+--- a/drivers/net/wireless/realtek/rtw88/rtw88xxa.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw88xxa.c
+@@ -1637,7 +1637,7 @@ void rtw88xxa_set_tx_power_index(struct
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_MAX; rs++) {
++		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
+ 			if (hal->rf_path_num == 1 &&
+ 			    (rs == RTW_RATE_SECTION_HT_2S ||
+ 			     rs == RTW_RATE_SECTION_VHT_2S))
+--- a/drivers/net/wireless/realtek/rtw88/sar.c
++++ b/drivers/net/wireless/realtek/rtw88/sar.c
+@@ -97,7 +97,7 @@ int rtw_set_sar_specs(struct rtw_dev *rt
+ 			power, BIT(RTW_COMMON_SAR_FCT));
+ 
+ 		for (j = 0; j < RTW_RF_PATH_MAX; j++) {
+-			for (k = 0; k < RTW_RATE_SECTION_MAX; k++) {
++			for (k = 0; k < RTW_RATE_SECTION_NUM; k++) {
+ 				arg = (struct rtw_sar_arg){
+ 					.sar_band = idx,
+ 					.path = j,
diff --git a/package/kernel/mac80211/patches/rtl/074-v6.15-wifi-rtw88-Extend-TX-power-stuff-for-3-4-spatial-str.patch b/package/kernel/mac80211/patches/rtl/074-v6.15-wifi-rtw88-Extend-TX-power-stuff-for-3-4-spatial-str.patch
new file mode 100644
index 0000000000..fc9aa3b971
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/074-v6.15-wifi-rtw88-Extend-TX-power-stuff-for-3-4-spatial-str.patch
@@ -0,0 +1,369 @@
+From 0f98a59596579b34932c06aec7d52c1e835fa1f0 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:41:43 +0200
+Subject: [PATCH] wifi: rtw88: Extend TX power stuff for 3-4 spatial streams
+
+Although the RTL8814AU only has 3 spatial streams, maybe some other chip
+has 4.
+
+Correct the TX power index and TX power limit calculations for 3SS and
+4SS HT/VHT rates.
+
+With this the RTL8814AU can set the TX power correctly.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/d0c0e126-0794-4c4e-9203-ea39a707b673@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h     |   5 +
+ drivers/net/wireless/realtek/rtw88/phy.c      | 145 ++++++++++++------
+ drivers/net/wireless/realtek/rtw88/phy.h      |   4 +
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c |   2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c |   2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c |   2 +-
+ drivers/net/wireless/realtek/rtw88/rtw88xxa.c |   2 +-
+ 7 files changed, 111 insertions(+), 51 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -166,6 +166,11 @@ enum rtw_rate_section {
+ 	RTW_RATE_SECTION_HT_2S,
+ 	RTW_RATE_SECTION_VHT_1S,
+ 	RTW_RATE_SECTION_VHT_2S,
++	__RTW_RATE_SECTION_2SS_MAX = RTW_RATE_SECTION_VHT_2S,
++	RTW_RATE_SECTION_HT_3S,
++	RTW_RATE_SECTION_HT_4S,
++	RTW_RATE_SECTION_VHT_3S,
++	RTW_RATE_SECTION_VHT_4S,
+ 
+ 	/* keep last */
+ 	RTW_RATE_SECTION_NUM,
+--- a/drivers/net/wireless/realtek/rtw88/phy.c
++++ b/drivers/net/wireless/realtek/rtw88/phy.c
+@@ -88,10 +88,40 @@ const u8 rtw_vht_2s_rates[] = {
+ 	DESC_RATEVHT2SS_MCS8, DESC_RATEVHT2SS_MCS9
+ };
+ 
++const u8 rtw_ht_3s_rates[] = {
++	DESC_RATEMCS16, DESC_RATEMCS17, DESC_RATEMCS18,
++	DESC_RATEMCS19, DESC_RATEMCS20, DESC_RATEMCS21,
++	DESC_RATEMCS22, DESC_RATEMCS23
++};
++
++const u8 rtw_ht_4s_rates[] = {
++	DESC_RATEMCS24, DESC_RATEMCS25, DESC_RATEMCS26,
++	DESC_RATEMCS27, DESC_RATEMCS28, DESC_RATEMCS29,
++	DESC_RATEMCS30, DESC_RATEMCS31
++};
++
++const u8 rtw_vht_3s_rates[] = {
++	DESC_RATEVHT3SS_MCS0, DESC_RATEVHT3SS_MCS1,
++	DESC_RATEVHT3SS_MCS2, DESC_RATEVHT3SS_MCS3,
++	DESC_RATEVHT3SS_MCS4, DESC_RATEVHT3SS_MCS5,
++	DESC_RATEVHT3SS_MCS6, DESC_RATEVHT3SS_MCS7,
++	DESC_RATEVHT3SS_MCS8, DESC_RATEVHT3SS_MCS9
++};
++
++const u8 rtw_vht_4s_rates[] = {
++	DESC_RATEVHT4SS_MCS0, DESC_RATEVHT4SS_MCS1,
++	DESC_RATEVHT4SS_MCS2, DESC_RATEVHT4SS_MCS3,
++	DESC_RATEVHT4SS_MCS4, DESC_RATEVHT4SS_MCS5,
++	DESC_RATEVHT4SS_MCS6, DESC_RATEVHT4SS_MCS7,
++	DESC_RATEVHT4SS_MCS8, DESC_RATEVHT4SS_MCS9
++};
++
+ const u8 * const rtw_rate_section[RTW_RATE_SECTION_NUM] = {
+ 	rtw_cck_rates, rtw_ofdm_rates,
+ 	rtw_ht_1s_rates, rtw_ht_2s_rates,
+-	rtw_vht_1s_rates, rtw_vht_2s_rates
++	rtw_vht_1s_rates, rtw_vht_2s_rates,
++	rtw_ht_3s_rates, rtw_ht_4s_rates,
++	rtw_vht_3s_rates, rtw_vht_4s_rates
+ };
+ EXPORT_SYMBOL(rtw_rate_section);
+ 
+@@ -101,17 +131,14 @@ const u8 rtw_rate_size[RTW_RATE_SECTION_
+ 	ARRAY_SIZE(rtw_ht_1s_rates),
+ 	ARRAY_SIZE(rtw_ht_2s_rates),
+ 	ARRAY_SIZE(rtw_vht_1s_rates),
+-	ARRAY_SIZE(rtw_vht_2s_rates)
++	ARRAY_SIZE(rtw_vht_2s_rates),
++	ARRAY_SIZE(rtw_ht_3s_rates),
++	ARRAY_SIZE(rtw_ht_4s_rates),
++	ARRAY_SIZE(rtw_vht_3s_rates),
++	ARRAY_SIZE(rtw_vht_4s_rates)
+ };
+ EXPORT_SYMBOL(rtw_rate_size);
+ 
+-static const u8 rtw_cck_size = ARRAY_SIZE(rtw_cck_rates);
+-static const u8 rtw_ofdm_size = ARRAY_SIZE(rtw_ofdm_rates);
+-static const u8 rtw_ht_1s_size = ARRAY_SIZE(rtw_ht_1s_rates);
+-static const u8 rtw_ht_2s_size = ARRAY_SIZE(rtw_ht_2s_rates);
+-static const u8 rtw_vht_1s_size = ARRAY_SIZE(rtw_vht_1s_rates);
+-static const u8 rtw_vht_2s_size = ARRAY_SIZE(rtw_vht_2s_rates);
+-
+ enum rtw_phy_band_type {
+ 	PHY_BAND_2G	= 0,
+ 	PHY_BAND_5G	= 1,
+@@ -1640,11 +1667,15 @@ rtw_xref_5g_txpwr_lmt(struct rtw_dev *rt
+ static void
+ rtw_xref_txpwr_lmt_by_rs(struct rtw_dev *rtwdev, u8 regd, u8 bw, u8 ch_idx)
+ {
++	static const u8 rs_cmp[4][2] = {
++		{RTW_RATE_SECTION_HT_1S, RTW_RATE_SECTION_VHT_1S},
++		{RTW_RATE_SECTION_HT_2S, RTW_RATE_SECTION_VHT_2S},
++		{RTW_RATE_SECTION_HT_3S, RTW_RATE_SECTION_VHT_3S},
++		{RTW_RATE_SECTION_HT_4S, RTW_RATE_SECTION_VHT_4S}
++	};
+ 	u8 rs_idx, rs_ht, rs_vht;
+-	u8 rs_cmp[2][2] = {{RTW_RATE_SECTION_HT_1S, RTW_RATE_SECTION_VHT_1S},
+-			   {RTW_RATE_SECTION_HT_2S, RTW_RATE_SECTION_VHT_2S} };
+ 
+-	for (rs_idx = 0; rs_idx < 2; rs_idx++) {
++	for (rs_idx = 0; rs_idx < 4; rs_idx++) {
+ 		rs_ht = rs_cmp[rs_idx][0];
+ 		rs_vht = rs_cmp[rs_idx][1];
+ 
+@@ -1965,10 +1996,10 @@ static u8 rtw_phy_get_2g_tx_power_index(
+ 					u8 rate, u8 group)
+ {
+ 	const struct rtw_chip_info *chip = rtwdev->chip;
+-	u8 tx_power;
+-	bool mcs_rate;
+-	bool above_2ss;
++	bool above_2ss, above_3ss, above_4ss;
+ 	u8 factor = chip->txgi_factor;
++	bool mcs_rate;
++	u8 tx_power;
+ 
+ 	if (rate <= DESC_RATE11M)
+ 		tx_power = pwr_idx_2g->cck_base[group];
+@@ -1978,11 +2009,15 @@ static u8 rtw_phy_get_2g_tx_power_index(
+ 	if (rate >= DESC_RATE6M && rate <= DESC_RATE54M)
+ 		tx_power += pwr_idx_2g->ht_1s_diff.ofdm * factor;
+ 
+-	mcs_rate = (rate >= DESC_RATEMCS0 && rate <= DESC_RATEMCS15) ||
++	mcs_rate = (rate >= DESC_RATEMCS0 && rate <= DESC_RATEMCS31) ||
+ 		   (rate >= DESC_RATEVHT1SS_MCS0 &&
+-		    rate <= DESC_RATEVHT2SS_MCS9);
+-	above_2ss = (rate >= DESC_RATEMCS8 && rate <= DESC_RATEMCS15) ||
++		    rate <= DESC_RATEVHT4SS_MCS9);
++	above_2ss = (rate >= DESC_RATEMCS8 && rate <= DESC_RATEMCS31) ||
+ 		    (rate >= DESC_RATEVHT2SS_MCS0);
++	above_3ss = (rate >= DESC_RATEMCS16 && rate <= DESC_RATEMCS31) ||
++		    (rate >= DESC_RATEVHT3SS_MCS0);
++	above_4ss = (rate >= DESC_RATEMCS24 && rate <= DESC_RATEMCS31) ||
++		    (rate >= DESC_RATEVHT4SS_MCS0);
+ 
+ 	if (!mcs_rate)
+ 		return tx_power;
+@@ -1995,11 +2030,19 @@ static u8 rtw_phy_get_2g_tx_power_index(
+ 		tx_power += pwr_idx_2g->ht_1s_diff.bw20 * factor;
+ 		if (above_2ss)
+ 			tx_power += pwr_idx_2g->ht_2s_diff.bw20 * factor;
++		if (above_3ss)
++			tx_power += pwr_idx_2g->ht_3s_diff.bw20 * factor;
++		if (above_4ss)
++			tx_power += pwr_idx_2g->ht_4s_diff.bw20 * factor;
+ 		break;
+ 	case RTW_CHANNEL_WIDTH_40:
+ 		/* bw40 is the base power */
+ 		if (above_2ss)
+ 			tx_power += pwr_idx_2g->ht_2s_diff.bw40 * factor;
++		if (above_3ss)
++			tx_power += pwr_idx_2g->ht_3s_diff.bw40 * factor;
++		if (above_4ss)
++			tx_power += pwr_idx_2g->ht_4s_diff.bw40 * factor;
+ 		break;
+ 	}
+ 
+@@ -2012,19 +2055,23 @@ static u8 rtw_phy_get_5g_tx_power_index(
+ 					u8 rate, u8 group)
+ {
+ 	const struct rtw_chip_info *chip = rtwdev->chip;
+-	u8 tx_power;
++	bool above_2ss, above_3ss, above_4ss;
++	u8 factor = chip->txgi_factor;
+ 	u8 upper, lower;
+ 	bool mcs_rate;
+-	bool above_2ss;
+-	u8 factor = chip->txgi_factor;
++	u8 tx_power;
+ 
+ 	tx_power = pwr_idx_5g->bw40_base[group];
+ 
+-	mcs_rate = (rate >= DESC_RATEMCS0 && rate <= DESC_RATEMCS15) ||
++	mcs_rate = (rate >= DESC_RATEMCS0 && rate <= DESC_RATEMCS31) ||
+ 		   (rate >= DESC_RATEVHT1SS_MCS0 &&
+-		    rate <= DESC_RATEVHT2SS_MCS9);
+-	above_2ss = (rate >= DESC_RATEMCS8 && rate <= DESC_RATEMCS15) ||
++		    rate <= DESC_RATEVHT4SS_MCS9);
++	above_2ss = (rate >= DESC_RATEMCS8 && rate <= DESC_RATEMCS31) ||
+ 		    (rate >= DESC_RATEVHT2SS_MCS0);
++	above_3ss = (rate >= DESC_RATEMCS16 && rate <= DESC_RATEMCS31) ||
++		    (rate >= DESC_RATEVHT3SS_MCS0);
++	above_4ss = (rate >= DESC_RATEMCS24 && rate <= DESC_RATEMCS31) ||
++		    (rate >= DESC_RATEVHT4SS_MCS0);
+ 
+ 	if (!mcs_rate) {
+ 		tx_power += pwr_idx_5g->ht_1s_diff.ofdm * factor;
+@@ -2039,11 +2086,19 @@ static u8 rtw_phy_get_5g_tx_power_index(
+ 		tx_power += pwr_idx_5g->ht_1s_diff.bw20 * factor;
+ 		if (above_2ss)
+ 			tx_power += pwr_idx_5g->ht_2s_diff.bw20 * factor;
++		if (above_3ss)
++			tx_power += pwr_idx_5g->ht_3s_diff.bw20 * factor;
++		if (above_4ss)
++			tx_power += pwr_idx_5g->ht_4s_diff.bw20 * factor;
+ 		break;
+ 	case RTW_CHANNEL_WIDTH_40:
+ 		/* bw40 is the base power */
+ 		if (above_2ss)
+ 			tx_power += pwr_idx_5g->ht_2s_diff.bw40 * factor;
++		if (above_3ss)
++			tx_power += pwr_idx_5g->ht_3s_diff.bw40 * factor;
++		if (above_4ss)
++			tx_power += pwr_idx_5g->ht_4s_diff.bw40 * factor;
+ 		break;
+ 	case RTW_CHANNEL_WIDTH_80:
+ 		/* the base idx of bw80 is the average of bw40+/bw40- */
+@@ -2054,6 +2109,10 @@ static u8 rtw_phy_get_5g_tx_power_index(
+ 		tx_power += pwr_idx_5g->vht_1s_diff.bw80 * factor;
+ 		if (above_2ss)
+ 			tx_power += pwr_idx_5g->vht_2s_diff.bw80 * factor;
++		if (above_3ss)
++			tx_power += pwr_idx_5g->vht_3s_diff.bw80 * factor;
++		if (above_4ss)
++			tx_power += pwr_idx_5g->vht_4s_diff.bw80 * factor;
+ 		break;
+ 	}
+ 
+@@ -2071,10 +2130,18 @@ static u8 rtw_phy_rate_to_rate_section(u
+ 		return RTW_RATE_SECTION_HT_1S;
+ 	else if (rate >= DESC_RATEMCS8 && rate <= DESC_RATEMCS15)
+ 		return RTW_RATE_SECTION_HT_2S;
++	else if (rate >= DESC_RATEMCS16 && rate <= DESC_RATEMCS23)
++		return RTW_RATE_SECTION_HT_3S;
++	else if (rate >= DESC_RATEMCS24 && rate <= DESC_RATEMCS31)
++		return RTW_RATE_SECTION_HT_4S;
+ 	else if (rate >= DESC_RATEVHT1SS_MCS0 && rate <= DESC_RATEVHT1SS_MCS9)
+ 		return RTW_RATE_SECTION_VHT_1S;
+ 	else if (rate >= DESC_RATEVHT2SS_MCS0 && rate <= DESC_RATEVHT2SS_MCS9)
+ 		return RTW_RATE_SECTION_VHT_2S;
++	else if (rate >= DESC_RATEVHT3SS_MCS0 && rate <= DESC_RATEVHT3SS_MCS9)
++		return RTW_RATE_SECTION_VHT_3S;
++	else if (rate >= DESC_RATEVHT4SS_MCS0 && rate <= DESC_RATEVHT4SS_MCS9)
++		return RTW_RATE_SECTION_VHT_4S;
+ 	else
+ 		return RTW_RATE_SECTION_NUM;
+ }
+@@ -2102,7 +2169,7 @@ static s8 rtw_phy_get_tx_power_limit(str
+ 		bw = RTW_CHANNEL_WIDTH_20;
+ 
+ 	/* only 20/40M BW with ht */
+-	if (rs == RTW_RATE_SECTION_HT_1S || rs == RTW_RATE_SECTION_HT_2S)
++	if (rate >= DESC_RATEMCS0 && rate <= DESC_RATEMCS31)
+ 		bw = min_t(u8, bw, RTW_CHANNEL_WIDTH_40);
+ 
+ 	/* select min power limit among [20M BW ~ current BW] */
+@@ -2286,7 +2353,7 @@ rtw_phy_tx_power_by_rate_config_by_path(
+ 	u8 base_idx, rate_idx;
+ 	s8 base_2g, base_5g;
+ 
+-	if (rs >= RTW_RATE_SECTION_VHT_1S)
++	if (size == 10) /* VHT rates */
+ 		base_idx = rates[size - 3];
+ 	else
+ 		base_idx = rates[size - 1];
+@@ -2303,28 +2370,12 @@ rtw_phy_tx_power_by_rate_config_by_path(
+ 
+ void rtw_phy_tx_power_by_rate_config(struct rtw_hal *hal)
+ {
+-	u8 path;
++	u8 path, rs;
+ 
+-	for (path = 0; path < RTW_RF_PATH_MAX; path++) {
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_CCK,
+-				rtw_cck_size, rtw_cck_rates);
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_OFDM,
+-				rtw_ofdm_size, rtw_ofdm_rates);
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_HT_1S,
+-				rtw_ht_1s_size, rtw_ht_1s_rates);
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_HT_2S,
+-				rtw_ht_2s_size, rtw_ht_2s_rates);
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_VHT_1S,
+-				rtw_vht_1s_size, rtw_vht_1s_rates);
+-		rtw_phy_tx_power_by_rate_config_by_path(hal, path,
+-				RTW_RATE_SECTION_VHT_2S,
+-				rtw_vht_2s_size, rtw_vht_2s_rates);
+-	}
++	for (path = 0; path < RTW_RF_PATH_MAX; path++)
++		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
++			rtw_phy_tx_power_by_rate_config_by_path(hal, path, rs,
++				rtw_rate_size[rs], rtw_rate_section[rs]);
+ }
+ 
+ static void
+--- a/drivers/net/wireless/realtek/rtw88/phy.h
++++ b/drivers/net/wireless/realtek/rtw88/phy.h
+@@ -13,6 +13,10 @@ extern const u8 rtw_ht_1s_rates[];
+ extern const u8 rtw_ht_2s_rates[];
+ extern const u8 rtw_vht_1s_rates[];
+ extern const u8 rtw_vht_2s_rates[];
++extern const u8 rtw_ht_3s_rates[];
++extern const u8 rtw_ht_4s_rates[];
++extern const u8 rtw_vht_3s_rates[];
++extern const u8 rtw_vht_4s_rates[];
+ extern const u8 * const rtw_rate_section[];
+ extern const u8 rtw_rate_size[];
+ 
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -709,7 +709,7 @@ static void rtw8821c_set_tx_power_index(
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
++		for (rs = 0; rs <= __RTW_RATE_SECTION_2SS_MAX; rs++) {
+ 			if (rs == RTW_RATE_SECTION_HT_2S ||
+ 			    rs == RTW_RATE_SECTION_VHT_2S)
+ 				continue;
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -964,7 +964,7 @@ static void rtw8822b_set_tx_power_index(
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++)
++		for (rs = 0; rs <= __RTW_RATE_SECTION_2SS_MAX; rs++)
+ 			rtw8822b_set_tx_power_index_by_rate(rtwdev, path, rs,
+ 							    &phy_pwr_idx);
+ 	}
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -2746,7 +2746,7 @@ static void rtw8822c_set_tx_power_index(
+ 	s8 diff_idx[4];
+ 
+ 	rtw8822c_set_write_tx_power_ref(rtwdev, pwr_ref_cck, pwr_ref_ofdm);
+-	for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
++	for (rs = 0; rs <= __RTW_RATE_SECTION_2SS_MAX; rs++) {
+ 		for (j = 0; j < rtw_rate_size[rs]; j++) {
+ 			rate = rtw_rate_section[rs][j];
+ 			pwr_a = hal->tx_pwr_tbl[RF_PATH_A][rate];
+--- a/drivers/net/wireless/realtek/rtw88/rtw88xxa.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw88xxa.c
+@@ -1637,7 +1637,7 @@ void rtw88xxa_set_tx_power_index(struct
+ 	int rs, path;
+ 
+ 	for (path = 0; path < hal->rf_path_num; path++) {
+-		for (rs = 0; rs < RTW_RATE_SECTION_NUM; rs++) {
++		for (rs = 0; rs <= __RTW_RATE_SECTION_2SS_MAX; rs++) {
+ 			if (hal->rf_path_num == 1 &&
+ 			    (rs == RTW_RATE_SECTION_HT_2S ||
+ 			     rs == RTW_RATE_SECTION_VHT_2S))
diff --git a/package/kernel/mac80211/patches/rtl/075-v6.14.9-wifi-rtw88-Fix-rtw_update_sta_info-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/075-v6.14.9-wifi-rtw88-Fix-rtw_update_sta_info-for-RTL8814AU.patch
new file mode 100644
index 0000000000..64bc7f8707
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/075-v6.14.9-wifi-rtw88-Fix-rtw_update_sta_info-for-RTL8814AU.patch
@@ -0,0 +1,61 @@
+From 9f00e2218e15a2ea3c284567424a100c10b6fb85 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 4 Feb 2025 20:42:08 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_update_sta_info() for RTL8814AU
+
+This function tells the firmware what rates it can use.
+
+Put the 3SS and 4SS HT rates supported by the other station into the
+rate mask.
+
+Remove the 3SS and 4SS rates from the rate mask if the hardware only has
+2 spatial streams.
+
+And finally, select the right rate ID (a parameter for the firmware)
+when the hardware has 3 spatial streams.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/48d1d90f-2aeb-4ec5-9a24-0980e10eae1e@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c | 14 +++++++++-----
+ 1 file changed, 9 insertions(+), 5 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -1234,7 +1234,9 @@ void rtw_update_sta_info(struct rtw_dev
+ 		if (sta->deflink.vht_cap.cap & IEEE80211_VHT_CAP_RXLDPC)
+ 			ldpc_en = VHT_LDPC_EN;
+ 	} else if (sta->deflink.ht_cap.ht_supported) {
+-		ra_mask |= (sta->deflink.ht_cap.mcs.rx_mask[1] << 20) |
++		ra_mask |= ((u64)sta->deflink.ht_cap.mcs.rx_mask[3] << 36) |
++			   ((u64)sta->deflink.ht_cap.mcs.rx_mask[2] << 28) |
++			   (sta->deflink.ht_cap.mcs.rx_mask[1] << 20) |
+ 			   (sta->deflink.ht_cap.mcs.rx_mask[0] << 12);
+ 		if (sta->deflink.ht_cap.cap & IEEE80211_HT_CAP_RX_STBC)
+ 			stbc_en = HT_STBC_EN;
+@@ -1244,6 +1246,9 @@ void rtw_update_sta_info(struct rtw_dev
+ 
+ 	if (efuse->hw_cap.nss == 1 || rtwdev->hal.txrx_1ss)
+ 		ra_mask &= RA_MASK_VHT_RATES_1SS | RA_MASK_HT_RATES_1SS;
++	else if (efuse->hw_cap.nss == 2)
++		ra_mask &= RA_MASK_VHT_RATES_2SS | RA_MASK_HT_RATES_2SS |
++			   RA_MASK_VHT_RATES_1SS | RA_MASK_HT_RATES_1SS;
+ 
+ 	if (hal->current_band_type == RTW_BAND_5G) {
+ 		ra_mask |= (u64)sta->deflink.supp_rates[NL80211_BAND_5GHZ] << 4;
+@@ -1302,10 +1307,9 @@ void rtw_update_sta_info(struct rtw_dev
+ 		break;
+ 	}
+ 
+-	if (sta->deflink.vht_cap.vht_supported && ra_mask & 0xffc00000)
+-		tx_num = 2;
+-	else if (sta->deflink.ht_cap.ht_supported && ra_mask & 0xfff00000)
+-		tx_num = 2;
++	if (sta->deflink.vht_cap.vht_supported ||
++	    sta->deflink.ht_cap.ht_supported)
++		tx_num = efuse->hw_cap.nss;
+ 
+ 	rate_id = get_rate_id(wireless_set, bw_mode, tx_num);
+ 
diff --git a/package/kernel/mac80211/patches/rtl/076-v6.14-wifi-rtw88-Add-support-for-Mercusys-MA30N-and-D-Link.patch b/package/kernel/mac80211/patches/rtl/076-v6.14-wifi-rtw88-Add-support-for-Mercusys-MA30N-and-D-Link.patch
new file mode 100644
index 0000000000..e281cf6ece
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/076-v6.14-wifi-rtw88-Add-support-for-Mercusys-MA30N-and-D-Link.patch
@@ -0,0 +1,31 @@
+From 80c4668d024ff7b5427d90b5fad655ce9461c7b1 Mon Sep 17 00:00:00 2001
+From: Zenm Chen <zenmchen@gmail.com>
+Date: Mon, 10 Feb 2025 15:36:10 +0800
+Subject: [PATCH] wifi: rtw88: Add support for Mercusys MA30N and D-Link
+ DWA-T185 rev. A1
+
+Add two more USB IDs found in
+https://github.com/RinCat/RTL88x2BU-Linux-Driver
+to support Mercusys MA30N and D-Link DWA-T185 rev. A1.
+
+Signed-off-by: Zenm Chen <zenmchen@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250210073610.4174-1-zenmchen@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8822bu.c | 4 ++++
+ 1 file changed, 4 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
+@@ -73,6 +73,10 @@ static const struct usb_device_id rtw_88
+ 	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* ELECOM WDB-867DU3S */
+ 	{ USB_DEVICE_AND_INTERFACE_INFO(0x2c4e, 0x0107, 0xff, 0xff, 0xff),
+ 	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* Mercusys MA30H */
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x2c4e, 0x010a, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* Mercusys MA30N */
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x3322, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* D-Link DWA-T185 rev. A1 */
+ 	{},
+ };
+ MODULE_DEVICE_TABLE(usb, rtw_8822bu_id_table);
diff --git a/package/kernel/mac80211/patches/rtl/077-v6.14.9-wifi-rtw88-Fix-rtw_mac_power_switch-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/077-v6.14.9-wifi-rtw88-Fix-rtw_mac_power_switch-for-RTL8814AU.patch
new file mode 100644
index 0000000000..092a7677bd
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/077-v6.14.9-wifi-rtw88-Fix-rtw_mac_power_switch-for-RTL8814AU.patch
@@ -0,0 +1,27 @@
+From e66bca16638ee59e997f9d9a3711b3ae587d04d9 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:28:59 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_mac_power_switch() for RTL8814AU
+
+rtw_mac_power_switch() checks bit 8 of REG_SYS_STATUS1 to see if the
+chip is powered on. This bit appears to be always on in the RTL8814AU,
+so ignore it.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/2f0fcffb-3067-4d95-a68c-f2f3a5a47921@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/mac.c | 1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/mac.c
++++ b/drivers/net/wireless/realtek/rtw88/mac.c
+@@ -291,6 +291,7 @@ static int rtw_mac_power_switch(struct r
+ 	if (rtw_read8(rtwdev, REG_CR) == 0xea)
+ 		cur_pwr = false;
+ 	else if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB &&
++		 chip->id != RTW_CHIP_TYPE_8814A &&
+ 		 (rtw_read8(rtwdev, REG_SYS_STATUS1 + 1) & BIT(0)))
+ 		cur_pwr = false;
+ 	else
diff --git a/package/kernel/mac80211/patches/rtl/078-v6.14.9-wifi-rtw88-Fix-rtw_desc_to_mcsrate-to-handle-MCS16-3.patch b/package/kernel/mac80211/patches/rtl/078-v6.14.9-wifi-rtw88-Fix-rtw_desc_to_mcsrate-to-handle-MCS16-3.patch
new file mode 100644
index 0000000000..c9588ad545
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/078-v6.14.9-wifi-rtw88-Fix-rtw_desc_to_mcsrate-to-handle-MCS16-3.patch
@@ -0,0 +1,32 @@
+From 86d04f8f991a0509e318fe886d5a1cf795736c7d Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:29:52 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_desc_to_mcsrate() to handle MCS16-31
+
+This function translates the rate number reported by the hardware into
+something mac80211 can understand. It was ignoring the 3SS and 4SS HT
+rates. Translate them too.
+
+Also set *nss to 0 for the HT rates, just to make sure it's
+initialised.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/d0a5a86b-4869-47f6-a5a7-01c0f987cc7f@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/util.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/util.c
++++ b/drivers/net/wireless/realtek/rtw88/util.c
+@@ -101,7 +101,8 @@ void rtw_desc_to_mcsrate(u16 rate, u8 *m
+ 		*nss = 4;
+ 		*mcs = rate - DESC_RATEVHT4SS_MCS0;
+ 	} else if (rate >= DESC_RATEMCS0 &&
+-		   rate <= DESC_RATEMCS15) {
++		   rate <= DESC_RATEMCS31) {
++		*nss = 0;
+ 		*mcs = rate - DESC_RATEMCS0;
+ 	}
+ }
diff --git a/package/kernel/mac80211/patches/rtl/079-v6.14.9-wifi-rtw88-Fix-rtw_init_ht_cap-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/079-v6.14.9-wifi-rtw88-Fix-rtw_init_ht_cap-for-RTL8814AU.patch
new file mode 100644
index 0000000000..78014f898b
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/079-v6.14.9-wifi-rtw88-Fix-rtw_init_ht_cap-for-RTL8814AU.patch
@@ -0,0 +1,49 @@
+From c7eea1ba05ca5b0dbf77a27cf2e1e6e2fb3c0043 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:30:22 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_init_ht_cap() for RTL8814AU
+
+Set the RX mask and the highest RX rate according to the number of
+spatial streams the chip can receive. For RTL8814AU that is 3.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/4e786f50-ed1c-4387-8b28-e6ff00e35e81@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c | 17 ++++++-----------
+ 1 file changed, 6 insertions(+), 11 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -1565,6 +1565,7 @@ static void rtw_init_ht_cap(struct rtw_d
+ {
+ 	const struct rtw_chip_info *chip = rtwdev->chip;
+ 	struct rtw_efuse *efuse = &rtwdev->efuse;
++	int i;
+ 
+ 	ht_cap->ht_supported = true;
+ 	ht_cap->cap = 0;
+@@ -1584,17 +1585,11 @@ static void rtw_init_ht_cap(struct rtw_d
+ 	ht_cap->ampdu_factor = IEEE80211_HT_MAX_AMPDU_64K;
+ 	ht_cap->ampdu_density = chip->ampdu_density;
+ 	ht_cap->mcs.tx_params = IEEE80211_HT_MCS_TX_DEFINED;
+-	if (efuse->hw_cap.nss > 1) {
+-		ht_cap->mcs.rx_mask[0] = 0xFF;
+-		ht_cap->mcs.rx_mask[1] = 0xFF;
+-		ht_cap->mcs.rx_mask[4] = 0x01;
+-		ht_cap->mcs.rx_highest = cpu_to_le16(300);
+-	} else {
+-		ht_cap->mcs.rx_mask[0] = 0xFF;
+-		ht_cap->mcs.rx_mask[1] = 0x00;
+-		ht_cap->mcs.rx_mask[4] = 0x01;
+-		ht_cap->mcs.rx_highest = cpu_to_le16(150);
+-	}
++
++	for (i = 0; i < efuse->hw_cap.nss; i++)
++		ht_cap->mcs.rx_mask[i] = 0xFF;
++	ht_cap->mcs.rx_mask[4] = 0x01;
++	ht_cap->mcs.rx_highest = cpu_to_le16(150 * efuse->hw_cap.nss);
+ }
+ 
+ static void rtw_init_vht_cap(struct rtw_dev *rtwdev,
diff --git a/package/kernel/mac80211/patches/rtl/080-v6.14.9-wifi-rtw88-Fix-rtw_init_vht_cap-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/080-v6.14.9-wifi-rtw88-Fix-rtw_init_vht_cap-for-RTL8814AU.patch
new file mode 100644
index 0000000000..e5f0de87d6
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/080-v6.14.9-wifi-rtw88-Fix-rtw_init_vht_cap-for-RTL8814AU.patch
@@ -0,0 +1,58 @@
+From 6be7544d19fcfcb729495e793bc6181f85bb8949 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:30:48 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_init_vht_cap() for RTL8814AU
+
+Set the MCS maps and the highest rates according to the number of
+spatial streams the chip has. For RTL8814AU that is 3.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/e86aa009-b5bf-4b3a-8112-ea5e3cd49465@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c | 23 +++++++++--------------
+ 1 file changed, 9 insertions(+), 14 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -1596,8 +1596,9 @@ static void rtw_init_vht_cap(struct rtw_
+ 			     struct ieee80211_sta_vht_cap *vht_cap)
+ {
+ 	struct rtw_efuse *efuse = &rtwdev->efuse;
+-	u16 mcs_map;
++	u16 mcs_map = 0;
+ 	__le16 highest;
++	int i;
+ 
+ 	if (efuse->hw_cap.ptcl != EFUSE_HW_CAP_IGNORE &&
+ 	    efuse->hw_cap.ptcl != EFUSE_HW_CAP_PTCL_VHT)
+@@ -1620,21 +1621,15 @@ static void rtw_init_vht_cap(struct rtw_
+ 	if (rtw_chip_has_rx_ldpc(rtwdev))
+ 		vht_cap->cap |= IEEE80211_VHT_CAP_RXLDPC;
+ 
+-	mcs_map = IEEE80211_VHT_MCS_SUPPORT_0_9 << 0 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 4 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 6 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 8 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 10 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 12 |
+-		  IEEE80211_VHT_MCS_NOT_SUPPORTED << 14;
+-	if (efuse->hw_cap.nss > 1) {
+-		highest = cpu_to_le16(780);
+-		mcs_map |= IEEE80211_VHT_MCS_SUPPORT_0_9 << 2;
+-	} else {
+-		highest = cpu_to_le16(390);
+-		mcs_map |= IEEE80211_VHT_MCS_NOT_SUPPORTED << 2;
++	for (i = 0; i < 8; i++) {
++		if (i < efuse->hw_cap.nss)
++			mcs_map |= IEEE80211_VHT_MCS_SUPPORT_0_9 << (i * 2);
++		else
++			mcs_map |= IEEE80211_VHT_MCS_NOT_SUPPORTED << (i * 2);
+ 	}
+ 
++	highest = cpu_to_le16(390 * efuse->hw_cap.nss);
++
+ 	vht_cap->vht_mcs.rx_mcs_map = cpu_to_le16(mcs_map);
+ 	vht_cap->vht_mcs.tx_mcs_map = cpu_to_le16(mcs_map);
+ 	vht_cap->vht_mcs.rx_highest = highest;
diff --git a/package/kernel/mac80211/patches/rtl/081-v6.15-wifi-rtw88-Fix-rtw_rx_phy_stat-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/081-v6.15-wifi-rtw88-Fix-rtw_rx_phy_stat-for-RTL8814AU.patch
new file mode 100644
index 0000000000..a1ca98f8b6
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/081-v6.15-wifi-rtw88-Fix-rtw_rx_phy_stat-for-RTL8814AU.patch
@@ -0,0 +1,54 @@
+From 053a7aace0207593776c729f229d87f1be464b98 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:31:13 +0200
+Subject: [PATCH] wifi: rtw88: Fix rtw_rx_phy_stat() for RTL8814AU
+
+Record statistics for the 3SS rates too.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/39e3c7cf-37ed-4c0e-af00-dcd9eab351f0@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.h | 7 +++++++
+ drivers/net/wireless/realtek/rtw88/rx.c   | 6 ++++++
+ 2 files changed, 13 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -386,6 +386,9 @@ enum rtw_evm {
+ 	RTW_EVM_1SS,
+ 	RTW_EVM_2SS_A,
+ 	RTW_EVM_2SS_B,
++	RTW_EVM_3SS_A,
++	RTW_EVM_3SS_B,
++	RTW_EVM_3SS_C,
+ 	/* keep it last */
+ 	RTW_EVM_NUM
+ };
+@@ -403,6 +406,10 @@ enum rtw_snr {
+ 	RTW_SNR_2SS_B,
+ 	RTW_SNR_2SS_C,
+ 	RTW_SNR_2SS_D,
++	RTW_SNR_3SS_A,
++	RTW_SNR_3SS_B,
++	RTW_SNR_3SS_C,
++	RTW_SNR_3SS_D,
+ 	/* keep it last */
+ 	RTW_SNR_NUM
+ };
+--- a/drivers/net/wireless/realtek/rtw88/rx.c
++++ b/drivers/net/wireless/realtek/rtw88/rx.c
+@@ -73,6 +73,12 @@ static void rtw_rx_phy_stat(struct rtw_d
+ 		rate_ss_evm = 2;
+ 		evm_id = RTW_EVM_2SS_A;
+ 		break;
++	case DESC_RATEMCS16...DESC_RATEMCS23:
++	case DESC_RATEVHT3SS_MCS0...DESC_RATEVHT3SS_MCS9:
++		rate_ss = 3;
++		rate_ss_evm = 3;
++		evm_id = RTW_EVM_3SS_A;
++		break;
+ 	default:
+ 		rtw_warn(rtwdev, "unknown pkt rate = %d\n", pkt_stat->rate);
+ 		return;
diff --git a/package/kernel/mac80211/patches/rtl/082-v6.15-wifi-rtw88-Extend-rtw_phy_config_swing_table-for-RTL.patch b/package/kernel/mac80211/patches/rtl/082-v6.15-wifi-rtw88-Extend-rtw_phy_config_swing_table-for-RTL.patch
new file mode 100644
index 0000000000..2ac27f39e7
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/082-v6.15-wifi-rtw88-Extend-rtw_phy_config_swing_table-for-RTL.patch
@@ -0,0 +1,75 @@
+From 8b42c46cf6656ef3c2f6d1ec0f113753c6875712 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:31:51 +0200
+Subject: [PATCH] wifi: rtw88: Extend rtw_phy_config_swing_table() for
+ RTL8814AU
+
+Select the TX power tracking tables for RF paths C and D as well.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/e1e532c9-8733-4ec8-84fe-ced4af6c08da@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/phy.c | 24 ++++++++++++++++++++++++
+ 1 file changed, 24 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/phy.c
++++ b/drivers/net/wireless/realtek/rtw88/phy.c
+@@ -2458,32 +2458,56 @@ void rtw_phy_config_swing_table(struct r
+ 			swing_table->n[RF_PATH_A] = tbl->pwrtrk_2g_ccka_n;
+ 			swing_table->p[RF_PATH_B] = tbl->pwrtrk_2g_cckb_p;
+ 			swing_table->n[RF_PATH_B] = tbl->pwrtrk_2g_cckb_n;
++			swing_table->p[RF_PATH_C] = tbl->pwrtrk_2g_cckc_p;
++			swing_table->n[RF_PATH_C] = tbl->pwrtrk_2g_cckc_n;
++			swing_table->p[RF_PATH_D] = tbl->pwrtrk_2g_cckd_p;
++			swing_table->n[RF_PATH_D] = tbl->pwrtrk_2g_cckd_n;
+ 		} else {
+ 			swing_table->p[RF_PATH_A] = tbl->pwrtrk_2ga_p;
+ 			swing_table->n[RF_PATH_A] = tbl->pwrtrk_2ga_n;
+ 			swing_table->p[RF_PATH_B] = tbl->pwrtrk_2gb_p;
+ 			swing_table->n[RF_PATH_B] = tbl->pwrtrk_2gb_n;
++			swing_table->p[RF_PATH_C] = tbl->pwrtrk_2gc_p;
++			swing_table->n[RF_PATH_C] = tbl->pwrtrk_2gc_n;
++			swing_table->p[RF_PATH_D] = tbl->pwrtrk_2gd_p;
++			swing_table->n[RF_PATH_D] = tbl->pwrtrk_2gd_n;
+ 		}
+ 	} else if (IS_CH_5G_BAND_1(channel) || IS_CH_5G_BAND_2(channel)) {
+ 		swing_table->p[RF_PATH_A] = tbl->pwrtrk_5ga_p[RTW_PWR_TRK_5G_1];
+ 		swing_table->n[RF_PATH_A] = tbl->pwrtrk_5ga_n[RTW_PWR_TRK_5G_1];
+ 		swing_table->p[RF_PATH_B] = tbl->pwrtrk_5gb_p[RTW_PWR_TRK_5G_1];
+ 		swing_table->n[RF_PATH_B] = tbl->pwrtrk_5gb_n[RTW_PWR_TRK_5G_1];
++		swing_table->p[RF_PATH_C] = tbl->pwrtrk_5gc_p[RTW_PWR_TRK_5G_1];
++		swing_table->n[RF_PATH_C] = tbl->pwrtrk_5gc_n[RTW_PWR_TRK_5G_1];
++		swing_table->p[RF_PATH_D] = tbl->pwrtrk_5gd_p[RTW_PWR_TRK_5G_1];
++		swing_table->n[RF_PATH_D] = tbl->pwrtrk_5gd_n[RTW_PWR_TRK_5G_1];
+ 	} else if (IS_CH_5G_BAND_3(channel)) {
+ 		swing_table->p[RF_PATH_A] = tbl->pwrtrk_5ga_p[RTW_PWR_TRK_5G_2];
+ 		swing_table->n[RF_PATH_A] = tbl->pwrtrk_5ga_n[RTW_PWR_TRK_5G_2];
+ 		swing_table->p[RF_PATH_B] = tbl->pwrtrk_5gb_p[RTW_PWR_TRK_5G_2];
+ 		swing_table->n[RF_PATH_B] = tbl->pwrtrk_5gb_n[RTW_PWR_TRK_5G_2];
++		swing_table->p[RF_PATH_C] = tbl->pwrtrk_5gc_p[RTW_PWR_TRK_5G_2];
++		swing_table->n[RF_PATH_C] = tbl->pwrtrk_5gc_n[RTW_PWR_TRK_5G_2];
++		swing_table->p[RF_PATH_D] = tbl->pwrtrk_5gd_p[RTW_PWR_TRK_5G_2];
++		swing_table->n[RF_PATH_D] = tbl->pwrtrk_5gd_n[RTW_PWR_TRK_5G_2];
+ 	} else if (IS_CH_5G_BAND_4(channel)) {
+ 		swing_table->p[RF_PATH_A] = tbl->pwrtrk_5ga_p[RTW_PWR_TRK_5G_3];
+ 		swing_table->n[RF_PATH_A] = tbl->pwrtrk_5ga_n[RTW_PWR_TRK_5G_3];
+ 		swing_table->p[RF_PATH_B] = tbl->pwrtrk_5gb_p[RTW_PWR_TRK_5G_3];
+ 		swing_table->n[RF_PATH_B] = tbl->pwrtrk_5gb_n[RTW_PWR_TRK_5G_3];
++		swing_table->p[RF_PATH_C] = tbl->pwrtrk_5gc_p[RTW_PWR_TRK_5G_3];
++		swing_table->n[RF_PATH_C] = tbl->pwrtrk_5gc_n[RTW_PWR_TRK_5G_3];
++		swing_table->p[RF_PATH_D] = tbl->pwrtrk_5gd_p[RTW_PWR_TRK_5G_3];
++		swing_table->n[RF_PATH_D] = tbl->pwrtrk_5gd_n[RTW_PWR_TRK_5G_3];
+ 	} else {
+ 		swing_table->p[RF_PATH_A] = tbl->pwrtrk_2ga_p;
+ 		swing_table->n[RF_PATH_A] = tbl->pwrtrk_2ga_n;
+ 		swing_table->p[RF_PATH_B] = tbl->pwrtrk_2gb_p;
+ 		swing_table->n[RF_PATH_B] = tbl->pwrtrk_2gb_n;
++		swing_table->p[RF_PATH_C] = tbl->pwrtrk_2gc_p;
++		swing_table->n[RF_PATH_C] = tbl->pwrtrk_2gc_n;
++		swing_table->p[RF_PATH_D] = tbl->pwrtrk_2gd_p;
++		swing_table->n[RF_PATH_D] = tbl->pwrtrk_2gd_n;
+ 	}
+ }
+ EXPORT_SYMBOL(rtw_phy_config_swing_table);
diff --git a/package/kernel/mac80211/patches/rtl/083-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_phy_info-for-RTL88.patch b/package/kernel/mac80211/patches/rtl/083-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_phy_info-for-RTL88.patch
new file mode 100644
index 0000000000..d34d72a0fb
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/083-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_phy_info-for-RTL88.patch
@@ -0,0 +1,86 @@
+From cfebabdd351e9cbafdc99cb198db482208ec5ad9 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:32:15 +0200
+Subject: [PATCH] wifi: rtw88: Extend rtw_debugfs_get_phy_info() for RTL8814AU
+
+Print information about the 3rd and 4th RF paths and about the 3rd
+spatial stream.
+
+Also, fix a small bug: don't show the average SNR and EVM for the OFDM
+and HT/VHT rates when the rate is actually CCK 11M.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/7c8e94e2-e034-40f3-bdaf-b000018b5573@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/debug.c | 37 +++++++++++++++-------
+ 1 file changed, 26 insertions(+), 11 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/debug.c
++++ b/drivers/net/wireless/realtek/rtw88/debug.c
+@@ -654,10 +654,10 @@ static void rtw_print_rate(struct seq_fi
+ 	case DESC_RATE6M...DESC_RATE54M:
+ 		rtw_print_ofdm_rate_txt(m, rate);
+ 		break;
+-	case DESC_RATEMCS0...DESC_RATEMCS15:
++	case DESC_RATEMCS0...DESC_RATEMCS31:
+ 		rtw_print_ht_rate_txt(m, rate);
+ 		break;
+-	case DESC_RATEVHT1SS_MCS0...DESC_RATEVHT2SS_MCS9:
++	case DESC_RATEVHT1SS_MCS0...DESC_RATEVHT4SS_MCS9:
+ 		rtw_print_vht_rate_txt(m, rate);
+ 		break;
+ 	default:
+@@ -849,20 +849,28 @@ static int rtw_debugfs_get_phy_info(stru
+ 			   last_cnt->num_qry_pkt[rate_id + 9]);
+ 	}
+ 
+-	seq_printf(m, "[RSSI(dBm)] = {%d, %d}\n",
++	seq_printf(m, "[RSSI(dBm)] = {%d, %d, %d, %d}\n",
+ 		   dm_info->rssi[RF_PATH_A] - 100,
+-		   dm_info->rssi[RF_PATH_B] - 100);
+-	seq_printf(m, "[Rx EVM(dB)] = {-%d, -%d}\n",
++		   dm_info->rssi[RF_PATH_B] - 100,
++		   dm_info->rssi[RF_PATH_C] - 100,
++		   dm_info->rssi[RF_PATH_D] - 100);
++	seq_printf(m, "[Rx EVM(dB)] = {-%d, -%d, -%d, -%d}\n",
+ 		   dm_info->rx_evm_dbm[RF_PATH_A],
+-		   dm_info->rx_evm_dbm[RF_PATH_B]);
+-	seq_printf(m, "[Rx SNR] = {%d, %d}\n",
++		   dm_info->rx_evm_dbm[RF_PATH_B],
++		   dm_info->rx_evm_dbm[RF_PATH_C],
++		   dm_info->rx_evm_dbm[RF_PATH_D]);
++	seq_printf(m, "[Rx SNR] = {%d, %d, %d, %d}\n",
+ 		   dm_info->rx_snr[RF_PATH_A],
+-		   dm_info->rx_snr[RF_PATH_B]);
+-	seq_printf(m, "[CFO_tail(KHz)] = {%d, %d}\n",
++		   dm_info->rx_snr[RF_PATH_B],
++		   dm_info->rx_snr[RF_PATH_C],
++		   dm_info->rx_snr[RF_PATH_D]);
++	seq_printf(m, "[CFO_tail(KHz)] = {%d, %d, %d, %d}\n",
+ 		   dm_info->cfo_tail[RF_PATH_A],
+-		   dm_info->cfo_tail[RF_PATH_B]);
++		   dm_info->cfo_tail[RF_PATH_B],
++		   dm_info->cfo_tail[RF_PATH_C],
++		   dm_info->cfo_tail[RF_PATH_D]);
+ 
+-	if (dm_info->curr_rx_rate >= DESC_RATE11M) {
++	if (dm_info->curr_rx_rate >= DESC_RATE6M) {
+ 		seq_puts(m, "[Rx Average Status]:\n");
+ 		seq_printf(m, " * OFDM, EVM: {-%d}, SNR: {%d}\n",
+ 			   (u8)ewma_evm_read(&ewma_evm[RTW_EVM_OFDM]),
+@@ -875,6 +883,13 @@ static int rtw_debugfs_get_phy_info(stru
+ 			   (u8)ewma_evm_read(&ewma_evm[RTW_EVM_2SS_B]),
+ 			   (u8)ewma_snr_read(&ewma_snr[RTW_SNR_2SS_A]),
+ 			   (u8)ewma_snr_read(&ewma_snr[RTW_SNR_2SS_B]));
++		seq_printf(m, " * 3SS, EVM: {-%d, -%d, -%d}, SNR: {%d, %d, %d}\n",
++			   (u8)ewma_evm_read(&ewma_evm[RTW_EVM_3SS_A]),
++			   (u8)ewma_evm_read(&ewma_evm[RTW_EVM_3SS_B]),
++			   (u8)ewma_evm_read(&ewma_evm[RTW_EVM_3SS_C]),
++			   (u8)ewma_snr_read(&ewma_snr[RTW_SNR_3SS_A]),
++			   (u8)ewma_snr_read(&ewma_snr[RTW_SNR_3SS_B]),
++			   (u8)ewma_snr_read(&ewma_snr[RTW_SNR_3SS_C]));
+ 	}
+ 
+ 	seq_puts(m, "[Rx Counter]:\n");
diff --git a/package/kernel/mac80211/patches/rtl/084-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_tx_pwr_tbl-for-RTL.patch b/package/kernel/mac80211/patches/rtl/084-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_tx_pwr_tbl-for-RTL.patch
new file mode 100644
index 0000000000..75fff03ed4
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/084-v6.15-wifi-rtw88-Extend-rtw_debugfs_get_tx_pwr_tbl-for-RTL.patch
@@ -0,0 +1,65 @@
+From c374281f828545b3698cf936b584249c2f9e40c5 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Tue, 18 Feb 2025 01:32:49 +0200
+Subject: [PATCH] wifi: rtw88: Extend rtw_debugfs_get_tx_pwr_tbl() for
+ RTL8814AU
+
+Make it print the TX power details for all RF paths, not just A and B,
+and for all the rates supported by the chip, not just 1SS and 2SS
+rates.
+
+Also skip the RF paths and rates not supported by the chip.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/ea65a978-a735-4c97-af82-d7fe26f95da1@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/debug.c | 20 +++++++++++++-------
+ 1 file changed, 13 insertions(+), 7 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/debug.c
++++ b/drivers/net/wireless/realtek/rtw88/debug.c
+@@ -692,9 +692,11 @@ static int rtw_debugfs_get_tx_pwr_tbl(st
+ {
+ 	struct rtw_debugfs_priv *debugfs_priv = m->private;
+ 	struct rtw_dev *rtwdev = debugfs_priv->rtwdev;
++	struct rtw_power_params pwr_param = {0};
+ 	struct rtw_hal *hal = &rtwdev->hal;
++	u8 nss = rtwdev->efuse.hw_cap.nss;
+ 	u8 path, rate, bw, ch, regd;
+-	struct rtw_power_params pwr_param = {0};
++	u8 max_ht_rate, max_rate;
+ 
+ 	mutex_lock(&rtwdev->mutex);
+ 	bw = hal->current_band_width;
+@@ -707,19 +709,23 @@ static int rtw_debugfs_get_tx_pwr_tbl(st
+ 	seq_printf(m, "%-4s %-10s %-9s %-9s (%-4s %-4s %-4s) %-4s\n",
+ 		   "path", "rate", "pwr", "base", "byr", "lmt", "sar", "rem");
+ 
++	max_ht_rate = DESC_RATEMCS0 + nss * 8 - 1;
++
++	if (rtwdev->chip->vht_supported)
++		max_rate = DESC_RATEVHT1SS_MCS0 + nss * 10 - 1;
++	else
++		max_rate = max_ht_rate;
++
+ 	mutex_lock(&hal->tx_power_mutex);
+-	for (path = RF_PATH_A; path <= RF_PATH_B; path++) {
++	for (path = RF_PATH_A; path < hal->rf_path_num; path++) {
+ 		/* there is no CCK rates used in 5G */
+ 		if (hal->current_band_type == RTW_BAND_5G)
+ 			rate = DESC_RATE6M;
+ 		else
+ 			rate = DESC_RATE1M;
+ 
+-		/* now, not support vht 3ss and vht 4ss*/
+-		for (; rate <= DESC_RATEVHT2SS_MCS9; rate++) {
+-			/* now, not support ht 3ss and ht 4ss*/
+-			if (rate > DESC_RATEMCS15 &&
+-			    rate < DESC_RATEVHT1SS_MCS0)
++		for (; rate <= max_rate; rate++) {
++			if (rate > max_ht_rate && rate <= DESC_RATEMCS31)
+ 				continue;
+ 
+ 			rtw_get_tx_power_params(rtwdev, path, rate, bw,
diff --git a/package/kernel/mac80211/patches/rtl/085-v6.15-wifi-rtw88-Add-some-definitions-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/085-v6.15-wifi-rtw88-Add-some-definitions-for-RTL8814AU.patch
new file mode 100644
index 0000000000..d14f1eae4e
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/085-v6.15-wifi-rtw88-Add-some-definitions-for-RTL8814AU.patch
@@ -0,0 +1,200 @@
+From 679ec431477cdb68d1cab068c008da0de7f842ef Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:22:17 +0200
+Subject: [PATCH] wifi: rtw88: Add some definitions for RTL8814AU
+
+Add various register definitions which will be used by the new driver.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/1dcb5abb-26f8-4db5-be36-057de56465e5@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/reg.h | 66 ++++++++++++++++++++++--
+ 1 file changed, 62 insertions(+), 4 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/reg.h
++++ b/drivers/net/wireless/realtek/rtw88/reg.h
+@@ -8,6 +8,7 @@
+ #define REG_SYS_FUNC_EN		0x0002
+ #define BIT_FEN_EN_25_1		BIT(13)
+ #define BIT_FEN_ELDR		BIT(12)
++#define BIT_FEN_PCIEA		BIT(6)
+ #define BIT_FEN_CPUEN		BIT(2)
+ #define BIT_FEN_USBA		BIT(2)
+ #define BIT_FEN_BB_GLB_RST	BIT(1)
+@@ -39,6 +40,9 @@
+ #define BIT_RF_RSTB		BIT(1)
+ #define BIT_RF_EN		BIT(0)
+ 
++#define REG_RF_CTRL1		0x0020
++#define REG_RF_CTRL2		0x0021
++
+ #define REG_AFE_CTRL1		0x0024
+ #define BIT_MAC_CLK_SEL		(BIT(20) | BIT(21))
+ #define REG_EFUSE_CTRL		0x0030
+@@ -73,6 +77,8 @@
+ #define BIT_BT_PTA_EN		BIT(5)
+ #define BIT_WLRFE_4_5_EN	BIT(2)
+ 
++#define REG_GPIO_PIN_CTRL	0x0044
++
+ #define REG_LED_CFG		0x004C
+ #define BIT_LNAON_SEL_EN	BIT(26)
+ #define BIT_PAPE_SEL_EN		BIT(25)
+@@ -110,6 +116,7 @@
+ #define BIT_SDIO_PAD_E5		BIT(18)
+ 
+ #define REG_RF_B_CTRL		0x76
++#define REG_RF_CTRL3		0x0076
+ 
+ #define REG_AFE_CTRL_4		0x0078
+ #define BIT_CK320M_AFE_EN	BIT(4)
+@@ -603,15 +610,25 @@
+ #define REG_CCA2ND		0x0838
+ #define REG_L1PKTH		0x0848
+ #define REG_CLKTRK		0x0860
++#define REG_CSI_MASK_SETTING1	0x0874
++#define REG_NBI_SETTING		0x087c
++#define BIT_NBI_ENABLE		BIT(13)
++#define REG_CSI_FIX_MASK0	0x0880
++#define REG_CSI_FIX_MASK1	0x0884
++#define REG_CSI_FIX_MASK6	0x0898
++#define REG_CSI_FIX_MASK7	0x089c
+ #define REG_ADCCLK		0x08AC
+ #define REG_HSSI_READ		0x08B0
+ #define REG_FPGA0_XCD_RF_PARA	0x08B4
+ #define REG_RX_MCS_LIMIT	0x08BC
+ #define REG_ADC160		0x08C4
++#define REG_DBGSEL		0x08fc
+ #define REG_ANTSEL_SW		0x0900
+ #define REG_DAC_RSTB		0x090c
++#define REG_PSD			0x0910
++#define BIT_PSD_INI		GENMASK(23, 22)
+ #define REG_SINGLE_TONE_CONT_TX	0x0914
+-
++#define REG_AGC_TABLE		0x0958
+ #define REG_RFE_CTRL_E		0x0974
+ #define REG_2ND_CCA_CTRL	0x0976
+ #define REG_IQK_COM00		0x0978
+@@ -621,10 +638,18 @@
+ 
+ #define REG_FAS			0x09a4
+ #define REG_RXSB		0x0a00
++#define BIT_RXSB_ANA_DIV	BIT(15)
+ #define REG_CCK_RX		0x0a04
+ #define REG_CCK_PD_TH		0x0a0a
+-
+-#define REG_CCK0_FAREPORT	0xa2c
++#define REG_PRECTRL		0x0a14
++#define BIT_DIS_CO_PATHSEL	BIT(7)
++#define BIT_IQ_WGT		GENMASK(9, 8)
++#define REG_CCA_MF		0x0a20
++#define BIT_MBC_WIN		GENMASK(5, 4)
++#define REG_CCK0_TX_FILTER1	0x0a20
++#define REG_CCK0_TX_FILTER2	0x0a24
++#define REG_CCK0_DEBUG_PORT	0x0a28
++#define REG_CCK0_FAREPORT	0x0a2c
+ #define BIT_CCK0_2RX		BIT(18)
+ #define BIT_CCK0_MRC		BIT(22)
+ #define REG_FA_CCK		0x0a5c
+@@ -643,10 +668,18 @@
+ #define DIS_DPD_RATEVHT2SS_MCS1	BIT(9)
+ #define DIS_DPD_RATEALL		GENMASK(9, 0)
+ 
++#define REG_CCA			0x0a70
++#define BIT_CCA_CO		BIT(7)
++#define REG_ANTSEL		0x0a74
++#define BIT_ANT_BYCO		BIT(8)
++#define REG_CCKTX		0x0a84
++#define BIT_CMB_CCA_2R		BIT(28)
++
+ #define REG_CNTRST		0x0b58
+ 
+ #define REG_3WIRE_SWA		0x0c00
+ #define REG_RX_IQC_AB_A		0x0c10
++#define REG_RX_IQC_CD_A		0x0c14
+ #define REG_TXSCALE_A		0x0c1c
+ #define BB_SWING_MASK		GENMASK(31, 21)
+ #define REG_TX_AGC_A_CCK_11_CCK_1		0xc20
+@@ -674,7 +707,7 @@
+ #define REG_LSSI_WRITE_A	0x0c90
+ #define REG_PREDISTA		0x0c90
+ #define REG_TXAGCIDX		0x0c94
+-
++#define REG_TX_AGC_A		0x0c94
+ #define REG_RFE_PINMUX_A	0x0cb0
+ #define REG_RFE_INV_A		0x0cb4
+ #define REG_RFE_CTRL8		0x0cb4
+@@ -683,6 +716,7 @@
+ #define DPDT_CTRL_PIN		0x77
+ #define RFE_INV_MASK		0x3ff00000
+ #define REG_RFECTL_A		0x0cb8
++#define REG_RFE_INV0		0x0cbc
+ #define REG_RFE_INV8		0x0cbd
+ #define BIT_MASK_RFE_INV89	GENMASK(1, 0)
+ #define REG_RFE_INV16		0x0cbe
+@@ -703,6 +737,7 @@
+ 
+ #define REG_3WIRE_SWB		0x0e00
+ #define REG_RX_IQC_AB_B		0x0e10
++#define REG_RX_IQC_CD_B		0x0e14
+ #define REG_TXSCALE_B		0x0e1c
+ #define REG_TX_AGC_B_CCK_11_CCK_1		0xe20
+ #define REG_TX_AGC_B_OFDM18_OFDM6		0xe24
+@@ -729,6 +764,7 @@
+ #define REG_LSSI_WRITE_B	0x0e90
+ #define REG_PREDISTB		0x0e90
+ #define REG_INIDLYB		0x0e94
++#define REG_TX_AGC_B		0x0e94
+ #define REG_RFE_PINMUX_B	0x0eb0
+ #define REG_RFE_INV_B		0x0eb4
+ #define REG_RFECTL_B		0x0eb8
+@@ -744,8 +780,11 @@
+ #define REG_CRC_HT		0x0f10
+ #define REG_CRC_OFDM		0x0f14
+ #define REG_FA_OFDM		0x0f48
++#define REG_DBGRPT		0x0fa0
+ #define REG_CCA_CCK		0x0fcc
+ 
++#define REG_SYS_CFG3_8814A	0x1000
++
+ #define REG_ANAPARSW_MAC_0	0x1010
+ #define BIT_CF_L_V2		GENMASK(29, 28)
+ 
+@@ -863,9 +902,27 @@
+ #define LTECOEX_WRITE_DATA REG_WL2LTECOEX_INDIRECT_ACCESS_WRITE_DATA_V1
+ #define LTECOEX_READ_DATA REG_WL2LTECOEX_INDIRECT_ACCESS_READ_DATA_V1
+ 
++#define REG_RX_IQC_AB_C		0x1810
++#define REG_RX_IQC_CD_C		0x1814
++#define REG_TXSCALE_C		0x181c
++#define REG_CK_MONHC		0x185c
++#define REG_AFE_PWR1_C		0x1860
+ #define REG_IGN_GNT_BT1	0x1860
++#define REG_TX_AGC_C		0x1894
++#define REG_RFE_PINMUX_C	0x18b4
+ 
+ #define REG_RFESEL_CTRL	0x1990
++#define REG_AGC_TBL		0x1998
++
++#define REG_RX_IQC_AB_D		0x1a10
++#define REG_RX_IQC_CD_D		0x1a14
++#define REG_TXSCALE_D		0x1a1c
++#define REG_CK_MONHD		0x1a5c
++#define REG_AFE_PWR1_D		0x1a60
++#define REG_TX_AGC_D		0x1a94
++#define REG_RFE_PINMUX_D	0x1ab4
++#define REG_RFE_INVSEL_D	0x1abc
++#define BIT_RFE_SELSW0_D	GENMASK(27, 20)
+ 
+ #define REG_NOMASK_TXBT	0x1ca7
+ #define REG_ANAPAR	0x1c30
+@@ -906,6 +963,7 @@
+ #define RF18_BAND_MASK	(BIT(16) | BIT(9) | BIT(8))
+ #define RF18_CHANNEL_MASK	(MASKBYTE0)
+ #define RF18_RFSI_MASK	(BIT(18) | BIT(17))
++#define RF_RCK1_V1	0x1c
+ #define RF_RCK		0x1d
+ #define RF_MODE_TABLE_ADDR	0x30
+ #define RF_MODE_TABLE_DATA0	0x31
diff --git a/package/kernel/mac80211/patches/rtl/086-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-1-2.patch b/package/kernel/mac80211/patches/rtl/086-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-1-2.patch
new file mode 100644
index 0000000000..6f42855c21
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/086-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-1-2.patch
@@ -0,0 +1,12573 @@
+From f4debfcb1b3c14a28ec157a41e0b98be72e554a0 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:23:22 +0200
+Subject: [PATCH] wifi: rtw88: Add rtw8814a_table.c (part 1/2)
+
+This contains various tables for initialising the RTL8814A, plus TX
+power limits.
+
+Split into two patches because they are big.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/df0b8ceb-2c2f-4bda-906f-a05c7b4d424c@gmail.com
+---
+ .../wireless/realtek/rtw88/rtw8814a_table.c   | 12551 ++++++++++++++++
+ 1 file changed, 12551 insertions(+)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814a_table.c
+
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a_table.c
+@@ -0,0 +1,12551 @@
++// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#include "main.h"
++#include "phy.h"
++#include "rtw8814a_table.h"
++
++static const u32 rtw8814a_mac[] = {
++	0x010, 0x0000007C,
++	0x014, 0x000000DB,
++	0x016, 0x00000002,
++	0x073, 0x00000010,
++	0x420, 0x00000080,
++	0x421, 0x0000000F,
++	0x428, 0x0000000A,
++	0x429, 0x00000010,
++	0x430, 0x00000000,
++	0x431, 0x00000000,
++	0x432, 0x00000000,
++	0x433, 0x00000001,
++	0x434, 0x00000004,
++	0x435, 0x00000005,
++	0x436, 0x00000007,
++	0x437, 0x00000008,
++	0x43C, 0x00000004,
++	0x43D, 0x00000005,
++	0x43E, 0x00000007,
++	0x43F, 0x00000008,
++	0x440, 0x0000005D,
++	0x441, 0x00000001,
++	0x442, 0x00000000,
++	0x444, 0x00000010,
++	0x445, 0x000000F0,
++	0x446, 0x00000001,
++	0x447, 0x000000FE,
++	0x448, 0x00000000,
++	0x449, 0x00000000,
++	0x44A, 0x00000000,
++	0x44B, 0x00000040,
++	0x44C, 0x00000010,
++	0x44D, 0x000000F0,
++	0x44E, 0x0000003F,
++	0x44F, 0x00000000,
++	0x450, 0x00000000,
++	0x451, 0x00000000,
++	0x452, 0x00000000,
++	0x453, 0x00000040,
++	0x45E, 0x00000004,
++	0x49C, 0x00000010,
++	0x49D, 0x000000F0,
++	0x49E, 0x00000000,
++	0x49F, 0x00000006,
++	0x4A0, 0x000000E0,
++	0x4A1, 0x00000003,
++	0x4A2, 0x00000000,
++	0x4A3, 0x00000040,
++	0x4A4, 0x00000015,
++	0x4A5, 0x000000F0,
++	0x4A6, 0x00000000,
++	0x4A7, 0x00000006,
++	0x4A8, 0x000000E0,
++	0x4A9, 0x00000000,
++	0x4AA, 0x00000000,
++	0x4AB, 0x00000000,
++	0x7DA, 0x00000008,
++	0x1448, 0x00000006,
++	0x144A, 0x00000006,
++	0x144C, 0x00000006,
++	0x144E, 0x00000006,
++	0x4C8, 0x000000FF,
++	0x4C9, 0x00000008,
++	0x4CA, 0x0000003C,
++	0x4CB, 0x0000003C,
++	0x4CC, 0x000000FF,
++	0x4CD, 0x000000FF,
++	0x4CE, 0x00000001,
++	0x4CF, 0x00000008,
++	0x500, 0x00000026,
++	0x501, 0x000000A2,
++	0x502, 0x0000002F,
++	0x503, 0x00000000,
++	0x504, 0x00000028,
++	0x505, 0x000000A3,
++	0x506, 0x0000005E,
++	0x507, 0x00000000,
++	0x508, 0x0000002B,
++	0x509, 0x000000A4,
++	0x50A, 0x0000005E,
++	0x50B, 0x00000000,
++	0x50C, 0x0000004F,
++	0x50D, 0x000000A4,
++	0x50E, 0x00000000,
++	0x50F, 0x00000000,
++	0x512, 0x0000001C,
++	0x514, 0x0000000A,
++	0x516, 0x0000000A,
++	0x521, 0x0000002F,
++	0x525, 0x00000047,
++	0x550, 0x00000010,
++	0x551, 0x00000010,
++	0x559, 0x00000002,
++	0x55C, 0x00000064,
++	0x55D, 0x000000FF,
++	0x577, 0x00000003,
++	0x5BE, 0x00000064,
++	0x604, 0x00000001,
++	0x605, 0x00000030,
++	0x607, 0x00000001,
++	0x608, 0x0000000E,
++	0x609, 0x0000002A,
++	0x60A, 0x00000000,
++	0x60C, 0x00000018,
++	0x60D, 0x00000050,
++	0x6A0, 0x000000FF,
++	0x6A1, 0x000000FF,
++	0x6A2, 0x000000FF,
++	0x6A3, 0x000000FF,
++	0x6A4, 0x000000FF,
++	0x6A5, 0x000000FF,
++	0x6DE, 0x00000084,
++	0x620, 0x000000FF,
++	0x621, 0x000000FF,
++	0x622, 0x000000FF,
++	0x623, 0x000000FF,
++	0x624, 0x000000FF,
++	0x625, 0x000000FF,
++	0x626, 0x000000FF,
++	0x627, 0x000000FF,
++	0x638, 0x00000064,
++	0x63C, 0x0000000A,
++	0x63D, 0x0000000A,
++	0x63E, 0x0000000E,
++	0x63F, 0x0000000E,
++	0x640, 0x00000040,
++	0x642, 0x00000040,
++	0x643, 0x00000000,
++	0x652, 0x000000C8,
++	0x66E, 0x00000005,
++	0x700, 0x00000021,
++	0x701, 0x00000043,
++	0x702, 0x00000065,
++	0x703, 0x00000087,
++	0x708, 0x00000021,
++	0x709, 0x00000043,
++	0x70A, 0x00000065,
++	0x70B, 0x00000087,
++	0x718, 0x00000040,
++	0x7D5, 0x000000BC,
++	0x7D8, 0x00000028,
++	0x7D9, 0x00000000,
++	0x7DA, 0x0000000B,
++};
++
++RTW_DECL_TABLE_PHY_COND(rtw8814a_mac, rtw_phy_cfg_mac);
++
++static const u32 rtw8814a_agc[] = {
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0xA0000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFD020003,
++	0x81C, 0xFC040003,
++	0x81C, 0xFB060003,
++	0x81C, 0xFA080003,
++	0x81C, 0xF90A0003,
++	0x81C, 0xF80C0003,
++	0x81C, 0xF70E0003,
++	0x81C, 0xF6100003,
++	0x81C, 0xF5120003,
++	0x81C, 0xF4140003,
++	0x81C, 0xF3160003,
++	0x81C, 0xF2180003,
++	0x81C, 0xF11A0003,
++	0x81C, 0xF01C0003,
++	0x81C, 0xEF1E0003,
++	0x81C, 0xEE200003,
++	0x81C, 0xED220003,
++	0x81C, 0xCF240003,
++	0x81C, 0xCE260003,
++	0x81C, 0xCD280003,
++	0x81C, 0xCC2A0003,
++	0x81C, 0xCB2C0003,
++	0x81C, 0xCA2E0003,
++	0x81C, 0xC9300003,
++	0x81C, 0xC8320003,
++	0x81C, 0xC7340003,
++	0x81C, 0xC6360003,
++	0x81C, 0xC5380003,
++	0x81C, 0xC43A0003,
++	0x81C, 0xA63C0003,
++	0x81C, 0xA53E0003,
++	0x81C, 0xA4400003,
++	0x81C, 0xA3420003,
++	0x81C, 0xA2440003,
++	0x81C, 0xA1460003,
++	0x81C, 0x86480003,
++	0x81C, 0x854A0003,
++	0x81C, 0x844C0003,
++	0x81C, 0x834E0003,
++	0x81C, 0x66500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x435C0003,
++	0x81C, 0x425E0003,
++	0x81C, 0x41600003,
++	0x81C, 0x27620003,
++	0x81C, 0x26640003,
++	0x81C, 0x25660003,
++	0x81C, 0x24680003,
++	0x81C, 0x236A0003,
++	0x81C, 0x226C0003,
++	0x81C, 0x216E0003,
++	0x81C, 0x21700003,
++	0x81C, 0x21720003,
++	0x81C, 0x21740003,
++	0x81C, 0x21760003,
++	0x81C, 0x21780003,
++	0x81C, 0x217A0003,
++	0x81C, 0x217C0003,
++	0x81C, 0x217E0003,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0x81C, 0xFE020003,
++	0x81C, 0xFD040003,
++	0x81C, 0xFC060003,
++	0x81C, 0xFB080003,
++	0x81C, 0xFA0A0003,
++	0x81C, 0xF90C0003,
++	0x81C, 0xF80E0003,
++	0x81C, 0xF7100003,
++	0x81C, 0xF6120003,
++	0x81C, 0xF5140003,
++	0x81C, 0xF4160003,
++	0x81C, 0xF3180003,
++	0x81C, 0xF21A0003,
++	0x81C, 0xF11C0003,
++	0x81C, 0xF01E0003,
++	0x81C, 0xEF200003,
++	0x81C, 0xEE220003,
++	0x81C, 0xED240003,
++	0x81C, 0xEC260003,
++	0x81C, 0xEB280003,
++	0x81C, 0xEA2A0003,
++	0x81C, 0xE92C0003,
++	0x81C, 0xE82E0003,
++	0x81C, 0xE7300003,
++	0x81C, 0xE6320003,
++	0x81C, 0xE5340003,
++	0x81C, 0xE4360003,
++	0x81C, 0xE3380003,
++	0x81C, 0xC53A0003,
++	0x81C, 0xC43C0003,
++	0x81C, 0xC33E0003,
++	0x81C, 0xC2400003,
++	0x81C, 0xC1420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0xA34E0003,
++	0x81C, 0xA2500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFD020003,
++	0x81C, 0xFC040003,
++	0x81C, 0xFB060003,
++	0x81C, 0xFA080003,
++	0x81C, 0xF90A0003,
++	0x81C, 0xF80C0003,
++	0x81C, 0xF70E0003,
++	0x81C, 0xF6100003,
++	0x81C, 0xF5120003,
++	0x81C, 0xF4140003,
++	0x81C, 0xF3160003,
++	0x81C, 0xF2180003,
++	0x81C, 0xF11A0003,
++	0x81C, 0xF01C0003,
++	0x81C, 0xEF1E0003,
++	0x81C, 0xEE200003,
++	0x81C, 0xED220003,
++	0x81C, 0xEC240003,
++	0x81C, 0xEB260003,
++	0x81C, 0xEA280003,
++	0x81C, 0xE92A0003,
++	0x81C, 0xE82C0003,
++	0x81C, 0xE72E0003,
++	0x81C, 0xE6300003,
++	0x81C, 0xE5320003,
++	0x81C, 0xE4340003,
++	0x81C, 0xE3360003,
++	0x81C, 0xC6380003,
++	0x81C, 0xC53A0003,
++	0x81C, 0xC43C0003,
++	0x81C, 0xC33E0003,
++	0x81C, 0xC2400003,
++	0x81C, 0xA9420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0xA34E0003,
++	0x81C, 0x66500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x49580003,
++	0x81C, 0x485A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0x81C, 0xFE020003,
++	0x81C, 0xFD040003,
++	0x81C, 0xFC060003,
++	0x81C, 0xFB080003,
++	0x81C, 0xFA0A0003,
++	0x81C, 0xF90C0003,
++	0x81C, 0xF80E0003,
++	0x81C, 0xF7100003,
++	0x81C, 0xF6120003,
++	0x81C, 0xF5140003,
++	0x81C, 0xF4160003,
++	0x81C, 0xF3180003,
++	0x81C, 0xF21A0003,
++	0x81C, 0xF11C0003,
++	0x81C, 0xF01E0003,
++	0x81C, 0xEF200003,
++	0x81C, 0xEE220003,
++	0x81C, 0xED240003,
++	0x81C, 0xEC260003,
++	0x81C, 0xEB280003,
++	0x81C, 0xEA2A0003,
++	0x81C, 0xE92C0003,
++	0x81C, 0xE82E0003,
++	0x81C, 0xE7300003,
++	0x81C, 0xE6320003,
++	0x81C, 0xE5340003,
++	0x81C, 0xE4360003,
++	0x81C, 0xE3380003,
++	0x81C, 0xC53A0003,
++	0x81C, 0xC43C0003,
++	0x81C, 0xC33E0003,
++	0x81C, 0xC2400003,
++	0x81C, 0xC1420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0xA34E0003,
++	0x81C, 0xA2500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFD020003,
++	0x81C, 0xFC040003,
++	0x81C, 0xFB060003,
++	0x81C, 0xFA080003,
++	0x81C, 0xF90A0003,
++	0x81C, 0xF80C0003,
++	0x81C, 0xF70E0003,
++	0x81C, 0xF6100003,
++	0x81C, 0xF5120003,
++	0x81C, 0xF4140003,
++	0x81C, 0xF3160003,
++	0x81C, 0xF2180003,
++	0x81C, 0xF11A0003,
++	0x81C, 0xF01C0003,
++	0x81C, 0xEF1E0003,
++	0x81C, 0xEE200003,
++	0x81C, 0xED220003,
++	0x81C, 0xEC240003,
++	0x81C, 0xEB260003,
++	0x81C, 0xEA280003,
++	0x81C, 0xE92A0003,
++	0x81C, 0xE82C0003,
++	0x81C, 0xE72E0003,
++	0x81C, 0xE6300003,
++	0x81C, 0xE5320003,
++	0x81C, 0xE4340003,
++	0x81C, 0xE3360003,
++	0x81C, 0xC6380003,
++	0x81C, 0xC53A0003,
++	0x81C, 0xC43C0003,
++	0x81C, 0xC33E0003,
++	0x81C, 0xC2400003,
++	0x81C, 0xA9420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0xA34E0003,
++	0x81C, 0x66500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x49580003,
++	0x81C, 0x485A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xDF000003,
++	0x81C, 0xDF020003,
++	0x81C, 0xDF040003,
++	0x81C, 0xDE060003,
++	0x81C, 0xDD080003,
++	0x81C, 0xDC0A0003,
++	0x81C, 0xDB0C0003,
++	0x81C, 0xDA0E0003,
++	0x81C, 0xD9100003,
++	0x81C, 0xD8120003,
++	0x81C, 0xD7140003,
++	0x81C, 0xD6160003,
++	0x81C, 0xD5180003,
++	0x81C, 0xD41A0003,
++	0x81C, 0xD31C0003,
++	0x81C, 0xD21E0003,
++	0x81C, 0xD1200003,
++	0x81C, 0xD0220003,
++	0x81C, 0xCF240003,
++	0x81C, 0xCE260003,
++	0x81C, 0xCD280003,
++	0x81C, 0xCC2A0003,
++	0x81C, 0xCB2C0003,
++	0x81C, 0xCA2E0003,
++	0x81C, 0xC9300003,
++	0x81C, 0xC8320003,
++	0x81C, 0xC7340003,
++	0x81C, 0xC6360003,
++	0x81C, 0xC5380003,
++	0x81C, 0xA73A0003,
++	0x81C, 0xA63C0003,
++	0x81C, 0xA53E0003,
++	0x81C, 0xA4400003,
++	0x81C, 0xA3420003,
++	0x81C, 0xA2440003,
++	0x81C, 0x87460003,
++	0x81C, 0x86480003,
++	0x81C, 0x854A0003,
++	0x81C, 0x844C0003,
++	0x81C, 0x834E0003,
++	0x81C, 0x82500003,
++	0x81C, 0x81520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x445C0003,
++	0x81C, 0x435E0003,
++	0x81C, 0x42600003,
++	0x81C, 0x41620003,
++	0x81C, 0x27640003,
++	0x81C, 0x26660003,
++	0x81C, 0x25680003,
++	0x81C, 0x246A0003,
++	0x81C, 0x236C0003,
++	0x81C, 0x226E0003,
++	0x81C, 0x21700003,
++	0x81C, 0x21720003,
++	0x81C, 0x21740003,
++	0x81C, 0x21760003,
++	0x81C, 0x21780003,
++	0x81C, 0x217A0003,
++	0x81C, 0x217C0003,
++	0x81C, 0x217E0003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000003,
++	0x81C, 0xFE020003,
++	0x81C, 0xFD040003,
++	0x81C, 0xFC060003,
++	0x81C, 0xFB080003,
++	0x81C, 0xFA0A0003,
++	0x81C, 0xF90C0003,
++	0x81C, 0xF80E0003,
++	0x81C, 0xF7100003,
++	0x81C, 0xF6120003,
++	0x81C, 0xF5140003,
++	0x81C, 0xF4160003,
++	0x81C, 0xF3180003,
++	0x81C, 0xF21A0003,
++	0x81C, 0xF11C0003,
++	0x81C, 0xF01E0003,
++	0x81C, 0xEF200003,
++	0x81C, 0xEE220003,
++	0x81C, 0xED240003,
++	0x81C, 0xEC260003,
++	0x81C, 0xEB280003,
++	0x81C, 0xEA2A0003,
++	0x81C, 0xE92C0003,
++	0x81C, 0xE82E0003,
++	0x81C, 0xE7300003,
++	0x81C, 0xE6320003,
++	0x81C, 0xE5340003,
++	0x81C, 0xE4360003,
++	0x81C, 0xE3380003,
++	0x81C, 0xC53A0003,
++	0x81C, 0xC43C0003,
++	0x81C, 0xC33E0003,
++	0x81C, 0xC2400003,
++	0x81C, 0xC1420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0xA34E0003,
++	0x81C, 0xA2500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xDF000003,
++	0x81C, 0xDF020003,
++	0x81C, 0xDF040003,
++	0x81C, 0xDE060003,
++	0x81C, 0xDD080003,
++	0x81C, 0xDC0A0003,
++	0x81C, 0xDB0C0003,
++	0x81C, 0xDA0E0003,
++	0x81C, 0xD9100003,
++	0x81C, 0xD8120003,
++	0x81C, 0xD7140003,
++	0x81C, 0xD6160003,
++	0x81C, 0xD5180003,
++	0x81C, 0xD41A0003,
++	0x81C, 0xD31C0003,
++	0x81C, 0xD21E0003,
++	0x81C, 0xD1200003,
++	0x81C, 0xD0220003,
++	0x81C, 0xCF240003,
++	0x81C, 0xCE260003,
++	0x81C, 0xCD280003,
++	0x81C, 0xCC2A0003,
++	0x81C, 0xCB2C0003,
++	0x81C, 0xCA2E0003,
++	0x81C, 0xC9300003,
++	0x81C, 0xC8320003,
++	0x81C, 0xC7340003,
++	0x81C, 0xC6360003,
++	0x81C, 0xC5380003,
++	0x81C, 0xA73A0003,
++	0x81C, 0xA63C0003,
++	0x81C, 0xA53E0003,
++	0x81C, 0xA4400003,
++	0x81C, 0xA3420003,
++	0x81C, 0xA2440003,
++	0x81C, 0x87460003,
++	0x81C, 0x86480003,
++	0x81C, 0x854A0003,
++	0x81C, 0x844C0003,
++	0x81C, 0x834E0003,
++	0x81C, 0x82500003,
++	0x81C, 0x81520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x445C0003,
++	0x81C, 0x435E0003,
++	0x81C, 0x42600003,
++	0x81C, 0x41620003,
++	0x81C, 0x27640003,
++	0x81C, 0x26660003,
++	0x81C, 0x25680003,
++	0x81C, 0x246A0003,
++	0x81C, 0x236C0003,
++	0x81C, 0x226E0003,
++	0x81C, 0x21700003,
++	0x81C, 0x21720003,
++	0x81C, 0x21740003,
++	0x81C, 0x21760003,
++	0x81C, 0x21780003,
++	0x81C, 0x217A0003,
++	0x81C, 0x217C0003,
++	0x81C, 0x217E0003,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFE020003,
++	0x81C, 0xFD040003,
++	0x81C, 0xFC060003,
++	0x81C, 0xFB080003,
++	0x81C, 0xFA0A0003,
++	0x81C, 0xF90C0003,
++	0x81C, 0xF80E0003,
++	0x81C, 0xF7100003,
++	0x81C, 0xF6120003,
++	0x81C, 0xF5140003,
++	0x81C, 0xF4160003,
++	0x81C, 0xF3180003,
++	0x81C, 0xF21A0003,
++	0x81C, 0xF11C0003,
++	0x81C, 0xF01E0003,
++	0x81C, 0xEF200003,
++	0x81C, 0xEE220003,
++	0x81C, 0xED240003,
++	0x81C, 0x0F260003,
++	0x81C, 0x0E280003,
++	0x81C, 0x0D2A0003,
++	0x81C, 0x0C2C0003,
++	0x81C, 0x0B2E0003,
++	0x81C, 0x0A300003,
++	0x81C, 0x09320003,
++	0x81C, 0x08340003,
++	0x81C, 0x07360003,
++	0x81C, 0x06380003,
++	0x81C, 0x053A0003,
++	0x81C, 0x043C0003,
++	0x81C, 0x033E0003,
++	0x81C, 0x23400003,
++	0x81C, 0x22420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0xA44C0003,
++	0x81C, 0x684E0003,
++	0x81C, 0x67500003,
++	0x81C, 0x66520003,
++	0x81C, 0x65540003,
++	0x81C, 0x64560003,
++	0x81C, 0x63580003,
++	0x81C, 0x625A0003,
++	0x81C, 0x615C0003,
++	0x81C, 0x475E0003,
++	0x81C, 0x46600003,
++	0x81C, 0x45620003,
++	0x81C, 0x44640003,
++	0x81C, 0x43660003,
++	0x81C, 0x42680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFE020003,
++	0x81C, 0xFD040003,
++	0x81C, 0xFC060003,
++	0x81C, 0xFB080003,
++	0x81C, 0xFA0A0003,
++	0x81C, 0xF90C0003,
++	0x81C, 0xF80E0003,
++	0x81C, 0xF7100003,
++	0x81C, 0xF6120003,
++	0x81C, 0xF5140003,
++	0x81C, 0xF4160003,
++	0x81C, 0xF3180003,
++	0x81C, 0xF21A0003,
++	0x81C, 0xF11C0003,
++	0x81C, 0xF01E0003,
++	0x81C, 0xEF200003,
++	0x81C, 0xEE220003,
++	0x81C, 0xED240003,
++	0x81C, 0xEC260003,
++	0x81C, 0xEB280003,
++	0x81C, 0xEA2A0003,
++	0x81C, 0xE92C0003,
++	0x81C, 0xE72E0003,
++	0x81C, 0xE6300003,
++	0x81C, 0xE5320003,
++	0x81C, 0x08340003,
++	0x81C, 0x07360003,
++	0x81C, 0x06380003,
++	0x81C, 0x053A0003,
++	0x81C, 0x043C0003,
++	0x81C, 0x033E0003,
++	0x81C, 0x02400003,
++	0x81C, 0xA9420003,
++	0x81C, 0xA8440003,
++	0x81C, 0xA7460003,
++	0x81C, 0xA6480003,
++	0x81C, 0xA54A0003,
++	0x81C, 0x684C0003,
++	0x81C, 0x674E0003,
++	0x81C, 0x66500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x475C0003,
++	0x81C, 0x465E0003,
++	0x81C, 0x45600003,
++	0x81C, 0x44620003,
++	0x81C, 0x43640003,
++	0x81C, 0x42660003,
++	0x81C, 0x41680003,
++	0x81C, 0x416A0003,
++	0x81C, 0x416C0003,
++	0x81C, 0x416E0003,
++	0x81C, 0x41700003,
++	0x81C, 0x41720003,
++	0x81C, 0x41740003,
++	0x81C, 0x41760003,
++	0x81C, 0x41780003,
++	0x81C, 0x417A0003,
++	0x81C, 0x417C0003,
++	0x81C, 0x417E0003,
++	0xA0000000,	0x00000000,
++	0x81C, 0xFE000003,
++	0x81C, 0xFD020003,
++	0x81C, 0xFC040003,
++	0x81C, 0xFB060003,
++	0x81C, 0xFA080003,
++	0x81C, 0xF90A0003,
++	0x81C, 0xF80C0003,
++	0x81C, 0xF70E0003,
++	0x81C, 0xF6100003,
++	0x81C, 0xF5120003,
++	0x81C, 0xF4140003,
++	0x81C, 0xF3160003,
++	0x81C, 0xF2180003,
++	0x81C, 0xF11A0003,
++	0x81C, 0xF01C0003,
++	0x81C, 0xEF1E0003,
++	0x81C, 0xEE200003,
++	0x81C, 0xED220003,
++	0x81C, 0xCF240003,
++	0x81C, 0xCE260003,
++	0x81C, 0xCD280003,
++	0x81C, 0xCC2A0003,
++	0x81C, 0xCB2C0003,
++	0x81C, 0xCA2E0003,
++	0x81C, 0xC9300003,
++	0x81C, 0xC8320003,
++	0x81C, 0xC7340003,
++	0x81C, 0xC6360003,
++	0x81C, 0xC5380003,
++	0x81C, 0xC43A0003,
++	0x81C, 0xA63C0003,
++	0x81C, 0xA53E0003,
++	0x81C, 0xA4400003,
++	0x81C, 0xA3420003,
++	0x81C, 0xA2440003,
++	0x81C, 0xA1460003,
++	0x81C, 0x86480003,
++	0x81C, 0x854A0003,
++	0x81C, 0x844C0003,
++	0x81C, 0x834E0003,
++	0x81C, 0x66500003,
++	0x81C, 0x65520003,
++	0x81C, 0x64540003,
++	0x81C, 0x63560003,
++	0x81C, 0x62580003,
++	0x81C, 0x615A0003,
++	0x81C, 0x435C0003,
++	0x81C, 0x425E0003,
++	0x81C, 0x41600003,
++	0x81C, 0x27620003,
++	0x81C, 0x26640003,
++	0x81C, 0x25660003,
++	0x81C, 0x24680003,
++	0x81C, 0x236A0003,
++	0x81C, 0x226C0003,
++	0x81C, 0x216E0003,
++	0x81C, 0x21700003,
++	0x81C, 0x21720003,
++	0x81C, 0x21740003,
++	0x81C, 0x21760003,
++	0x81C, 0x21780003,
++	0x81C, 0x217A0003,
++	0x81C, 0x217C0003,
++	0x81C, 0x217E0003,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000103,
++	0x81C, 0xF8020103,
++	0x81C, 0xF7040103,
++	0x81C, 0xF6060103,
++	0x81C, 0xF5080103,
++	0x81C, 0xF40A0103,
++	0x81C, 0xF30C0103,
++	0x81C, 0xF20E0103,
++	0x81C, 0xF1100103,
++	0x81C, 0xF0120103,
++	0x81C, 0xEF140103,
++	0x81C, 0xEE160103,
++	0x81C, 0xED180103,
++	0x81C, 0xEC1A0103,
++	0x81C, 0xEB1C0103,
++	0x81C, 0xEA1E0103,
++	0x81C, 0xE9200103,
++	0x81C, 0xE8220103,
++	0x81C, 0xE7240103,
++	0x81C, 0xE6260103,
++	0x81C, 0xE5280103,
++	0x81C, 0xE42A0103,
++	0x81C, 0xE32C0103,
++	0x81C, 0xC32E0103,
++	0x81C, 0xC2300103,
++	0x81C, 0xC1320103,
++	0x81C, 0xA5340103,
++	0x81C, 0xA4360103,
++	0x81C, 0xA3380103,
++	0x81C, 0xA23A0103,
++	0x81C, 0xA13C0103,
++	0x81C, 0x843E0103,
++	0x81C, 0x83400103,
++	0x81C, 0x82420103,
++	0x81C, 0x81440103,
++	0x81C, 0x64460103,
++	0x81C, 0x63480103,
++	0x81C, 0x624A0103,
++	0x81C, 0x614C0103,
++	0x81C, 0x444E0103,
++	0x81C, 0x43500103,
++	0x81C, 0x42520103,
++	0x81C, 0x41540103,
++	0x81C, 0x25560103,
++	0x81C, 0x24580103,
++	0x81C, 0x235A0103,
++	0x81C, 0x065C0103,
++	0x81C, 0x055E0103,
++	0x81C, 0x04600103,
++	0x81C, 0x03620103,
++	0x81C, 0x02640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000103,
++	0x81C, 0xF7020103,
++	0x81C, 0xF6040103,
++	0x81C, 0xF5060103,
++	0x81C, 0xF4080103,
++	0x81C, 0xF30A0103,
++	0x81C, 0xF20C0103,
++	0x81C, 0xF10E0103,
++	0x81C, 0xF0100103,
++	0x81C, 0xEF120103,
++	0x81C, 0xEE140103,
++	0x81C, 0xED160103,
++	0x81C, 0xEC180103,
++	0x81C, 0xEB1A0103,
++	0x81C, 0xEA1C0103,
++	0x81C, 0xE91E0103,
++	0x81C, 0xE8200103,
++	0x81C, 0xE7220103,
++	0x81C, 0xE6240103,
++	0x81C, 0xE5260103,
++	0x81C, 0xE4280103,
++	0x81C, 0xE32A0103,
++	0x81C, 0xE22C0103,
++	0x81C, 0xE12E0103,
++	0x81C, 0xA5300103,
++	0x81C, 0xA4320103,
++	0x81C, 0xA3340103,
++	0x81C, 0xA2360103,
++	0x81C, 0xA1380103,
++	0x81C, 0x843A0103,
++	0x81C, 0x833C0103,
++	0x81C, 0x823E0103,
++	0x81C, 0x81400103,
++	0x81C, 0x64420103,
++	0x81C, 0x63440103,
++	0x81C, 0x62460103,
++	0x81C, 0x61480103,
++	0x81C, 0x454A0103,
++	0x81C, 0x444C0103,
++	0x81C, 0x434E0103,
++	0x81C, 0x42500103,
++	0x81C, 0x25520103,
++	0x81C, 0x24540103,
++	0x81C, 0x23560103,
++	0x81C, 0x06580103,
++	0x81C, 0x055A0103,
++	0x81C, 0x045C0103,
++	0x81C, 0x035E0103,
++	0x81C, 0x02600103,
++	0x81C, 0x01620103,
++	0x81C, 0x01640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFC000103,
++	0x81C, 0xFB020103,
++	0x81C, 0xFA040103,
++	0x81C, 0xF9060103,
++	0x81C, 0xF8080103,
++	0x81C, 0xF70A0103,
++	0x81C, 0xF60C0103,
++	0x81C, 0xF50E0103,
++	0x81C, 0xF4100103,
++	0x81C, 0xF3120103,
++	0x81C, 0xF2140103,
++	0x81C, 0xF1160103,
++	0x81C, 0xF0180103,
++	0x81C, 0xEF1A0103,
++	0x81C, 0xEE1C0103,
++	0x81C, 0xED1E0103,
++	0x81C, 0xEC200103,
++	0x81C, 0xEB220103,
++	0x81C, 0xEA240103,
++	0x81C, 0xE9260103,
++	0x81C, 0xE8280103,
++	0x81C, 0xE72A0103,
++	0x81C, 0xE62C0103,
++	0x81C, 0xE52E0103,
++	0x81C, 0xE4300103,
++	0x81C, 0xE3320103,
++	0x81C, 0xE2340103,
++	0x81C, 0xE1360103,
++	0x81C, 0x87380103,
++	0x81C, 0x863A0103,
++	0x81C, 0x853C0103,
++	0x81C, 0x843E0103,
++	0x81C, 0x83400103,
++	0x81C, 0x82420103,
++	0x81C, 0x81440103,
++	0x81C, 0x64460103,
++	0x81C, 0x63480103,
++	0x81C, 0x624A0103,
++	0x81C, 0x464C0103,
++	0x81C, 0x454E0103,
++	0x81C, 0x44500103,
++	0x81C, 0x43520103,
++	0x81C, 0x26540103,
++	0x81C, 0x25560103,
++	0x81C, 0x24580103,
++	0x81C, 0x075A0103,
++	0x81C, 0x065C0103,
++	0x81C, 0x055E0103,
++	0x81C, 0x04600103,
++	0x81C, 0x03620103,
++	0x81C, 0x02640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000103,
++	0x81C, 0xF8020103,
++	0x81C, 0xF7040103,
++	0x81C, 0xF6060103,
++	0x81C, 0xF5080103,
++	0x81C, 0xF40A0103,
++	0x81C, 0xF30C0103,
++	0x81C, 0xF20E0103,
++	0x81C, 0xF1100103,
++	0x81C, 0xF0120103,
++	0x81C, 0xEF140103,
++	0x81C, 0xEE160103,
++	0x81C, 0xED180103,
++	0x81C, 0xEC1A0103,
++	0x81C, 0xEB1C0103,
++	0x81C, 0xEA1E0103,
++	0x81C, 0xE9200103,
++	0x81C, 0xE8220103,
++	0x81C, 0xE7240103,
++	0x81C, 0xE6260103,
++	0x81C, 0xE5280103,
++	0x81C, 0xE42A0103,
++	0x81C, 0xE32C0103,
++	0x81C, 0xE22E0103,
++	0x81C, 0xA6300103,
++	0x81C, 0xA5320103,
++	0x81C, 0xA4340103,
++	0x81C, 0xA3360103,
++	0x81C, 0xA2380103,
++	0x81C, 0xA13A0103,
++	0x81C, 0x843C0103,
++	0x81C, 0x833E0103,
++	0x81C, 0x82400103,
++	0x81C, 0x81420103,
++	0x81C, 0x64440103,
++	0x81C, 0x63460103,
++	0x81C, 0x62480103,
++	0x81C, 0x614A0103,
++	0x81C, 0x444C0103,
++	0x81C, 0x434E0103,
++	0x81C, 0x42500103,
++	0x81C, 0x41520103,
++	0x81C, 0x25540103,
++	0x81C, 0x24560103,
++	0x81C, 0x23580103,
++	0x81C, 0x225A0103,
++	0x81C, 0x055C0103,
++	0x81C, 0x045E0103,
++	0x81C, 0x03600103,
++	0x81C, 0x02620103,
++	0x81C, 0x01640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFD000103,
++	0x81C, 0xFC020103,
++	0x81C, 0xFB040103,
++	0x81C, 0xFA060103,
++	0x81C, 0xF9080103,
++	0x81C, 0xF80A0103,
++	0x81C, 0xF70C0103,
++	0x81C, 0xF60E0103,
++	0x81C, 0xF5100103,
++	0x81C, 0xF4120103,
++	0x81C, 0xF3140103,
++	0x81C, 0xF2160103,
++	0x81C, 0xF1180103,
++	0x81C, 0xF01A0103,
++	0x81C, 0xEF1C0103,
++	0x81C, 0xEE1E0103,
++	0x81C, 0xED200103,
++	0x81C, 0xEC220103,
++	0x81C, 0xEB240103,
++	0x81C, 0xEA260103,
++	0x81C, 0xE9280103,
++	0x81C, 0xE82A0103,
++	0x81C, 0xE72C0103,
++	0x81C, 0xE62E0103,
++	0x81C, 0xE5300103,
++	0x81C, 0xE4320103,
++	0x81C, 0xE3340103,
++	0x81C, 0xE2360103,
++	0x81C, 0xE1380103,
++	0x81C, 0xA33A0103,
++	0x81C, 0xA23C0103,
++	0x81C, 0xA13E0103,
++	0x81C, 0x84400103,
++	0x81C, 0x83420103,
++	0x81C, 0x82440103,
++	0x81C, 0x81460103,
++	0x81C, 0x64480103,
++	0x81C, 0x634A0103,
++	0x81C, 0x624C0103,
++	0x81C, 0x614E0103,
++	0x81C, 0x45500103,
++	0x81C, 0x44520103,
++	0x81C, 0x43540103,
++	0x81C, 0x42560103,
++	0x81C, 0x25580103,
++	0x81C, 0x245A0103,
++	0x81C, 0x235C0103,
++	0x81C, 0x065E0103,
++	0x81C, 0x05600103,
++	0x81C, 0x04620103,
++	0x81C, 0x03640103,
++	0x81C, 0x02660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFA000103,
++	0x81C, 0xF9020103,
++	0x81C, 0xF8040103,
++	0x81C, 0xF7060103,
++	0x81C, 0xF6080103,
++	0x81C, 0xF50A0103,
++	0x81C, 0xF40C0103,
++	0x81C, 0xF30E0103,
++	0x81C, 0xF2100103,
++	0x81C, 0xF1120103,
++	0x81C, 0xF0140103,
++	0x81C, 0xEF160103,
++	0x81C, 0xEE180103,
++	0x81C, 0xED1A0103,
++	0x81C, 0xEC1C0103,
++	0x81C, 0xEB1E0103,
++	0x81C, 0xEA200103,
++	0x81C, 0xE9220103,
++	0x81C, 0xE8240103,
++	0x81C, 0xE7260103,
++	0x81C, 0xE6280103,
++	0x81C, 0xE52A0103,
++	0x81C, 0xE42C0103,
++	0x81C, 0xE32E0103,
++	0x81C, 0xE2300103,
++	0x81C, 0xE1320103,
++	0x81C, 0xA5340103,
++	0x81C, 0xA4360103,
++	0x81C, 0xA3380103,
++	0x81C, 0xA23A0103,
++	0x81C, 0xA13C0103,
++	0x81C, 0x843E0103,
++	0x81C, 0x83400103,
++	0x81C, 0x82420103,
++	0x81C, 0x81440103,
++	0x81C, 0x64460103,
++	0x81C, 0x63480103,
++	0x81C, 0x624A0103,
++	0x81C, 0x614C0103,
++	0x81C, 0x454E0103,
++	0x81C, 0x44500103,
++	0x81C, 0x43520103,
++	0x81C, 0x42540103,
++	0x81C, 0x41560103,
++	0x81C, 0x24580103,
++	0x81C, 0x235A0103,
++	0x81C, 0x225C0103,
++	0x81C, 0x055E0103,
++	0x81C, 0x04600103,
++	0x81C, 0x03620103,
++	0x81C, 0x02640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000103,
++	0x81C, 0xFF020103,
++	0x81C, 0xFE040103,
++	0x81C, 0xFD060103,
++	0x81C, 0xFC080103,
++	0x81C, 0xFB0A0103,
++	0x81C, 0xFA0C0103,
++	0x81C, 0xF90E0103,
++	0x81C, 0xF8100103,
++	0x81C, 0xF7120103,
++	0x81C, 0xF6140103,
++	0x81C, 0xF5160103,
++	0x81C, 0xF4180103,
++	0x81C, 0xF31A0103,
++	0x81C, 0xF21C0103,
++	0x81C, 0xF11E0103,
++	0x81C, 0xF0200103,
++	0x81C, 0xEF220103,
++	0x81C, 0xEE240103,
++	0x81C, 0xED260103,
++	0x81C, 0xEC280103,
++	0x81C, 0xEB2A0103,
++	0x81C, 0xEA2C0103,
++	0x81C, 0xE92E0103,
++	0x81C, 0xE8300103,
++	0x81C, 0xE7320103,
++	0x81C, 0xE6340103,
++	0x81C, 0xE5360103,
++	0x81C, 0xE4380103,
++	0x81C, 0xE33A0103,
++	0x81C, 0xA53C0103,
++	0x81C, 0xA43E0103,
++	0x81C, 0xA3400103,
++	0x81C, 0xA2420103,
++	0x81C, 0xA1440103,
++	0x81C, 0x85460103,
++	0x81C, 0x84480103,
++	0x81C, 0x834A0103,
++	0x81C, 0x824C0103,
++	0x81C, 0x814E0103,
++	0x81C, 0x64500103,
++	0x81C, 0x63520103,
++	0x81C, 0x62540103,
++	0x81C, 0x44560103,
++	0x81C, 0x43580103,
++	0x81C, 0x425A0103,
++	0x81C, 0x265C0103,
++	0x81C, 0x255E0103,
++	0x81C, 0x24600103,
++	0x81C, 0x07620103,
++	0x81C, 0x06640103,
++	0x81C, 0x05660103,
++	0x81C, 0x04680103,
++	0x81C, 0x036A0103,
++	0x81C, 0x026C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000103,
++	0x81C, 0xF7020103,
++	0x81C, 0xF6040103,
++	0x81C, 0xF5060103,
++	0x81C, 0xF4080103,
++	0x81C, 0xF30A0103,
++	0x81C, 0xF20C0103,
++	0x81C, 0xF10E0103,
++	0x81C, 0xF0100103,
++	0x81C, 0xEF120103,
++	0x81C, 0xEE140103,
++	0x81C, 0xED160103,
++	0x81C, 0xEC180103,
++	0x81C, 0xEB1A0103,
++	0x81C, 0xEA1C0103,
++	0x81C, 0xE91E0103,
++	0x81C, 0xE8200103,
++	0x81C, 0xE7220103,
++	0x81C, 0xE6240103,
++	0x81C, 0xE5260103,
++	0x81C, 0xE4280103,
++	0x81C, 0xE32A0103,
++	0x81C, 0xE22C0103,
++	0x81C, 0xE12E0103,
++	0x81C, 0xA4300103,
++	0x81C, 0xA3320103,
++	0x81C, 0xA2340103,
++	0x81C, 0xA1360103,
++	0x81C, 0x85380103,
++	0x81C, 0x843A0103,
++	0x81C, 0x833C0103,
++	0x81C, 0x823E0103,
++	0x81C, 0x65400103,
++	0x81C, 0x64420103,
++	0x81C, 0x63440103,
++	0x81C, 0x62460103,
++	0x81C, 0x45480103,
++	0x81C, 0x444A0103,
++	0x81C, 0x434C0103,
++	0x81C, 0x264E0103,
++	0x81C, 0x25500103,
++	0x81C, 0x24520103,
++	0x81C, 0x08540103,
++	0x81C, 0x07560103,
++	0x81C, 0x06580103,
++	0x81C, 0x055A0103,
++	0x81C, 0x045C0103,
++	0x81C, 0x035E0103,
++	0x81C, 0x02600103,
++	0x81C, 0x01620103,
++	0x81C, 0x01640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000103,
++	0x81C, 0xFF020103,
++	0x81C, 0xFE040103,
++	0x81C, 0xFD060103,
++	0x81C, 0xFC080103,
++	0x81C, 0xFB0A0103,
++	0x81C, 0xFA0C0103,
++	0x81C, 0xF90E0103,
++	0x81C, 0xF8100103,
++	0x81C, 0xF7120103,
++	0x81C, 0xF6140103,
++	0x81C, 0xF5160103,
++	0x81C, 0xF4180103,
++	0x81C, 0xF31A0103,
++	0x81C, 0xF21C0103,
++	0x81C, 0xF11E0103,
++	0x81C, 0xF0200103,
++	0x81C, 0xEF220103,
++	0x81C, 0xEE240103,
++	0x81C, 0xED260103,
++	0x81C, 0xEC280103,
++	0x81C, 0xEB2A0103,
++	0x81C, 0xEA2C0103,
++	0x81C, 0xE92E0103,
++	0x81C, 0xE8300103,
++	0x81C, 0xE7320103,
++	0x81C, 0xE6340103,
++	0x81C, 0xE5360103,
++	0x81C, 0xE4380103,
++	0x81C, 0xE33A0103,
++	0x81C, 0xA53C0103,
++	0x81C, 0xA43E0103,
++	0x81C, 0xA3400103,
++	0x81C, 0xA2420103,
++	0x81C, 0xA1440103,
++	0x81C, 0x85460103,
++	0x81C, 0x84480103,
++	0x81C, 0x834A0103,
++	0x81C, 0x824C0103,
++	0x81C, 0x814E0103,
++	0x81C, 0x64500103,
++	0x81C, 0x63520103,
++	0x81C, 0x62540103,
++	0x81C, 0x44560103,
++	0x81C, 0x43580103,
++	0x81C, 0x425A0103,
++	0x81C, 0x265C0103,
++	0x81C, 0x255E0103,
++	0x81C, 0x24600103,
++	0x81C, 0x07620103,
++	0x81C, 0x06640103,
++	0x81C, 0x05660103,
++	0x81C, 0x04680103,
++	0x81C, 0x036A0103,
++	0x81C, 0x026C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000103,
++	0x81C, 0xF8020103,
++	0x81C, 0xF7040103,
++	0x81C, 0xF6060103,
++	0x81C, 0xF5080103,
++	0x81C, 0xF40A0103,
++	0x81C, 0xF30C0103,
++	0x81C, 0xF20E0103,
++	0x81C, 0xF1100103,
++	0x81C, 0xF0120103,
++	0x81C, 0xEF140103,
++	0x81C, 0xEE160103,
++	0x81C, 0xED180103,
++	0x81C, 0xEC1A0103,
++	0x81C, 0xEB1C0103,
++	0x81C, 0xEA1E0103,
++	0x81C, 0xE9200103,
++	0x81C, 0xE8220103,
++	0x81C, 0xE7240103,
++	0x81C, 0xE6260103,
++	0x81C, 0xE5280103,
++	0x81C, 0xE42A0103,
++	0x81C, 0xE32C0103,
++	0x81C, 0xE22E0103,
++	0x81C, 0xA6300103,
++	0x81C, 0xA5320103,
++	0x81C, 0xA4340103,
++	0x81C, 0xA3360103,
++	0x81C, 0xA2380103,
++	0x81C, 0xA13A0103,
++	0x81C, 0x843C0103,
++	0x81C, 0x833E0103,
++	0x81C, 0x82400103,
++	0x81C, 0x81420103,
++	0x81C, 0x64440103,
++	0x81C, 0x63460103,
++	0x81C, 0x62480103,
++	0x81C, 0x614A0103,
++	0x81C, 0x444C0103,
++	0x81C, 0x434E0103,
++	0x81C, 0x42500103,
++	0x81C, 0x41520103,
++	0x81C, 0x25540103,
++	0x81C, 0x24560103,
++	0x81C, 0x23580103,
++	0x81C, 0x225A0103,
++	0x81C, 0x055C0103,
++	0x81C, 0x045E0103,
++	0x81C, 0x03600103,
++	0x81C, 0x02620103,
++	0x81C, 0x01640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFA000103,
++	0x81C, 0xF9020103,
++	0x81C, 0xF8040103,
++	0x81C, 0xF7060103,
++	0x81C, 0xF6080103,
++	0x81C, 0xF50A0103,
++	0x81C, 0xF40C0103,
++	0x81C, 0xF30E0103,
++	0x81C, 0xF2100103,
++	0x81C, 0xF1120103,
++	0x81C, 0xF0140103,
++	0x81C, 0xEF160103,
++	0x81C, 0xEE180103,
++	0x81C, 0xED1A0103,
++	0x81C, 0xCC1C0103,
++	0x81C, 0xCB1E0103,
++	0x81C, 0xCA200103,
++	0x81C, 0xE9220103,
++	0x81C, 0xE8240103,
++	0x81C, 0xE7260103,
++	0x81C, 0xE6280103,
++	0x81C, 0xE42A0103,
++	0x81C, 0xE32C0103,
++	0x81C, 0xE22E0103,
++	0x81C, 0xA7300103,
++	0x81C, 0xA6320103,
++	0x81C, 0xA5340103,
++	0x81C, 0xA4360103,
++	0x81C, 0xA3380103,
++	0x81C, 0xA23A0103,
++	0x81C, 0xA13C0103,
++	0x81C, 0x843E0103,
++	0x81C, 0x83400103,
++	0x81C, 0x82420103,
++	0x81C, 0x65440103,
++	0x81C, 0x64460103,
++	0x81C, 0x63480103,
++	0x81C, 0x624A0103,
++	0x81C, 0x614C0103,
++	0x81C, 0x444E0103,
++	0x81C, 0x43500103,
++	0x81C, 0x42520103,
++	0x81C, 0x41540103,
++	0x81C, 0x24560103,
++	0x81C, 0x23580103,
++	0x81C, 0x055A0103,
++	0x81C, 0x045C0103,
++	0x81C, 0x035E0103,
++	0x81C, 0x02600103,
++	0x81C, 0x01620103,
++	0x81C, 0x01640103,
++	0x81C, 0x01660103,
++	0x81C, 0x01680103,
++	0x81C, 0x016A0103,
++	0x81C, 0x016C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0xA0000000,	0x00000000,
++	0x81C, 0xFF000103,
++	0x81C, 0xFE020103,
++	0x81C, 0xFD040103,
++	0x81C, 0xFC060103,
++	0x81C, 0xFB080103,
++	0x81C, 0xFA0A0103,
++	0x81C, 0xF90C0103,
++	0x81C, 0xF80E0103,
++	0x81C, 0xF7100103,
++	0x81C, 0xF6120103,
++	0x81C, 0xF5140103,
++	0x81C, 0xF4160103,
++	0x81C, 0xF3180103,
++	0x81C, 0xF21A0103,
++	0x81C, 0xF11C0103,
++	0x81C, 0xF01E0103,
++	0x81C, 0xEF200103,
++	0x81C, 0xEE220103,
++	0x81C, 0xED240103,
++	0x81C, 0xEC260103,
++	0x81C, 0xEB280103,
++	0x81C, 0xEA2A0103,
++	0x81C, 0xE92C0103,
++	0x81C, 0xE82E0103,
++	0x81C, 0xE7300103,
++	0x81C, 0xE6320103,
++	0x81C, 0xE5340103,
++	0x81C, 0xE4360103,
++	0x81C, 0xE3380103,
++	0x81C, 0xE23A0103,
++	0x81C, 0xE13C0103,
++	0x81C, 0xA43E0103,
++	0x81C, 0xA3400103,
++	0x81C, 0xA2420103,
++	0x81C, 0xA1440103,
++	0x81C, 0x86460103,
++	0x81C, 0x85480103,
++	0x81C, 0x844A0103,
++	0x81C, 0x834C0103,
++	0x81C, 0x824E0103,
++	0x81C, 0x81500103,
++	0x81C, 0x64520103,
++	0x81C, 0x63540103,
++	0x81C, 0x62560103,
++	0x81C, 0x61580103,
++	0x81C, 0x435A0103,
++	0x81C, 0x425C0103,
++	0x81C, 0x415E0103,
++	0x81C, 0x25600103,
++	0x81C, 0x24620103,
++	0x81C, 0x06640103,
++	0x81C, 0x05660103,
++	0x81C, 0x04680103,
++	0x81C, 0x036A0103,
++	0x81C, 0x026C0103,
++	0x81C, 0x016E0103,
++	0x81C, 0x01700103,
++	0x81C, 0x01720103,
++	0x81C, 0x01740103,
++	0x81C, 0x01760103,
++	0x81C, 0x01780103,
++	0x81C, 0x017A0103,
++	0x81C, 0x017C0103,
++	0x81C, 0x017E0103,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFA000203,
++	0x81C, 0xF9020203,
++	0x81C, 0xF8040203,
++	0x81C, 0xF7060203,
++	0x81C, 0xF6080203,
++	0x81C, 0xF50A0203,
++	0x81C, 0xF40C0203,
++	0x81C, 0xF30E0203,
++	0x81C, 0xF2100203,
++	0x81C, 0xF1120203,
++	0x81C, 0xF0140203,
++	0x81C, 0xEF160203,
++	0x81C, 0xEE180203,
++	0x81C, 0xED1A0203,
++	0x81C, 0xEC1C0203,
++	0x81C, 0xEB1E0203,
++	0x81C, 0xEA200203,
++	0x81C, 0xE9220203,
++	0x81C, 0xE8240203,
++	0x81C, 0xE7260203,
++	0x81C, 0xE6280203,
++	0x81C, 0xE52A0203,
++	0x81C, 0xE42C0203,
++	0x81C, 0xE32E0203,
++	0x81C, 0xE2300203,
++	0x81C, 0xE1320203,
++	0x81C, 0xA5340203,
++	0x81C, 0xA4360203,
++	0x81C, 0xA3380203,
++	0x81C, 0xA23A0203,
++	0x81C, 0xA13C0203,
++	0x81C, 0x843E0203,
++	0x81C, 0x83400203,
++	0x81C, 0x82420203,
++	0x81C, 0x81440203,
++	0x81C, 0x63460203,
++	0x81C, 0x62480203,
++	0x81C, 0x614A0203,
++	0x81C, 0x464C0203,
++	0x81C, 0x454E0203,
++	0x81C, 0x44500203,
++	0x81C, 0x43520203,
++	0x81C, 0x42540203,
++	0x81C, 0x41560203,
++	0x81C, 0x24580203,
++	0x81C, 0x235A0203,
++	0x81C, 0x065C0203,
++	0x81C, 0x055E0203,
++	0x81C, 0x04600203,
++	0x81C, 0x03620203,
++	0x81C, 0x02640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000203,
++	0x81C, 0xF7020203,
++	0x81C, 0xF6040203,
++	0x81C, 0xF5060203,
++	0x81C, 0xF4080203,
++	0x81C, 0xF30A0203,
++	0x81C, 0xF20C0203,
++	0x81C, 0xF10E0203,
++	0x81C, 0xF0100203,
++	0x81C, 0xEF120203,
++	0x81C, 0xEE140203,
++	0x81C, 0xED160203,
++	0x81C, 0xEC180203,
++	0x81C, 0xEB1A0203,
++	0x81C, 0xEA1C0203,
++	0x81C, 0xE91E0203,
++	0x81C, 0xE8200203,
++	0x81C, 0xE7220203,
++	0x81C, 0xE6240203,
++	0x81C, 0xE5260203,
++	0x81C, 0xE4280203,
++	0x81C, 0xE32A0203,
++	0x81C, 0xE22C0203,
++	0x81C, 0xE12E0203,
++	0x81C, 0xA6300203,
++	0x81C, 0xA5320203,
++	0x81C, 0xA4340203,
++	0x81C, 0xA3360203,
++	0x81C, 0xA2380203,
++	0x81C, 0x853A0203,
++	0x81C, 0x843C0203,
++	0x81C, 0x833E0203,
++	0x81C, 0x82400203,
++	0x81C, 0x81420203,
++	0x81C, 0x64440203,
++	0x81C, 0x63460203,
++	0x81C, 0x62480203,
++	0x81C, 0x614A0203,
++	0x81C, 0x444C0203,
++	0x81C, 0x434E0203,
++	0x81C, 0x42500203,
++	0x81C, 0x25520203,
++	0x81C, 0x24540203,
++	0x81C, 0x23560203,
++	0x81C, 0x06580203,
++	0x81C, 0x055A0203,
++	0x81C, 0x045C0203,
++	0x81C, 0x035E0203,
++	0x81C, 0x02600203,
++	0x81C, 0x01620203,
++	0x81C, 0x01640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFC000203,
++	0x81C, 0xFB020203,
++	0x81C, 0xFA040203,
++	0x81C, 0xF9060203,
++	0x81C, 0xF8080203,
++	0x81C, 0xF70A0203,
++	0x81C, 0xF60C0203,
++	0x81C, 0xF50E0203,
++	0x81C, 0xF4100203,
++	0x81C, 0xF3120203,
++	0x81C, 0xF2140203,
++	0x81C, 0xF1160203,
++	0x81C, 0xF0180203,
++	0x81C, 0xEF1A0203,
++	0x81C, 0xEE1C0203,
++	0x81C, 0xED1E0203,
++	0x81C, 0xEC200203,
++	0x81C, 0xEB220203,
++	0x81C, 0xEA240203,
++	0x81C, 0xE9260203,
++	0x81C, 0xE8280203,
++	0x81C, 0xE72A0203,
++	0x81C, 0xE62C0203,
++	0x81C, 0xE52E0203,
++	0x81C, 0xE4300203,
++	0x81C, 0xE3320203,
++	0x81C, 0xE2340203,
++	0x81C, 0xE1360203,
++	0x81C, 0x87380203,
++	0x81C, 0x863A0203,
++	0x81C, 0x853C0203,
++	0x81C, 0x843E0203,
++	0x81C, 0x83400203,
++	0x81C, 0x82420203,
++	0x81C, 0x81440203,
++	0x81C, 0x64460203,
++	0x81C, 0x63480203,
++	0x81C, 0x624A0203,
++	0x81C, 0x474C0203,
++	0x81C, 0x464E0203,
++	0x81C, 0x45500203,
++	0x81C, 0x44520203,
++	0x81C, 0x43540203,
++	0x81C, 0x42560203,
++	0x81C, 0x24580203,
++	0x81C, 0x235A0203,
++	0x81C, 0x075C0203,
++	0x81C, 0x065E0203,
++	0x81C, 0x05600203,
++	0x81C, 0x04620203,
++	0x81C, 0x03640203,
++	0x81C, 0x02660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000203,
++	0x81C, 0xF7020203,
++	0x81C, 0xF6040203,
++	0x81C, 0xF5060203,
++	0x81C, 0xF4080203,
++	0x81C, 0xF30A0203,
++	0x81C, 0xF20C0203,
++	0x81C, 0xF10E0203,
++	0x81C, 0xF0100203,
++	0x81C, 0xEF120203,
++	0x81C, 0xEE140203,
++	0x81C, 0xED160203,
++	0x81C, 0xEC180203,
++	0x81C, 0xEB1A0203,
++	0x81C, 0xEA1C0203,
++	0x81C, 0xE91E0203,
++	0x81C, 0xE8200203,
++	0x81C, 0xE7220203,
++	0x81C, 0xE6240203,
++	0x81C, 0xE5260203,
++	0x81C, 0xE4280203,
++	0x81C, 0xE32A0203,
++	0x81C, 0xE22C0203,
++	0x81C, 0xE12E0203,
++	0x81C, 0xA6300203,
++	0x81C, 0xA5320203,
++	0x81C, 0xA4340203,
++	0x81C, 0xA3360203,
++	0x81C, 0xA2380203,
++	0x81C, 0xA13A0203,
++	0x81C, 0x843C0203,
++	0x81C, 0x833E0203,
++	0x81C, 0x82400203,
++	0x81C, 0x81420203,
++	0x81C, 0x64440203,
++	0x81C, 0x63460203,
++	0x81C, 0x62480203,
++	0x81C, 0x614A0203,
++	0x81C, 0x444C0203,
++	0x81C, 0x434E0203,
++	0x81C, 0x42500203,
++	0x81C, 0x41520203,
++	0x81C, 0x25540203,
++	0x81C, 0x24560203,
++	0x81C, 0x23580203,
++	0x81C, 0x065A0203,
++	0x81C, 0x055C0203,
++	0x81C, 0x045E0203,
++	0x81C, 0x03600203,
++	0x81C, 0x02620203,
++	0x81C, 0x01640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFB000203,
++	0x81C, 0xFA020203,
++	0x81C, 0xF9040203,
++	0x81C, 0xF8060203,
++	0x81C, 0xF7080203,
++	0x81C, 0xF60A0203,
++	0x81C, 0xF50C0203,
++	0x81C, 0xF40E0203,
++	0x81C, 0xF3100203,
++	0x81C, 0xF2120203,
++	0x81C, 0xF1140203,
++	0x81C, 0xF0160203,
++	0x81C, 0xEF180203,
++	0x81C, 0xEE1A0203,
++	0x81C, 0xED1C0203,
++	0x81C, 0xEC1E0203,
++	0x81C, 0xEB200203,
++	0x81C, 0xEA220203,
++	0x81C, 0xE9240203,
++	0x81C, 0xE8260203,
++	0x81C, 0xE7280203,
++	0x81C, 0xE62A0203,
++	0x81C, 0xE52C0203,
++	0x81C, 0xE42E0203,
++	0x81C, 0xE3300203,
++	0x81C, 0xE2320203,
++	0x81C, 0xE1340203,
++	0x81C, 0xA5360203,
++	0x81C, 0xA4380203,
++	0x81C, 0xA33A0203,
++	0x81C, 0xA23C0203,
++	0x81C, 0x843E0203,
++	0x81C, 0x83400203,
++	0x81C, 0x82420203,
++	0x81C, 0x81440203,
++	0x81C, 0x64460203,
++	0x81C, 0x63480203,
++	0x81C, 0x624A0203,
++	0x81C, 0x614C0203,
++	0x81C, 0x474E0203,
++	0x81C, 0x46500203,
++	0x81C, 0x45520203,
++	0x81C, 0x44540203,
++	0x81C, 0x43560203,
++	0x81C, 0x25580203,
++	0x81C, 0x245A0203,
++	0x81C, 0x235C0203,
++	0x81C, 0x075E0203,
++	0x81C, 0x06600203,
++	0x81C, 0x05620203,
++	0x81C, 0x04640203,
++	0x81C, 0x03660203,
++	0x81C, 0x02680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFC000203,
++	0x81C, 0xFB020203,
++	0x81C, 0xFA040203,
++	0x81C, 0xF9060203,
++	0x81C, 0xF8080203,
++	0x81C, 0xF70A0203,
++	0x81C, 0xF60C0203,
++	0x81C, 0xF50E0203,
++	0x81C, 0xF4100203,
++	0x81C, 0xF3120203,
++	0x81C, 0xF2140203,
++	0x81C, 0xF1160203,
++	0x81C, 0xF0180203,
++	0x81C, 0xEF1A0203,
++	0x81C, 0xEE1C0203,
++	0x81C, 0xED1E0203,
++	0x81C, 0xEC200203,
++	0x81C, 0xEB220203,
++	0x81C, 0xEA240203,
++	0x81C, 0xE9260203,
++	0x81C, 0xE8280203,
++	0x81C, 0xE72A0203,
++	0x81C, 0xE62C0203,
++	0x81C, 0xE52E0203,
++	0x81C, 0xE4300203,
++	0x81C, 0xE3320203,
++	0x81C, 0xE2340203,
++	0x81C, 0xE1360203,
++	0x81C, 0xA5380203,
++	0x81C, 0xA43A0203,
++	0x81C, 0xA33C0203,
++	0x81C, 0x853E0203,
++	0x81C, 0x84400203,
++	0x81C, 0x83420203,
++	0x81C, 0x82440203,
++	0x81C, 0x81460203,
++	0x81C, 0x64480203,
++	0x81C, 0x634A0203,
++	0x81C, 0x624C0203,
++	0x81C, 0x614E0203,
++	0x81C, 0x46500203,
++	0x81C, 0x45520203,
++	0x81C, 0x44540203,
++	0x81C, 0x43560203,
++	0x81C, 0x25580203,
++	0x81C, 0x245A0203,
++	0x81C, 0x235C0203,
++	0x81C, 0x075E0203,
++	0x81C, 0x06600203,
++	0x81C, 0x05620203,
++	0x81C, 0x04640203,
++	0x81C, 0x03660203,
++	0x81C, 0x02680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000203,
++	0x81C, 0xFF020203,
++	0x81C, 0xFE040203,
++	0x81C, 0xFD060203,
++	0x81C, 0xFC080203,
++	0x81C, 0xFB0A0203,
++	0x81C, 0xFA0C0203,
++	0x81C, 0xF90E0203,
++	0x81C, 0xF8100203,
++	0x81C, 0xF7120203,
++	0x81C, 0xF6140203,
++	0x81C, 0xF5160203,
++	0x81C, 0xF4180203,
++	0x81C, 0xF31A0203,
++	0x81C, 0xF21C0203,
++	0x81C, 0xF11E0203,
++	0x81C, 0xF0200203,
++	0x81C, 0xEF220203,
++	0x81C, 0xEE240203,
++	0x81C, 0xED260203,
++	0x81C, 0xEC280203,
++	0x81C, 0xEB2A0203,
++	0x81C, 0xEA2C0203,
++	0x81C, 0xE92E0203,
++	0x81C, 0xE8300203,
++	0x81C, 0xE7320203,
++	0x81C, 0xE6340203,
++	0x81C, 0xE5360203,
++	0x81C, 0xE4380203,
++	0x81C, 0xE33A0203,
++	0x81C, 0xE23C0203,
++	0x81C, 0xE13E0203,
++	0x81C, 0xA4400203,
++	0x81C, 0xA3420203,
++	0x81C, 0xA2440203,
++	0x81C, 0xA1460203,
++	0x81C, 0x84480203,
++	0x81C, 0x834A0203,
++	0x81C, 0x824C0203,
++	0x81C, 0x814E0203,
++	0x81C, 0x64500203,
++	0x81C, 0x63520203,
++	0x81C, 0x62540203,
++	0x81C, 0x61560203,
++	0x81C, 0x45580203,
++	0x81C, 0x445A0203,
++	0x81C, 0x435C0203,
++	0x81C, 0x425E0203,
++	0x81C, 0x24600203,
++	0x81C, 0x23620203,
++	0x81C, 0x07640203,
++	0x81C, 0x06660203,
++	0x81C, 0x05680203,
++	0x81C, 0x046A0203,
++	0x81C, 0x036C0203,
++	0x81C, 0x026E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000203,
++	0x81C, 0xF6020203,
++	0x81C, 0xF5040203,
++	0x81C, 0xF4060203,
++	0x81C, 0xF3080203,
++	0x81C, 0xF20A0203,
++	0x81C, 0xF10C0203,
++	0x81C, 0xF00E0203,
++	0x81C, 0xEF100203,
++	0x81C, 0xEE120203,
++	0x81C, 0xED140203,
++	0x81C, 0xEC160203,
++	0x81C, 0xEB180203,
++	0x81C, 0xEA1A0203,
++	0x81C, 0xE91C0203,
++	0x81C, 0xE81E0203,
++	0x81C, 0xE7200203,
++	0x81C, 0xE6220203,
++	0x81C, 0xE5240203,
++	0x81C, 0xE4260203,
++	0x81C, 0xE3280203,
++	0x81C, 0xE22A0203,
++	0x81C, 0xA62C0203,
++	0x81C, 0xA52E0203,
++	0x81C, 0xA4300203,
++	0x81C, 0xA3320203,
++	0x81C, 0xA2340203,
++	0x81C, 0xA1360203,
++	0x81C, 0x86380203,
++	0x81C, 0x853A0203,
++	0x81C, 0x843C0203,
++	0x81C, 0x833E0203,
++	0x81C, 0x65400203,
++	0x81C, 0x64420203,
++	0x81C, 0x63440203,
++	0x81C, 0x46460203,
++	0x81C, 0x45480203,
++	0x81C, 0x444A0203,
++	0x81C, 0x434C0203,
++	0x81C, 0x264E0203,
++	0x81C, 0x25500203,
++	0x81C, 0x24520203,
++	0x81C, 0x08540203,
++	0x81C, 0x07560203,
++	0x81C, 0x06580203,
++	0x81C, 0x055A0203,
++	0x81C, 0x045C0203,
++	0x81C, 0x035E0203,
++	0x81C, 0x02600203,
++	0x81C, 0x01620203,
++	0x81C, 0x01640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFF000203,
++	0x81C, 0xFF020203,
++	0x81C, 0xFE040203,
++	0x81C, 0xFD060203,
++	0x81C, 0xFC080203,
++	0x81C, 0xFB0A0203,
++	0x81C, 0xFA0C0203,
++	0x81C, 0xF90E0203,
++	0x81C, 0xF8100203,
++	0x81C, 0xF7120203,
++	0x81C, 0xF6140203,
++	0x81C, 0xF5160203,
++	0x81C, 0xF4180203,
++	0x81C, 0xF31A0203,
++	0x81C, 0xF21C0203,
++	0x81C, 0xF11E0203,
++	0x81C, 0xF0200203,
++	0x81C, 0xEF220203,
++	0x81C, 0xEE240203,
++	0x81C, 0xED260203,
++	0x81C, 0xEC280203,
++	0x81C, 0xEB2A0203,
++	0x81C, 0xEA2C0203,
++	0x81C, 0xE92E0203,
++	0x81C, 0xE8300203,
++	0x81C, 0xE7320203,
++	0x81C, 0xE6340203,
++	0x81C, 0xE5360203,
++	0x81C, 0xE4380203,
++	0x81C, 0xE33A0203,
++	0x81C, 0xE23C0203,
++	0x81C, 0xE13E0203,
++	0x81C, 0xA4400203,
++	0x81C, 0xA3420203,
++	0x81C, 0xA2440203,
++	0x81C, 0xA1460203,
++	0x81C, 0x84480203,
++	0x81C, 0x834A0203,
++	0x81C, 0x824C0203,
++	0x81C, 0x814E0203,
++	0x81C, 0x64500203,
++	0x81C, 0x63520203,
++	0x81C, 0x62540203,
++	0x81C, 0x61560203,
++	0x81C, 0x45580203,
++	0x81C, 0x445A0203,
++	0x81C, 0x435C0203,
++	0x81C, 0x425E0203,
++	0x81C, 0x24600203,
++	0x81C, 0x23620203,
++	0x81C, 0x07640203,
++	0x81C, 0x06660203,
++	0x81C, 0x05680203,
++	0x81C, 0x046A0203,
++	0x81C, 0x036C0203,
++	0x81C, 0x026E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000203,
++	0x81C, 0xF7020203,
++	0x81C, 0xF6040203,
++	0x81C, 0xF5060203,
++	0x81C, 0xF4080203,
++	0x81C, 0xF30A0203,
++	0x81C, 0xF20C0203,
++	0x81C, 0xF10E0203,
++	0x81C, 0xF0100203,
++	0x81C, 0xEF120203,
++	0x81C, 0xEE140203,
++	0x81C, 0xED160203,
++	0x81C, 0xEC180203,
++	0x81C, 0xEB1A0203,
++	0x81C, 0xEA1C0203,
++	0x81C, 0xE91E0203,
++	0x81C, 0xE8200203,
++	0x81C, 0xE7220203,
++	0x81C, 0xE6240203,
++	0x81C, 0xE5260203,
++	0x81C, 0xE4280203,
++	0x81C, 0xE32A0203,
++	0x81C, 0xE22C0203,
++	0x81C, 0xE12E0203,
++	0x81C, 0xA6300203,
++	0x81C, 0xA5320203,
++	0x81C, 0xA4340203,
++	0x81C, 0xA3360203,
++	0x81C, 0xA2380203,
++	0x81C, 0xA13A0203,
++	0x81C, 0x843C0203,
++	0x81C, 0x833E0203,
++	0x81C, 0x82400203,
++	0x81C, 0x81420203,
++	0x81C, 0x64440203,
++	0x81C, 0x63460203,
++	0x81C, 0x62480203,
++	0x81C, 0x614A0203,
++	0x81C, 0x444C0203,
++	0x81C, 0x434E0203,
++	0x81C, 0x42500203,
++	0x81C, 0x41520203,
++	0x81C, 0x25540203,
++	0x81C, 0x24560203,
++	0x81C, 0x23580203,
++	0x81C, 0x065A0203,
++	0x81C, 0x055C0203,
++	0x81C, 0x045E0203,
++	0x81C, 0x03600203,
++	0x81C, 0x02620203,
++	0x81C, 0x01640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000203,
++	0x81C, 0xF8020203,
++	0x81C, 0xF7040203,
++	0x81C, 0xF6060203,
++	0x81C, 0xF5080203,
++	0x81C, 0xF40A0203,
++	0x81C, 0xF30C0203,
++	0x81C, 0xF20E0203,
++	0x81C, 0xF1100203,
++	0x81C, 0xF0120203,
++	0x81C, 0xEF140203,
++	0x81C, 0xCE160203,
++	0x81C, 0xCD180203,
++	0x81C, 0xCC1A0203,
++	0x81C, 0xCB1C0203,
++	0x81C, 0xCA1E0203,
++	0x81C, 0xC9200203,
++	0x81C, 0xC8220203,
++	0x81C, 0xC7240203,
++	0x81C, 0xC6260203,
++	0x81C, 0xC5280203,
++	0x81C, 0xC42A0203,
++	0x81C, 0xC32C0203,
++	0x81C, 0xC22E0203,
++	0x81C, 0xC1300203,
++	0x81C, 0xA5320203,
++	0x81C, 0xA4340203,
++	0x81C, 0xA3360203,
++	0x81C, 0xA2380203,
++	0x81C, 0xA13A0203,
++	0x81C, 0x853C0203,
++	0x81C, 0x843E0203,
++	0x81C, 0x83400203,
++	0x81C, 0x82420203,
++	0x81C, 0x81440203,
++	0x81C, 0x64460203,
++	0x81C, 0x63480203,
++	0x81C, 0x624A0203,
++	0x81C, 0x614C0203,
++	0x81C, 0x444E0203,
++	0x81C, 0x43500203,
++	0x81C, 0x42520203,
++	0x81C, 0x41540203,
++	0x81C, 0x24560203,
++	0x81C, 0x23580203,
++	0x81C, 0x075A0203,
++	0x81C, 0x065C0203,
++	0x81C, 0x055E0203,
++	0x81C, 0x04600203,
++	0x81C, 0x03620203,
++	0x81C, 0x02640203,
++	0x81C, 0x01660203,
++	0x81C, 0x01680203,
++	0x81C, 0x016A0203,
++	0x81C, 0x016C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0xA0000000,	0x00000000,
++	0x81C, 0xFF000203,
++	0x81C, 0xFF020203,
++	0x81C, 0xFE040203,
++	0x81C, 0xFD060203,
++	0x81C, 0xFC080203,
++	0x81C, 0xFB0A0203,
++	0x81C, 0xFA0C0203,
++	0x81C, 0xF90E0203,
++	0x81C, 0xF8100203,
++	0x81C, 0xF7120203,
++	0x81C, 0xF6140203,
++	0x81C, 0xF5160203,
++	0x81C, 0xF4180203,
++	0x81C, 0xF31A0203,
++	0x81C, 0xF21C0203,
++	0x81C, 0xF11E0203,
++	0x81C, 0xF0200203,
++	0x81C, 0xEF220203,
++	0x81C, 0xEE240203,
++	0x81C, 0xED260203,
++	0x81C, 0xEC280203,
++	0x81C, 0xEB2A0203,
++	0x81C, 0xEA2C0203,
++	0x81C, 0xE92E0203,
++	0x81C, 0xE8300203,
++	0x81C, 0xE7320203,
++	0x81C, 0xE6340203,
++	0x81C, 0xE5360203,
++	0x81C, 0xE4380203,
++	0x81C, 0xE33A0203,
++	0x81C, 0xE23C0203,
++	0x81C, 0xE13E0203,
++	0x81C, 0xA4400203,
++	0x81C, 0xA3420203,
++	0x81C, 0xA2440203,
++	0x81C, 0xA1460203,
++	0x81C, 0x85480203,
++	0x81C, 0x844A0203,
++	0x81C, 0x834C0203,
++	0x81C, 0x824E0203,
++	0x81C, 0x81500203,
++	0x81C, 0x64520203,
++	0x81C, 0x63540203,
++	0x81C, 0x62560203,
++	0x81C, 0x61580203,
++	0x81C, 0x445A0203,
++	0x81C, 0x435C0203,
++	0x81C, 0x425E0203,
++	0x81C, 0x25600203,
++	0x81C, 0x24620203,
++	0x81C, 0x06640203,
++	0x81C, 0x05660203,
++	0x81C, 0x04680203,
++	0x81C, 0x036A0203,
++	0x81C, 0x026C0203,
++	0x81C, 0x016E0203,
++	0x81C, 0x01700203,
++	0x81C, 0x01720203,
++	0x81C, 0x01740203,
++	0x81C, 0x01760203,
++	0x81C, 0x01780203,
++	0x81C, 0x017A0203,
++	0x81C, 0x017C0203,
++	0x81C, 0x017E0203,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF8000303,
++	0x81C, 0xF7020303,
++	0x81C, 0xF6040303,
++	0x81C, 0xF5060303,
++	0x81C, 0xF4080303,
++	0x81C, 0xF30A0303,
++	0x81C, 0xF20C0303,
++	0x81C, 0xF10E0303,
++	0x81C, 0xF0100303,
++	0x81C, 0xEF120303,
++	0x81C, 0xEE140303,
++	0x81C, 0xED160303,
++	0x81C, 0xEC180303,
++	0x81C, 0xEB1A0303,
++	0x81C, 0xEA1C0303,
++	0x81C, 0xE91E0303,
++	0x81C, 0xE8200303,
++	0x81C, 0xE7220303,
++	0x81C, 0xE6240303,
++	0x81C, 0xE5260303,
++	0x81C, 0xE4280303,
++	0x81C, 0xE32A0303,
++	0x81C, 0xE22C0303,
++	0x81C, 0xE12E0303,
++	0x81C, 0xA6300303,
++	0x81C, 0xA5320303,
++	0x81C, 0xA4340303,
++	0x81C, 0xA3360303,
++	0x81C, 0xA2380303,
++	0x81C, 0xA13A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x454C0303,
++	0x81C, 0x444E0303,
++	0x81C, 0x43500303,
++	0x81C, 0x42520303,
++	0x81C, 0x41540303,
++	0x81C, 0x24560303,
++	0x81C, 0x23580303,
++	0x81C, 0x065A0303,
++	0x81C, 0x055C0303,
++	0x81C, 0x045E0303,
++	0x81C, 0x03600303,
++	0x81C, 0x02620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000303,
++	0x81C, 0xF6020303,
++	0x81C, 0xF5040303,
++	0x81C, 0xF4060303,
++	0x81C, 0xF3080303,
++	0x81C, 0xF20A0303,
++	0x81C, 0xF10C0303,
++	0x81C, 0xF00E0303,
++	0x81C, 0xEF100303,
++	0x81C, 0xEE120303,
++	0x81C, 0xED140303,
++	0x81C, 0xEC160303,
++	0x81C, 0xEB180303,
++	0x81C, 0xEA1A0303,
++	0x81C, 0xE91C0303,
++	0x81C, 0xE81E0303,
++	0x81C, 0xE7200303,
++	0x81C, 0xE6220303,
++	0x81C, 0xE5240303,
++	0x81C, 0xE4260303,
++	0x81C, 0xE3280303,
++	0x81C, 0xC32A0303,
++	0x81C, 0xC22C0303,
++	0x81C, 0xC12E0303,
++	0x81C, 0xA5300303,
++	0x81C, 0xA4320303,
++	0x81C, 0xA3340303,
++	0x81C, 0xA2360303,
++	0x81C, 0xA1380303,
++	0x81C, 0x853A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x454C0303,
++	0x81C, 0x444E0303,
++	0x81C, 0x43500303,
++	0x81C, 0x25520303,
++	0x81C, 0x24540303,
++	0x81C, 0x23560303,
++	0x81C, 0x06580303,
++	0x81C, 0x055A0303,
++	0x81C, 0x045C0303,
++	0x81C, 0x035E0303,
++	0x81C, 0x02600303,
++	0x81C, 0x01620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000303,
++	0x81C, 0xF8020303,
++	0x81C, 0xF7040303,
++	0x81C, 0xF6060303,
++	0x81C, 0xF5080303,
++	0x81C, 0xF40A0303,
++	0x81C, 0xF30C0303,
++	0x81C, 0xF20E0303,
++	0x81C, 0xF1100303,
++	0x81C, 0xF0120303,
++	0x81C, 0xEF140303,
++	0x81C, 0xEE160303,
++	0x81C, 0xED180303,
++	0x81C, 0xEC1A0303,
++	0x81C, 0xEB1C0303,
++	0x81C, 0xEA1E0303,
++	0x81C, 0xE9200303,
++	0x81C, 0xE8220303,
++	0x81C, 0xE7240303,
++	0x81C, 0xE6260303,
++	0x81C, 0xE5280303,
++	0x81C, 0xE42A0303,
++	0x81C, 0xE32C0303,
++	0x81C, 0xE22E0303,
++	0x81C, 0xE1300303,
++	0x81C, 0xA4320303,
++	0x81C, 0xA3340303,
++	0x81C, 0xA2360303,
++	0x81C, 0xA1380303,
++	0x81C, 0x853A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x444C0303,
++	0x81C, 0x434E0303,
++	0x81C, 0x42500303,
++	0x81C, 0x25520303,
++	0x81C, 0x24540303,
++	0x81C, 0x23560303,
++	0x81C, 0x07580303,
++	0x81C, 0x065A0303,
++	0x81C, 0x055C0303,
++	0x81C, 0x045E0303,
++	0x81C, 0x03600303,
++	0x81C, 0x02620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000303,
++	0x81C, 0xF6020303,
++	0x81C, 0xF5040303,
++	0x81C, 0xF4060303,
++	0x81C, 0xF3080303,
++	0x81C, 0xF20A0303,
++	0x81C, 0xF10C0303,
++	0x81C, 0xF00E0303,
++	0x81C, 0xEF100303,
++	0x81C, 0xEE120303,
++	0x81C, 0xED140303,
++	0x81C, 0xEC160303,
++	0x81C, 0xEB180303,
++	0x81C, 0xEA1A0303,
++	0x81C, 0xE91C0303,
++	0x81C, 0xE81E0303,
++	0x81C, 0xE7200303,
++	0x81C, 0xE6220303,
++	0x81C, 0xE5240303,
++	0x81C, 0xE4260303,
++	0x81C, 0xE3280303,
++	0x81C, 0xE22A0303,
++	0x81C, 0xE12C0303,
++	0x81C, 0xA72E0303,
++	0x81C, 0xA6300303,
++	0x81C, 0xA5320303,
++	0x81C, 0xA4340303,
++	0x81C, 0xA3360303,
++	0x81C, 0xA2380303,
++	0x81C, 0xA13A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x454C0303,
++	0x81C, 0x444E0303,
++	0x81C, 0x43500303,
++	0x81C, 0x42520303,
++	0x81C, 0x41540303,
++	0x81C, 0x24560303,
++	0x81C, 0x23580303,
++	0x81C, 0x065A0303,
++	0x81C, 0x055C0303,
++	0x81C, 0x045E0303,
++	0x81C, 0x03600303,
++	0x81C, 0x02620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFB000303,
++	0x81C, 0xFA020303,
++	0x81C, 0xF9040303,
++	0x81C, 0xF8060303,
++	0x81C, 0xF7080303,
++	0x81C, 0xF60A0303,
++	0x81C, 0xF50C0303,
++	0x81C, 0xF40E0303,
++	0x81C, 0xF3100303,
++	0x81C, 0xF2120303,
++	0x81C, 0xF1140303,
++	0x81C, 0xF0160303,
++	0x81C, 0xEF180303,
++	0x81C, 0xEE1A0303,
++	0x81C, 0xED1C0303,
++	0x81C, 0xEC1E0303,
++	0x81C, 0xEB200303,
++	0x81C, 0xEA220303,
++	0x81C, 0xE9240303,
++	0x81C, 0xE8260303,
++	0x81C, 0xE7280303,
++	0x81C, 0xE62A0303,
++	0x81C, 0xE52C0303,
++	0x81C, 0xE42E0303,
++	0x81C, 0xE3300303,
++	0x81C, 0xE2320303,
++	0x81C, 0xE1340303,
++	0x81C, 0xC2360303,
++	0x81C, 0xC1380303,
++	0x81C, 0xA33A0303,
++	0x81C, 0xA23C0303,
++	0x81C, 0x853E0303,
++	0x81C, 0x84400303,
++	0x81C, 0x83420303,
++	0x81C, 0x66440303,
++	0x81C, 0x65460303,
++	0x81C, 0x64480303,
++	0x81C, 0x634A0303,
++	0x81C, 0x624C0303,
++	0x81C, 0x614E0303,
++	0x81C, 0x45500303,
++	0x81C, 0x44520303,
++	0x81C, 0x43540303,
++	0x81C, 0x42560303,
++	0x81C, 0x25580303,
++	0x81C, 0x245A0303,
++	0x81C, 0x235C0303,
++	0x81C, 0x065E0303,
++	0x81C, 0x05600303,
++	0x81C, 0x04620303,
++	0x81C, 0x03640303,
++	0x81C, 0x02660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF9000303,
++	0x81C, 0xF8020303,
++	0x81C, 0xF7040303,
++	0x81C, 0xF6060303,
++	0x81C, 0xF5080303,
++	0x81C, 0xF40A0303,
++	0x81C, 0xF30C0303,
++	0x81C, 0xF20E0303,
++	0x81C, 0xF1100303,
++	0x81C, 0xF0120303,
++	0x81C, 0xEF140303,
++	0x81C, 0xEE160303,
++	0x81C, 0xED180303,
++	0x81C, 0xEC1A0303,
++	0x81C, 0xEB1C0303,
++	0x81C, 0xEA1E0303,
++	0x81C, 0xE9200303,
++	0x81C, 0xE8220303,
++	0x81C, 0xE7240303,
++	0x81C, 0xE6260303,
++	0x81C, 0xE5280303,
++	0x81C, 0xE42A0303,
++	0x81C, 0xE32C0303,
++	0x81C, 0xE22E0303,
++	0x81C, 0xE1300303,
++	0x81C, 0xA6320303,
++	0x81C, 0xA5340303,
++	0x81C, 0xA4360303,
++	0x81C, 0xA3380303,
++	0x81C, 0xA23A0303,
++	0x81C, 0xA13C0303,
++	0x81C, 0x853E0303,
++	0x81C, 0x84400303,
++	0x81C, 0x83420303,
++	0x81C, 0x82440303,
++	0x81C, 0x81460303,
++	0x81C, 0x64480303,
++	0x81C, 0x634A0303,
++	0x81C, 0x624C0303,
++	0x81C, 0x614E0303,
++	0x81C, 0x44500303,
++	0x81C, 0x43520303,
++	0x81C, 0x42540303,
++	0x81C, 0x41560303,
++	0x81C, 0x25580303,
++	0x81C, 0x245A0303,
++	0x81C, 0x235C0303,
++	0x81C, 0x055E0303,
++	0x81C, 0x04600303,
++	0x81C, 0x03620303,
++	0x81C, 0x02640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000303,
++	0x81C, 0xFD020303,
++	0x81C, 0xFC040303,
++	0x81C, 0xFB060303,
++	0x81C, 0xFA080303,
++	0x81C, 0xF90A0303,
++	0x81C, 0xF80C0303,
++	0x81C, 0xF70E0303,
++	0x81C, 0xF6100303,
++	0x81C, 0xF5120303,
++	0x81C, 0xF4140303,
++	0x81C, 0xF3160303,
++	0x81C, 0xF2180303,
++	0x81C, 0xF11A0303,
++	0x81C, 0xF01C0303,
++	0x81C, 0xEF1E0303,
++	0x81C, 0xEE200303,
++	0x81C, 0xED220303,
++	0x81C, 0xEC240303,
++	0x81C, 0xEB260303,
++	0x81C, 0xEA280303,
++	0x81C, 0xE92A0303,
++	0x81C, 0xE82C0303,
++	0x81C, 0xE72E0303,
++	0x81C, 0xE6300303,
++	0x81C, 0xE5320303,
++	0x81C, 0xE4340303,
++	0x81C, 0xE3360303,
++	0x81C, 0xC3380303,
++	0x81C, 0xC23A0303,
++	0x81C, 0xC13C0303,
++	0x81C, 0xA43E0303,
++	0x81C, 0xA3400303,
++	0x81C, 0xA2420303,
++	0x81C, 0xA1440303,
++	0x81C, 0x85460303,
++	0x81C, 0x84480303,
++	0x81C, 0x834A0303,
++	0x81C, 0x824C0303,
++	0x81C, 0x814E0303,
++	0x81C, 0x64500303,
++	0x81C, 0x63520303,
++	0x81C, 0x62540303,
++	0x81C, 0x61560303,
++	0x81C, 0x44580303,
++	0x81C, 0x435A0303,
++	0x81C, 0x425C0303,
++	0x81C, 0x265E0303,
++	0x81C, 0x25600303,
++	0x81C, 0x24620303,
++	0x81C, 0x06640303,
++	0x81C, 0x05660303,
++	0x81C, 0x04680303,
++	0x81C, 0x036A0303,
++	0x81C, 0x026C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000303,
++	0x81C, 0xF6020303,
++	0x81C, 0xF5040303,
++	0x81C, 0xF4060303,
++	0x81C, 0xF3080303,
++	0x81C, 0xF20A0303,
++	0x81C, 0xF10C0303,
++	0x81C, 0xF00E0303,
++	0x81C, 0xEF100303,
++	0x81C, 0xEE120303,
++	0x81C, 0xED140303,
++	0x81C, 0xEC160303,
++	0x81C, 0xEB180303,
++	0x81C, 0xEA1A0303,
++	0x81C, 0xE91C0303,
++	0x81C, 0xE81E0303,
++	0x81C, 0xE7200303,
++	0x81C, 0xE6220303,
++	0x81C, 0xE5240303,
++	0x81C, 0xE4260303,
++	0x81C, 0xE3280303,
++	0x81C, 0xE22A0303,
++	0x81C, 0xA62C0303,
++	0x81C, 0xA52E0303,
++	0x81C, 0xA4300303,
++	0x81C, 0xA3320303,
++	0x81C, 0xA2340303,
++	0x81C, 0x87360303,
++	0x81C, 0x86380303,
++	0x81C, 0x853A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x66400303,
++	0x81C, 0x65420303,
++	0x81C, 0x64440303,
++	0x81C, 0x45460303,
++	0x81C, 0x44480303,
++	0x81C, 0x434A0303,
++	0x81C, 0x274C0303,
++	0x81C, 0x264E0303,
++	0x81C, 0x25500303,
++	0x81C, 0x24520303,
++	0x81C, 0x23540303,
++	0x81C, 0x08560303,
++	0x81C, 0x07580303,
++	0x81C, 0x065A0303,
++	0x81C, 0x055C0303,
++	0x81C, 0x045E0303,
++	0x81C, 0x03600303,
++	0x81C, 0x02620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xFE000303,
++	0x81C, 0xFD020303,
++	0x81C, 0xFC040303,
++	0x81C, 0xFB060303,
++	0x81C, 0xFA080303,
++	0x81C, 0xF90A0303,
++	0x81C, 0xF80C0303,
++	0x81C, 0xF70E0303,
++	0x81C, 0xF6100303,
++	0x81C, 0xF5120303,
++	0x81C, 0xF4140303,
++	0x81C, 0xF3160303,
++	0x81C, 0xF2180303,
++	0x81C, 0xF11A0303,
++	0x81C, 0xF01C0303,
++	0x81C, 0xEF1E0303,
++	0x81C, 0xEE200303,
++	0x81C, 0xED220303,
++	0x81C, 0xEC240303,
++	0x81C, 0xEB260303,
++	0x81C, 0xEA280303,
++	0x81C, 0xE92A0303,
++	0x81C, 0xE82C0303,
++	0x81C, 0xE72E0303,
++	0x81C, 0xE6300303,
++	0x81C, 0xE5320303,
++	0x81C, 0xE4340303,
++	0x81C, 0xE3360303,
++	0x81C, 0xC3380303,
++	0x81C, 0xC23A0303,
++	0x81C, 0xC13C0303,
++	0x81C, 0xA43E0303,
++	0x81C, 0xA3400303,
++	0x81C, 0xA2420303,
++	0x81C, 0xA1440303,
++	0x81C, 0x85460303,
++	0x81C, 0x84480303,
++	0x81C, 0x834A0303,
++	0x81C, 0x824C0303,
++	0x81C, 0x814E0303,
++	0x81C, 0x64500303,
++	0x81C, 0x63520303,
++	0x81C, 0x62540303,
++	0x81C, 0x61560303,
++	0x81C, 0x44580303,
++	0x81C, 0x435A0303,
++	0x81C, 0x425C0303,
++	0x81C, 0x265E0303,
++	0x81C, 0x25600303,
++	0x81C, 0x24620303,
++	0x81C, 0x06640303,
++	0x81C, 0x05660303,
++	0x81C, 0x04680303,
++	0x81C, 0x036A0303,
++	0x81C, 0x026C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000303,
++	0x81C, 0xF6020303,
++	0x81C, 0xF5040303,
++	0x81C, 0xF4060303,
++	0x81C, 0xF3080303,
++	0x81C, 0xF20A0303,
++	0x81C, 0xF10C0303,
++	0x81C, 0xF00E0303,
++	0x81C, 0xEF100303,
++	0x81C, 0xEE120303,
++	0x81C, 0xED140303,
++	0x81C, 0xEC160303,
++	0x81C, 0xEB180303,
++	0x81C, 0xEA1A0303,
++	0x81C, 0xE91C0303,
++	0x81C, 0xE81E0303,
++	0x81C, 0xE7200303,
++	0x81C, 0xE6220303,
++	0x81C, 0xE5240303,
++	0x81C, 0xE4260303,
++	0x81C, 0xE3280303,
++	0x81C, 0xE22A0303,
++	0x81C, 0xE12C0303,
++	0x81C, 0xA72E0303,
++	0x81C, 0xA6300303,
++	0x81C, 0xA5320303,
++	0x81C, 0xA4340303,
++	0x81C, 0xA3360303,
++	0x81C, 0xA2380303,
++	0x81C, 0xA13A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x454C0303,
++	0x81C, 0x444E0303,
++	0x81C, 0x43500303,
++	0x81C, 0x42520303,
++	0x81C, 0x41540303,
++	0x81C, 0x24560303,
++	0x81C, 0x23580303,
++	0x81C, 0x065A0303,
++	0x81C, 0x055C0303,
++	0x81C, 0x045E0303,
++	0x81C, 0x03600303,
++	0x81C, 0x02620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x81C, 0xF7000303,
++	0x81C, 0xF6020303,
++	0x81C, 0xF5040303,
++	0x81C, 0xF4060303,
++	0x81C, 0xF3080303,
++	0x81C, 0xF20A0303,
++	0x81C, 0xF10C0303,
++	0x81C, 0xF00E0303,
++	0x81C, 0xEF100303,
++	0x81C, 0xEE120303,
++	0x81C, 0xED140303,
++	0x81C, 0xEC160303,
++	0x81C, 0xEB180303,
++	0x81C, 0xEA1A0303,
++	0x81C, 0xAF1C0303,
++	0x81C, 0xAE1E0303,
++	0x81C, 0xAD200303,
++	0x81C, 0xAC220303,
++	0x81C, 0xAB240303,
++	0x81C, 0xAA260303,
++	0x81C, 0xC5280303,
++	0x81C, 0xC42A0303,
++	0x81C, 0xC32C0303,
++	0x81C, 0xC22E0303,
++	0x81C, 0xA5300303,
++	0x81C, 0xA4320303,
++	0x81C, 0xA3340303,
++	0x81C, 0xA2360303,
++	0x81C, 0xA1380303,
++	0x81C, 0x853A0303,
++	0x81C, 0x843C0303,
++	0x81C, 0x833E0303,
++	0x81C, 0x82400303,
++	0x81C, 0x81420303,
++	0x81C, 0x64440303,
++	0x81C, 0x63460303,
++	0x81C, 0x62480303,
++	0x81C, 0x614A0303,
++	0x81C, 0x444C0303,
++	0x81C, 0x434E0303,
++	0x81C, 0x42500303,
++	0x81C, 0x41520303,
++	0x81C, 0x25540303,
++	0x81C, 0x24560303,
++	0x81C, 0x06580303,
++	0x81C, 0x055A0303,
++	0x81C, 0x045C0303,
++	0x81C, 0x035E0303,
++	0x81C, 0x02600303,
++	0x81C, 0x01620303,
++	0x81C, 0x01640303,
++	0x81C, 0x01660303,
++	0x81C, 0x01680303,
++	0x81C, 0x016A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0xA0000000,	0x00000000,
++	0x81C, 0xFD000303,
++	0x81C, 0xFC020303,
++	0x81C, 0xFB040303,
++	0x81C, 0xFA060303,
++	0x81C, 0xF9080303,
++	0x81C, 0xF80A0303,
++	0x81C, 0xF70C0303,
++	0x81C, 0xF60E0303,
++	0x81C, 0xF5100303,
++	0x81C, 0xF4120303,
++	0x81C, 0xF3140303,
++	0x81C, 0xF2160303,
++	0x81C, 0xF1180303,
++	0x81C, 0xF01A0303,
++	0x81C, 0xEF1C0303,
++	0x81C, 0xEE1E0303,
++	0x81C, 0xED200303,
++	0x81C, 0xEC220303,
++	0x81C, 0xEB240303,
++	0x81C, 0xEA260303,
++	0x81C, 0xE9280303,
++	0x81C, 0xE82A0303,
++	0x81C, 0xE72C0303,
++	0x81C, 0xE62E0303,
++	0x81C, 0xE5300303,
++	0x81C, 0xE4320303,
++	0x81C, 0xE3340303,
++	0x81C, 0xE2360303,
++	0x81C, 0xE1380303,
++	0x81C, 0xA53A0303,
++	0x81C, 0xA43C0303,
++	0x81C, 0xA33E0303,
++	0x81C, 0xA2400303,
++	0x81C, 0xA1420303,
++	0x81C, 0x87440303,
++	0x81C, 0x86460303,
++	0x81C, 0x85480303,
++	0x81C, 0x844A0303,
++	0x81C, 0x834C0303,
++	0x81C, 0x824E0303,
++	0x81C, 0x81500303,
++	0x81C, 0x64520303,
++	0x81C, 0x63540303,
++	0x81C, 0x62560303,
++	0x81C, 0x61580303,
++	0x81C, 0x435A0303,
++	0x81C, 0x425C0303,
++	0x81C, 0x415E0303,
++	0x81C, 0x07600303,
++	0x81C, 0x06620303,
++	0x81C, 0x05640303,
++	0x81C, 0x04660303,
++	0x81C, 0x03680303,
++	0x81C, 0x026A0303,
++	0x81C, 0x016C0303,
++	0x81C, 0x016E0303,
++	0x81C, 0x01700303,
++	0x81C, 0x01720303,
++	0x81C, 0x01740303,
++	0x81C, 0x01760303,
++	0x81C, 0x01780303,
++	0x81C, 0x017A0303,
++	0x81C, 0x017C0303,
++	0x81C, 0x017E0303,
++	0xB0000000,	0x00000000,
++	0xC50, 0x00000022,
++	0xC50, 0x00000020,
++	0xE50, 0x00000022,
++	0xE50, 0x00000020,
++	0x1850, 0x00000022,
++	0x1850, 0x00000020,
++	0x1A50, 0x00000022,
++	0x1A50, 0x00000020,
++};
++
++RTW_DECL_TABLE_PHY_COND(rtw8814a_agc, rtw_phy_cfg_agc);
++
++static const u32 rtw8814a_bb[] = {
++	0x800, 0x9020D010,
++	0x804, 0x08011280,
++	0x808, 0x0E0282FF,
++	0x80C, 0x1000002F,
++	0x80000003,	0x00000000,	0x40000000,	0x00000000,
++	0x810, 0x33303265,
++	0xA0000000,	0x00000000,
++	0x810, 0x33303265,
++	0xB0000000,	0x00000000,
++	0x814, 0x020C3D10,
++	0x818, 0x04A10385,
++	0x820, 0x00000000,
++	0x824, 0x00033E40,
++	0x828, 0x00000000,
++	0x82C, 0x73985170,
++	0x830, 0x79A0EA08,
++	0x834, 0x042E708A,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x838, 0x86667640,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x838, 0x86667641,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x838, 0x86667641,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x838, 0x86667641,
++	0xA0000000,	0x00000000,
++	0x838, 0x86667640,
++	0xB0000000,	0x00000000,
++	0x83C, 0x9798B9B9,
++	0x840, 0x17578F60,
++	0x844, 0x4BBDFCDE,
++	0x848, 0x5CD07F8B,
++	0x84C, 0x6CFBF7B5,
++	0x850, 0x28834706,
++	0x854, 0x0001520C,
++	0x858, 0x4060C000,
++	0x85C, 0x74210368,
++	0x860, 0x6929C321,
++	0x864, 0x79727432,
++	0x868, 0x8CA7A314,
++	0x86C, 0x438C2878,
++	0x870, 0x44444444,
++	0x874, 0x21612C2E,
++	0x878, 0x00003152,
++	0x87C, 0x000FC000,
++	0x8A0, 0x00000013,
++	0x8A4, 0x7F7F7F7F,
++	0x8A8, 0xA202033E,
++	0x8AC, 0xF40F550A,
++	0x8B0, 0x00000600,
++	0x8B4, 0x000FC080,
++	0x8B8, 0xEC0057FF,
++	0x8BC, 0x8CA520C3,
++	0x8C0, 0x3FF00020,
++	0x8C4, 0x44C00000,
++	0x80000009,	0x00000000,	0x40000000,	0x00000000,
++	0x8C8, 0x80025969,
++	0xA0000000,	0x00000000,
++	0x8C8, 0x80025167,
++	0xB0000000,	0x00000000,
++	0x8CC, 0x08250492,
++	0x8D0, 0x0000B800,
++	0x8D4, 0x940008A0,
++	0x8D8, 0x290B5612,
++	0x8DC, 0x00000000,
++	0x8E0, 0x32316407,
++	0x8E4, 0x4A092925,
++	0x8E8, 0xFFFFC42C,
++	0x8EC, 0x99999999,
++	0x8F0, 0x00009999,
++	0x8F4, 0x00F80FA1,
++	0x8F8, 0x400082C0,
++	0x8FC, 0x00000000,
++	0x900, 0x00400700,
++	0x90C, 0x09004000,
++	0x910, 0x0000FC00,
++	0x914, 0xD6400404,
++	0x918, 0x1C1028C0,
++	0x91C, 0x64B11A1C,
++	0x920, 0xE0767233,
++	0x924, 0x055AA500,
++	0x928, 0x4AB0E4E4,
++	0x92C, 0xFFFE0000,
++	0x930, 0xFFFFFFFE,
++	0x934, 0x001FFFFF,
++	0x938, 0x00008400,
++	0x93C, 0x932C0642,
++	0x940, 0x093E9360,
++	0x944, 0x08000000,
++	0x948, 0x04000000,
++	0x950, 0x02010080,
++	0x954, 0x86510080,
++	0x960, 0x00000000,
++	0x964, 0x00000000,
++	0x968, 0x00000000,
++	0x96C, 0x00000000,
++	0x970, 0x801FFFFF,
++	0x978, 0x00000000,
++	0x97C, 0x00000000,
++	0x980, 0x00000000,
++	0x984, 0x00000000,
++	0x988, 0x00000000,
++	0x98C, 0x03440000,
++	0x990, 0x27100000,
++	0x994, 0xFFFF0100,
++	0x998, 0xFFFFFF5C,
++	0x99C, 0xFFFFFFFF,
++	0x9A0, 0x000000FF,
++	0x9A4, 0x00080080,
++	0x9A8, 0x0C2F0000,
++	0x9AC, 0x00560000,
++	0x9B0, 0x81081008,
++	0x9B4, 0x00000000,
++	0x9B8, 0x01081008,
++	0x9BC, 0x01081008,
++	0x9D0, 0x00000000,
++	0x9D4, 0x00000000,
++	0x9D8, 0x00000000,
++	0x9DC, 0x00000000,
++	0x9E4, 0x00000002,
++	0x9E8, 0x000022D5,
++	0x9FC, 0xEFFFF7FF,
++	0xB00, 0xE3100000,
++	0xB04, 0x0000B000,
++	0xB0C, 0x31EAA006,
++	0xB5C, 0x41CFFFFF,
++	0xC00, 0x00000007,
++	0xC04, 0x00042020,
++	0xC08, 0x80410231,
++	0xC0C, 0x00000000,
++	0xC10, 0x00000100,
++	0xC14, 0x01000000,
++	0xC1C, 0x40000053,
++	0xC50, 0x00000020,
++	0xC54, 0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0xC58, 0x3C0A0C14,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0xC58, 0x3C0A0C14,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0xC58, 0x3C0A0C14,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xC58, 0x3C0A0C14,
++	0xA0000000,	0x00000000,
++	0xC58, 0x3C020C14,
++	0xB0000000,	0x00000000,
++	0xC5C, 0x0D000058,
++	0xC60, 0x1B800000,
++	0xC60, 0x0B800001,
++	0xC60, 0x05800002,
++	0xC60, 0x07800003,
++	0xC60, 0x1A800004,
++	0xC60, 0x0B800005,
++	0xC60, 0x05800006,
++	0xC60, 0x0E800007,
++	0xC60, 0x1A800008,
++	0xC60, 0x0B800009,
++	0xC60, 0x1580000A,
++	0xC60, 0x0880000B,
++	0xC60, 0x1A80000C,
++	0xC60, 0x0B80000D,
++	0xC60, 0x0580000E,
++	0xC60, 0x0E80000F,
++	0xC60, 0x1A800010,
++	0xC60, 0x0B800011,
++	0xC60, 0x15800012,
++	0xC60, 0x08800013,
++	0xC60, 0x1A800014,
++	0xC60, 0x0B800015,
++	0xC60, 0x05800016,
++	0xC60, 0x07800017,
++	0xC60, 0x1A800018,
++	0xC60, 0x0B800019,
++	0xC60, 0x1580001A,
++	0xC60, 0x0880001B,
++	0xC60, 0x1B80001C,
++	0xC60, 0x0B80001D,
++	0xC60, 0x0580001E,
++	0xC60, 0x0780001F,
++	0xC60, 0x1B800020,
++	0xC60, 0x0B800021,
++	0xC60, 0x05800022,
++	0xC60, 0x07800023,
++	0xC60, 0x1B800024,
++	0xC60, 0x0B800025,
++	0xC60, 0x05800026,
++	0xC60, 0x07800027,
++	0xC60, 0x1B800028,
++	0xC60, 0x0B800029,
++	0xC60, 0x0580002A,
++	0xC60, 0x0780002B,
++	0xC60, 0x1B800030,
++	0xC60, 0x0B800031,
++	0xC60, 0x05800032,
++	0xC60, 0x00800033,
++	0xC60, 0x1B800034,
++	0xC60, 0x0B800035,
++	0xC60, 0x05800036,
++	0xC60, 0x00800037,
++	0xC60, 0x1B800038,
++	0xC60, 0x0B800039,
++	0xC60, 0x0580003A,
++	0xC60, 0x0E80803B,
++	0xC94, 0x01000401,
++	0xC98, 0x00188000,
++	0xCA0, 0x00002929,
++	0xCA4, 0x08040201,
++	0xCA8, 0x80402010,
++	0xCAC, 0x77777000,
++	0xCB0, 0x54775477,
++	0xCB4, 0x54775477,
++	0xCB8, 0x00500000,
++	0xCBC, 0x77700000,
++	0xCC0, 0x00000010,
++	0xCC8, 0x00000010,
++	0xE00, 0x00000007,
++	0xE04, 0x00042020,
++	0xE08, 0x80410231,
++	0xE0C, 0x00000000,
++	0xE10, 0x00000100,
++	0xE14, 0x01000000,
++	0xE1C, 0x40000053,
++	0xE50, 0x00000020,
++	0xE54, 0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0xE58, 0x3C0A0C14,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0xE58, 0x3C0A0C14,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0xE58, 0x3C0A0C14,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xE58, 0x3C0A0C14,
++	0xA0000000,	0x00000000,
++	0xE58, 0x3C020C14,
++	0xB0000000,	0x00000000,
++	0xE5C, 0x0D000058,
++	0xE60, 0x1B800000,
++	0xE60, 0x0B800001,
++	0xE60, 0x05800002,
++	0xE60, 0x07800003,
++	0xE60, 0x1A800004,
++	0xE60, 0x0B800005,
++	0xE60, 0x05800006,
++	0xE60, 0x0E800007,
++	0xE60, 0x1A800008,
++	0xE60, 0x0B800009,
++	0xE60, 0x1580000A,
++	0xE60, 0x0880000B,
++	0xE60, 0x1A80000C,
++	0xE60, 0x0B80000D,
++	0xE60, 0x0580000E,
++	0xE60, 0x0E80000F,
++	0xE60, 0x1A800010,
++	0xE60, 0x0B800011,
++	0xE60, 0x15800012,
++	0xE60, 0x08800013,
++	0xE60, 0x1A800014,
++	0xE60, 0x0B800015,
++	0xE60, 0x05800016,
++	0xE60, 0x07800017,
++	0xE60, 0x1A800018,
++	0xE60, 0x0B800019,
++	0xE60, 0x1580001A,
++	0xE60, 0x0880001B,
++	0xE60, 0x1B80001C,
++	0xE60, 0x0B80001D,
++	0xE60, 0x0580001E,
++	0xE60, 0x0780001F,
++	0xE60, 0x1B800020,
++	0xE60, 0x0B800021,
++	0xE60, 0x05800022,
++	0xE60, 0x07800023,
++	0xE60, 0x1B800024,
++	0xE60, 0x0B800025,
++	0xE60, 0x05800026,
++	0xE60, 0x07800027,
++	0xE60, 0x1B800028,
++	0xE60, 0x0B800029,
++	0xE60, 0x0580002A,
++	0xE60, 0x0780002B,
++	0xE60, 0x1B800030,
++	0xE60, 0x0B800031,
++	0xE60, 0x05800032,
++	0xE60, 0x00800033,
++	0xE60, 0x1B800034,
++	0xE60, 0x0B800035,
++	0xE60, 0x05800036,
++	0xE60, 0x00800037,
++	0xE60, 0x1B800038,
++	0xE60, 0x0B800039,
++	0xE60, 0x0580003A,
++	0xE60, 0x0E80803B,
++	0xE94, 0x01000401,
++	0xE98, 0x00188000,
++	0xEA0, 0x00002929,
++	0xEA4, 0x08040201,
++	0xEA8, 0x80402010,
++	0xEAC, 0x77777000,
++	0xEB0, 0x54775477,
++	0xEB4, 0x54775477,
++	0xEB8, 0x00500000,
++	0xEBC, 0x77700000,
++	0x1800, 0x00000007,
++	0x1804, 0x00042020,
++	0x1808, 0x80410231,
++	0x180C, 0x00000000,
++	0x1810, 0x00000100,
++	0x1814, 0x01000000,
++	0x181C, 0x40000053,
++	0x1850, 0x00000020,
++	0x1854, 0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1858, 0x3C0A0C14,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1858, 0x3C0A0C14,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1858, 0x3C0A0C14,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1858, 0x3C0A0C14,
++	0xA0000000,	0x00000000,
++	0x1858, 0x3C020C14,
++	0xB0000000,	0x00000000,
++	0x185C, 0x0D000058,
++	0x1860, 0x1B800000,
++	0x1860, 0x0B800001,
++	0x1860, 0x05800002,
++	0x1860, 0x07800003,
++	0x1860, 0x1A800004,
++	0x1860, 0x0B800005,
++	0x1860, 0x05800006,
++	0x1860, 0x0E800007,
++	0x1860, 0x1A800008,
++	0x1860, 0x0B800009,
++	0x1860, 0x1580000A,
++	0x1860, 0x0880000B,
++	0x1860, 0x1A80000C,
++	0x1860, 0x0B80000D,
++	0x1860, 0x0580000E,
++	0x1860, 0x0E80000F,
++	0x1860, 0x1A800010,
++	0x1860, 0x0B800011,
++	0x1860, 0x15800012,
++	0x1860, 0x08800013,
++	0x1860, 0x1A800014,
++	0x1860, 0x0B800015,
++	0x1860, 0x05800016,
++	0x1860, 0x07800017,
++	0x1860, 0x1A800018,
++	0x1860, 0x0B800019,
++	0x1860, 0x1580001A,
++	0x1860, 0x0880001B,
++	0x1860, 0x1B80001C,
++	0x1860, 0x0B80001D,
++	0x1860, 0x0580001E,
++	0x1860, 0x0780001F,
++	0x1860, 0x1B800020,
++	0x1860, 0x0B800021,
++	0x1860, 0x05800022,
++	0x1860, 0x07800023,
++	0x1860, 0x1B800024,
++	0x1860, 0x0B800025,
++	0x1860, 0x05800026,
++	0x1860, 0x07800027,
++	0x1860, 0x1B800028,
++	0x1860, 0x0B800029,
++	0x1860, 0x0580002A,
++	0x1860, 0x0780002B,
++	0x1860, 0x1B800030,
++	0x1860, 0x0B800031,
++	0x1860, 0x05800032,
++	0x1860, 0x00800033,
++	0x1860, 0x1B800034,
++	0x1860, 0x0B800035,
++	0x1860, 0x05800036,
++	0x1860, 0x00800037,
++	0x1860, 0x1B800038,
++	0x1860, 0x0B800039,
++	0x1860, 0x0580003A,
++	0x1860, 0x0E80803B,
++	0x1894, 0x01000401,
++	0x1898, 0x00188000,
++	0x18A0, 0x00002929,
++	0x18A4, 0x08040201,
++	0x18A8, 0x80402010,
++	0x18AC, 0x77777000,
++	0x18B0, 0x54775477,
++	0x18B4, 0x54775477,
++	0x18B8, 0x00500000,
++	0x18BC, 0x77700000,
++	0x1A00, 0x00000007,
++	0x1A04, 0x00042020,
++	0x1A08, 0x80410231,
++	0x1A0C, 0x00000000,
++	0x1A10, 0x00000100,
++	0x1A14, 0x01000000,
++	0x1A1C, 0x40000053,
++	0x1A50, 0x00000020,
++	0x1A54, 0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1A58, 0x3C0A0C14,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1A58, 0x3C0A0C14,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1A58, 0x3C0A0C14,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1A58, 0x3C0A0C14,
++	0xA0000000,	0x00000000,
++	0x1A58, 0x3C020C14,
++	0xB0000000,	0x00000000,
++	0x1A5C, 0x0D000058,
++	0x1A60, 0x1B800000,
++	0x1A60, 0x0B800001,
++	0x1A60, 0x05800002,
++	0x1A60, 0x07800003,
++	0x1A60, 0x1A800004,
++	0x1A60, 0x0B800005,
++	0x1A60, 0x05800006,
++	0x1A60, 0x0E800007,
++	0x1A60, 0x1A800008,
++	0x1A60, 0x0B800009,
++	0x1A60, 0x1580000A,
++	0x1A60, 0x0880000B,
++	0x1A60, 0x1A80000C,
++	0x1A60, 0x0B80000D,
++	0x1A60, 0x0580000E,
++	0x1A60, 0x0E80000F,
++	0x1A60, 0x1A800010,
++	0x1A60, 0x0B800011,
++	0x1A60, 0x15800012,
++	0x1A60, 0x08800013,
++	0x1A60, 0x1A800014,
++	0x1A60, 0x0B800015,
++	0x1A60, 0x05800016,
++	0x1A60, 0x07800017,
++	0x1A60, 0x1A800018,
++	0x1A60, 0x0B800019,
++	0x1A60, 0x1580001A,
++	0x1A60, 0x0880001B,
++	0x1A60, 0x1B80001C,
++	0x1A60, 0x0B80001D,
++	0x1A60, 0x0580001E,
++	0x1A60, 0x0780001F,
++	0x1A60, 0x1B800020,
++	0x1A60, 0x0B800021,
++	0x1A60, 0x05800022,
++	0x1A60, 0x07800023,
++	0x1A60, 0x1B800024,
++	0x1A60, 0x0B800025,
++	0x1A60, 0x05800026,
++	0x1A60, 0x07800027,
++	0x1A60, 0x1B800028,
++	0x1A60, 0x0B800029,
++	0x1A60, 0x0580002A,
++	0x1A60, 0x0780002B,
++	0x1A60, 0x1B800030,
++	0x1A60, 0x0B800031,
++	0x1A60, 0x05800032,
++	0x1A60, 0x00800033,
++	0x1A60, 0x1B800034,
++	0x1A60, 0x0B800035,
++	0x1A60, 0x05800036,
++	0x1A60, 0x00800037,
++	0x1A60, 0x1B800038,
++	0x1A60, 0x0B800039,
++	0x1A60, 0x0580003A,
++	0x1A60, 0x0E80803B,
++	0x1A94, 0x01000401,
++	0x1A98, 0x00188000,
++	0x1AA0, 0x00002929,
++	0x1AA4, 0x08040201,
++	0x1AA8, 0x80402010,
++	0x1AAC, 0x77777000,
++	0x1AB0, 0x54775477,
++	0x1AB4, 0x54775477,
++	0x1AB8, 0x00500000,
++	0x1ABC, 0x77700000,
++	0x1904, 0x00030000,
++	0x1914, 0x00030000,
++	0x1984, 0x03000000,
++	0x1988, 0x00000087,
++	0x198C, 0x00000007,
++	0x1990, 0xFFAA5500,
++	0x1994, 0x00000077,
++	0x1998, 0x12801000,
++	0x1998, 0x12801000,
++	0x1998, 0x12801001,
++	0x1998, 0x12801002,
++	0x1998, 0x12801003,
++	0x1998, 0x12801004,
++	0x1998, 0x12801005,
++	0x1998, 0x12801006,
++	0x1998, 0x12801007,
++	0x1998, 0x12801008,
++	0x1998, 0x12801009,
++	0x1998, 0x1280100A,
++	0x1998, 0x1280100B,
++	0x1998, 0x1280100C,
++	0x1998, 0x1280100D,
++	0x1998, 0x1280100E,
++	0x1998, 0x1280100F,
++	0x1998, 0x12801010,
++	0x1998, 0x12801011,
++	0x1998, 0x12801012,
++	0x1998, 0x12801013,
++	0x1998, 0x12801014,
++	0x1998, 0x12801015,
++	0x1998, 0x12801016,
++	0x1998, 0x12801017,
++	0x1998, 0x12801018,
++	0x1998, 0x12801019,
++	0x1998, 0x1280101A,
++	0x1998, 0x1280101B,
++	0x1998, 0x1280101C,
++	0x1998, 0x1280101D,
++	0x1998, 0x1280101E,
++	0x1998, 0x1280101F,
++	0x1998, 0x12801020,
++	0x1998, 0x12801021,
++	0x1998, 0x12801022,
++	0x1998, 0x12801023,
++	0x1998, 0x1280102C,
++	0x1998, 0x1280102D,
++	0x1998, 0x1280102E,
++	0x1998, 0x1280102F,
++	0x1998, 0x12801030,
++	0x1998, 0x12801031,
++	0x1998, 0x12801032,
++	0x1998, 0x12801033,
++	0x1998, 0x12801034,
++	0x1998, 0x12801035,
++	0x1998, 0x12801036,
++	0x1998, 0x12801037,
++	0x1998, 0x12801038,
++	0x1998, 0x12801039,
++	0x1998, 0x1280103A,
++	0x1998, 0x1280103B,
++	0x1998, 0x1280103C,
++	0x1998, 0x1280103D,
++	0x1998, 0x1280103E,
++	0x1998, 0x1280103F,
++	0x1998, 0x12801040,
++	0x1998, 0x12801041,
++	0x1998, 0x12801042,
++	0x1998, 0x12801043,
++	0x1998, 0x12801044,
++	0x1998, 0x12801045,
++	0x1998, 0x12801046,
++	0x1998, 0x12801047,
++	0x1998, 0x12801048,
++	0x1998, 0x12801049,
++	0x1998, 0x12801100,
++	0x1998, 0x12801101,
++	0x1998, 0x12801102,
++	0x1998, 0x12801103,
++	0x1998, 0x12801104,
++	0x1998, 0x12801105,
++	0x1998, 0x12801106,
++	0x1998, 0x12801107,
++	0x1998, 0x12801108,
++	0x1998, 0x12801109,
++	0x1998, 0x1280110A,
++	0x1998, 0x1280110B,
++	0x1998, 0x1280110C,
++	0x1998, 0x1280110D,
++	0x1998, 0x1280110E,
++	0x1998, 0x1280110F,
++	0x1998, 0x12801110,
++	0x1998, 0x12801111,
++	0x1998, 0x12801112,
++	0x1998, 0x12801113,
++	0x1998, 0x12801114,
++	0x1998, 0x12801115,
++	0x1998, 0x12801116,
++	0x1998, 0x12801117,
++	0x1998, 0x12801118,
++	0x1998, 0x12801119,
++	0x1998, 0x1280111A,
++	0x1998, 0x1280111B,
++	0x1998, 0x1280111C,
++	0x1998, 0x1280111D,
++	0x1998, 0x1280111E,
++	0x1998, 0x1280111F,
++	0x1998, 0x12801120,
++	0x1998, 0x12801121,
++	0x1998, 0x12801122,
++	0x1998, 0x12801123,
++	0x1998, 0x1280112C,
++	0x1998, 0x1280112D,
++	0x1998, 0x1280112E,
++	0x1998, 0x1280112F,
++	0x1998, 0x12801130,
++	0x1998, 0x12801131,
++	0x1998, 0x12801132,
++	0x1998, 0x12801133,
++	0x1998, 0x12801134,
++	0x1998, 0x12801135,
++	0x1998, 0x12801136,
++	0x1998, 0x12801137,
++	0x1998, 0x12801138,
++	0x1998, 0x12801139,
++	0x1998, 0x1280113A,
++	0x1998, 0x1280113B,
++	0x1998, 0x1280113C,
++	0x1998, 0x1280113D,
++	0x1998, 0x1280113E,
++	0x1998, 0x1280113F,
++	0x1998, 0x12801140,
++	0x1998, 0x12801141,
++	0x1998, 0x12801142,
++	0x1998, 0x12801143,
++	0x1998, 0x12801144,
++	0x1998, 0x12801145,
++	0x1998, 0x12801146,
++	0x1998, 0x12801147,
++	0x1998, 0x12801148,
++	0x1998, 0x12801149,
++	0x1998, 0x12801200,
++	0x1998, 0x12801201,
++	0x1998, 0x12801202,
++	0x1998, 0x12801203,
++	0x1998, 0x12801204,
++	0x1998, 0x12801205,
++	0x1998, 0x12801206,
++	0x1998, 0x12801207,
++	0x1998, 0x12801208,
++	0x1998, 0x12801209,
++	0x1998, 0x1280120A,
++	0x1998, 0x1280120B,
++	0x1998, 0x1280120C,
++	0x1998, 0x1280120D,
++	0x1998, 0x1280120E,
++	0x1998, 0x1280120F,
++	0x1998, 0x12801210,
++	0x1998, 0x12801211,
++	0x1998, 0x12801212,
++	0x1998, 0x12801213,
++	0x1998, 0x12801214,
++	0x1998, 0x12801215,
++	0x1998, 0x12801216,
++	0x1998, 0x12801217,
++	0x1998, 0x12801218,
++	0x1998, 0x12801219,
++	0x1998, 0x1280121A,
++	0x1998, 0x1280121B,
++	0x1998, 0x1280121C,
++	0x1998, 0x1280121D,
++	0x1998, 0x1280121E,
++	0x1998, 0x1280121F,
++	0x1998, 0x12801220,
++	0x1998, 0x12801221,
++	0x1998, 0x12801222,
++	0x1998, 0x12801223,
++	0x1998, 0x1280122C,
++	0x1998, 0x1280122D,
++	0x1998, 0x1280122E,
++	0x1998, 0x1280122F,
++	0x1998, 0x12801230,
++	0x1998, 0x12801231,
++	0x1998, 0x12801232,
++	0x1998, 0x12801233,
++	0x1998, 0x12801234,
++	0x1998, 0x12801235,
++	0x1998, 0x12801236,
++	0x1998, 0x12801237,
++	0x1998, 0x12801238,
++	0x1998, 0x12801239,
++	0x1998, 0x1280123A,
++	0x1998, 0x1280123B,
++	0x1998, 0x1280123C,
++	0x1998, 0x1280123D,
++	0x1998, 0x1280123E,
++	0x1998, 0x1280123F,
++	0x1998, 0x12801240,
++	0x1998, 0x12801241,
++	0x1998, 0x12801242,
++	0x1998, 0x12801243,
++	0x1998, 0x12801244,
++	0x1998, 0x12801245,
++	0x1998, 0x12801246,
++	0x1998, 0x12801247,
++	0x1998, 0x12801248,
++	0x1998, 0x12801249,
++	0x1998, 0x12801300,
++	0x1998, 0x12801301,
++	0x1998, 0x12801302,
++	0x1998, 0x12801303,
++	0x1998, 0x12801304,
++	0x1998, 0x12801305,
++	0x1998, 0x12801306,
++	0x1998, 0x12801307,
++	0x1998, 0x12801308,
++	0x1998, 0x12801309,
++	0x1998, 0x1280130A,
++	0x1998, 0x1280130B,
++	0x1998, 0x1280130C,
++	0x1998, 0x1280130D,
++	0x1998, 0x1280130E,
++	0x1998, 0x1280130F,
++	0x1998, 0x12801310,
++	0x1998, 0x12801311,
++	0x1998, 0x12801312,
++	0x1998, 0x12801313,
++	0x1998, 0x12801314,
++	0x1998, 0x12801315,
++	0x1998, 0x12801316,
++	0x1998, 0x12801317,
++	0x1998, 0x12801318,
++	0x1998, 0x12801319,
++	0x1998, 0x1280131A,
++	0x1998, 0x1280131B,
++	0x1998, 0x1280131C,
++	0x1998, 0x1280131D,
++	0x1998, 0x1280131E,
++	0x1998, 0x1280131F,
++	0x1998, 0x12801320,
++	0x1998, 0x12801321,
++	0x1998, 0x12801322,
++	0x1998, 0x12801323,
++	0x1998, 0x1280132C,
++	0x1998, 0x1280132D,
++	0x1998, 0x1280132E,
++	0x1998, 0x1280132F,
++	0x1998, 0x12801330,
++	0x1998, 0x12801331,
++	0x1998, 0x12801332,
++	0x1998, 0x12801333,
++	0x1998, 0x12801334,
++	0x1998, 0x12801335,
++	0x1998, 0x12801336,
++	0x1998, 0x12801337,
++	0x1998, 0x12801338,
++	0x1998, 0x12801339,
++	0x1998, 0x1280133A,
++	0x1998, 0x1280133B,
++	0x1998, 0x1280133C,
++	0x1998, 0x1280133D,
++	0x1998, 0x1280133E,
++	0x1998, 0x1280133F,
++	0x1998, 0x12801340,
++	0x1998, 0x12801341,
++	0x1998, 0x12801342,
++	0x1998, 0x12801343,
++	0x1998, 0x12801344,
++	0x1998, 0x12801345,
++	0x1998, 0x12801346,
++	0x1998, 0x12801347,
++	0x1998, 0x12801348,
++	0x1998, 0x12801349,
++	0x19D4, 0x88888888,
++	0x19D8, 0x00000888,
++	0xB00, 0xE3100100,
++	0xB00, 0xE7100100,
++	0xC60, 0x15808002,
++	0xC60, 0x01808003,
++	0xE60, 0x15808002,
++	0xE60, 0x01808003,
++	0x1860, 0x15808002,
++	0x1860, 0x01808003,
++	0x1A60, 0x15808002,
++	0x1A60, 0x01808003,
++	0xB00, 0xE3100100,
++	0xC5C, 0x0D080058,
++	0xE5C, 0x0D080058,
++	0x185C, 0x0D080058,
++	0x1A5C, 0x0D080058,
++	0xC5C, 0x0D000058,
++	0xE5C, 0x0D000058,
++	0x185C, 0x0D000058,
++	0x1A5C, 0x0D000058,
++	0xC60, 0x05808002,
++	0xC60, 0x0E808003,
++	0xE60, 0x05808002,
++	0xE60, 0x0E808003,
++	0x1860, 0x05808002,
++	0x1860, 0x0E808003,
++	0x1A60, 0x05808002,
++	0x1A60, 0x0E808003,
++	0xB00, 0xE7100100,
++	0xB00, 0xE3100100,
++	0xB00, 0xE3100000,
++	0x1C38, 0x00000002,
++	0xA00, 0x00D047C8,
++	0xA04, 0x46FF800C,
++	0xA08, 0x8C838300,
++	0xA0C, 0x2E7E000F,
++	0xA10, 0x9500BB78,
++	0xA14, 0x11144028,
++	0xA18, 0x00881117,
++	0xA1C, 0x89140F00,
++	0xA20, 0x1A1B0030,
++	0xA24, 0x090E1317,
++	0xA28, 0x00000204,
++	0xA2C, 0x00900000,
++	0xA70, 0x101FFF00,
++	0xA74, 0x00000128,
++	0xA78, 0x00000900,
++	0xA7C, 0x225B0606,
++	0xA80, 0x218075B2,
++	0xA84, 0x9C1F8C00,
++	0x1B04, 0xE24628D2,
++	0x1B10, 0x88010D46,
++	0x1B14, 0x00000000,
++	0x1B18, 0x00292903,
++	0x1B00, 0xF8000000,
++	0x1B00, 0xF800D000,
++	0x1B00, 0xF801F000,
++	0x1B1C, 0xA2123DB2,
++	0x1B20, 0x07040001,
++	0x1B24, 0x07060807,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0xA0000000,	0x00000000,
++	0x1B28, 0xC0060348,
++	0xB0000000,	0x00000000,
++	0x1B2C, 0x20000003,
++	0x1B30, 0x20000000,
++	0x1B38, 0x20000000,
++	0x1B3C, 0x20000000,
++	0x1BD4, 0x00000001,
++	0x1B94, 0x80000000,
++	0x1B34, 0x00000000,
++	0x1B34, 0x00000002,
++	0x1B34, 0x00000000,
++	0x1B00, 0xF8000002,
++	0x1B00, 0xF800D002,
++	0x1B00, 0xF801F002,
++	0x1B1C, 0xA2123DB2,
++	0x1B20, 0x07040001,
++	0x1B24, 0x07060807,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0xA0000000,	0x00000000,
++	0x1B28, 0xC0060348,
++	0xB0000000,	0x00000000,
++	0x1B2C, 0x20000003,
++	0x1B30, 0x20000000,
++	0x1B38, 0x20000000,
++	0x1B3C, 0x20000000,
++	0x1BD4, 0x00000001,
++	0x1B94, 0x80000000,
++	0x1B34, 0x00000000,
++	0x1B34, 0x00000002,
++	0x1B34, 0x00000000,
++	0x1B00, 0xF8000004,
++	0x1B00, 0xF800D004,
++	0x1B00, 0xF801F004,
++	0x1B1C, 0xA2123DB2,
++	0x1B20, 0x07040001,
++	0x1B24, 0x07060807,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0xA0000000,	0x00000000,
++	0x1B28, 0xC0060348,
++	0xB0000000,	0x00000000,
++	0x1B2C, 0x20000003,
++	0x1B30, 0x20000000,
++	0x1B38, 0x20000000,
++	0x1B3C, 0x20000000,
++	0x1BD4, 0x00000001,
++	0x1B94, 0x80000000,
++	0x1B34, 0x00000000,
++	0x1B34, 0x00000002,
++	0x1B34, 0x00000000,
++	0x1B00, 0xF8000006,
++	0x1B00, 0xF800D006,
++	0x1B00, 0xF801F006,
++	0x1B1C, 0xA2123DB2,
++	0x1B20, 0x07040001,
++	0x1B24, 0x07060807,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B28, 0xC0060324,
++	0xA0000000,	0x00000000,
++	0x1B28, 0xC0060348,
++	0xB0000000,	0x00000000,
++	0x1B2C, 0x20000003,
++	0x1B30, 0x20000000,
++	0x1B38, 0x20000000,
++	0x1B3C, 0x20000000,
++	0x1BD4, 0x00000001,
++	0x1B94, 0x80000000,
++	0x1B34, 0x00000000,
++	0x1B34, 0x00000002,
++	0x1B34, 0x00000000,
++	0x1B00, 0xF8000000,
++	0x1B80, 0x00000007,
++	0x1B80, 0x09060005,
++	0x1B80, 0x09060007,
++	0x1B80, 0x0FFE0015,
++	0x1B80, 0x0FFE0017,
++	0x1B80, 0x00240025,
++	0x1B80, 0x00240027,
++	0x1B80, 0x00040035,
++	0x1B80, 0x00040037,
++	0x1B80, 0x05C00045,
++	0x1B80, 0x05C00047,
++	0x1B80, 0x00070055,
++	0x1B80, 0x00070057,
++	0x1B80, 0x64000065,
++	0x1B80, 0x64000067,
++	0x1B80, 0x00020075,
++	0x1B80, 0x00020077,
++	0x1B80, 0x00080085,
++	0x1B80, 0x00080087,
++	0x1B80, 0x80000095,
++	0x1B80, 0x80000097,
++	0x1B80, 0x090100A5,
++	0x1B80, 0x090100A7,
++	0x1B80, 0x0F0200B5,
++	0x1B80, 0x0F0200B7,
++	0x1B80, 0x002400C5,
++	0x1B80, 0x002400C7,
++	0x1B80, 0x000400D5,
++	0x1B80, 0x000400D7,
++	0x1B80, 0x05C000E5,
++	0x1B80, 0x05C000E7,
++	0x1B80, 0x000700F5,
++	0x1B80, 0x000700F7,
++	0x1B80, 0x64020105,
++	0x1B80, 0x64020107,
++	0x1B80, 0x00020115,
++	0x1B80, 0x00020117,
++	0x1B80, 0x00040125,
++	0x1B80, 0x00040127,
++	0x1B80, 0x4A000135,
++	0x1B80, 0x4A000137,
++	0x1B80, 0x4B040145,
++	0x1B80, 0x4B040147,
++	0x1B80, 0x85030155,
++	0x1B80, 0x85030157,
++	0x1B80, 0x40010165,
++	0x1B80, 0x40010167,
++	0x1B80, 0xE0290175,
++	0x1B80, 0xE0290177,
++	0x1B80, 0x00040185,
++	0x1B80, 0x00040187,
++	0x1B80, 0x4B050195,
++	0x1B80, 0x4B050197,
++	0x1B80, 0x860301A5,
++	0x1B80, 0x860301A7,
++	0x1B80, 0x400301B5,
++	0x1B80, 0x400301B7,
++	0x1B80, 0xE02901C5,
++	0x1B80, 0xE02901C7,
++	0x1B80, 0x000401D5,
++	0x1B80, 0x000401D7,
++	0x1B80, 0x4B0601E5,
++	0x1B80, 0x4B0601E7,
++	0x1B80, 0x870301F5,
++	0x1B80, 0x870301F7,
++	0x1B80, 0x40050205,
++	0x1B80, 0x40050207,
++	0x1B80, 0xE0290215,
++	0x1B80, 0xE0290217,
++	0x1B80, 0x00040225,
++	0x1B80, 0x00040227,
++	0x1B80, 0x4B070235,
++	0x1B80, 0x4B070237,
++	0x1B80, 0x88030245,
++	0x1B80, 0x88030247,
++	0x1B80, 0x40070255,
++	0x1B80, 0x40070257,
++	0x1B80, 0xE0290265,
++	0x1B80, 0xE0290267,
++	0x1B80, 0x4B000275,
++	0x1B80, 0x4B000277,
++	0x1B80, 0x30000285,
++	0x1B80, 0x30000287,
++	0x1B80, 0xFE100295,
++	0x1B80, 0xFE100297,
++	0x1B80, 0xFF1002A5,
++	0x1B80, 0xFF1002A7,
++	0x1B80, 0xE18602B5,
++	0x1B80, 0xE18602B7,
++	0x1B80, 0xF00A02C5,
++	0x1B80, 0xF00A02C7,
++	0x1B80, 0xF10A02D5,
++	0x1B80, 0xF10A02D7,
++	0x1B80, 0xF20A02E5,
++	0x1B80, 0xF20A02E7,
++	0x1B80, 0xF30802F5,
++	0x1B80, 0xF30802F7,
++	0x1B80, 0xF4070305,
++	0x1B80, 0xF4070307,
++	0x1B80, 0xF5060315,
++	0x1B80, 0xF5060317,
++	0x1B80, 0xF7060325,
++	0x1B80, 0xF7060327,
++	0x1B80, 0xF8050335,
++	0x1B80, 0xF8050337,
++	0x1B80, 0xF9040345,
++	0x1B80, 0xF9040347,
++	0x1B80, 0x00010355,
++	0x1B80, 0x00010357,
++	0x1B80, 0x303B0365,
++	0x1B80, 0x303B0367,
++	0x1B80, 0x30500375,
++	0x1B80, 0x30500377,
++	0x1B80, 0x305C0385,
++	0x1B80, 0x305C0387,
++	0x1B80, 0x31D50395,
++	0x1B80, 0x31D50397,
++	0x1B80, 0x31C503A5,
++	0x1B80, 0x31C503A7,
++	0x1B80, 0x4D0403B5,
++	0x1B80, 0x4D0403B7,
++	0x1B80, 0x2EF003C5,
++	0x1B80, 0x2EF003C7,
++	0x1B80, 0x000203D5,
++	0x1B80, 0x000203D7,
++	0x1B80, 0x208003E5,
++	0x1B80, 0x208003E7,
++	0x1B80, 0x000003F5,
++	0x1B80, 0x000003F7,
++	0x1B80, 0x4D000405,
++	0x1B80, 0x4D000407,
++	0x1B80, 0x55070415,
++	0x1B80, 0x55070417,
++	0x1B80, 0xE1230425,
++	0x1B80, 0xE1230427,
++	0x1B80, 0xE1230435,
++	0x1B80, 0xE1230437,
++	0x1B80, 0x4D040445,
++	0x1B80, 0x4D040447,
++	0x1B80, 0x20800455,
++	0x1B80, 0x20800457,
++	0x1B80, 0x84000465,
++	0x1B80, 0x84000467,
++	0x1B80, 0x4D000475,
++	0x1B80, 0x4D000477,
++	0x1B80, 0x550F0485,
++	0x1B80, 0x550F0487,
++	0x1B80, 0xE1230495,
++	0x1B80, 0xE1230497,
++	0x1B80, 0x4F0204A5,
++	0x1B80, 0x4F0204A7,
++	0x1B80, 0x4E0004B5,
++	0x1B80, 0x4E0004B7,
++	0x1B80, 0x530204C5,
++	0x1B80, 0x530204C7,
++	0x1B80, 0x520104D5,
++	0x1B80, 0x520104D7,
++	0x1B80, 0xE12704E5,
++	0x1B80, 0xE12704E7,
++	0x1B80, 0x000104F5,
++	0x1B80, 0x000104F7,
++	0x1B80, 0x5C720505,
++	0x1B80, 0x5C720507,
++	0x1B80, 0xE1320515,
++	0x1B80, 0xE1320517,
++	0x1B80, 0x54E50525,
++	0x1B80, 0x54E50527,
++	0x1B80, 0x54BF0535,
++	0x1B80, 0x54BF0537,
++	0x1B80, 0x54C50545,
++	0x1B80, 0x54C50547,
++	0x1B80, 0x54BE0555,
++	0x1B80, 0x54BE0557,
++	0x1B80, 0x54DF0565,
++	0x1B80, 0x54DF0567,
++	0x1B80, 0x0BA60575,
++	0x1B80, 0x0BA60577,
++	0x1B80, 0xF3130585,
++	0x1B80, 0xF3130587,
++	0x1B80, 0xF41E0595,
++	0x1B80, 0xF41E0597,
++	0x1B80, 0xF53C05A5,
++	0x1B80, 0xF53C05A7,
++	0x1B80, 0x000105B5,
++	0x1B80, 0x000105B7,
++	0x1B80, 0x620605C5,
++	0x1B80, 0x620605C7,
++	0x1B80, 0x600605D5,
++	0x1B80, 0x600605D7,
++	0x1B80, 0xE1A905E5,
++	0x1B80, 0xE1A905E7,
++	0x1B80, 0x0C0005F5,
++	0x1B80, 0x0C0005F7,
++	0x1B80, 0x5C720605,
++	0x1B80, 0x5C720607,
++	0x1B80, 0xE1320615,
++	0x1B80, 0xE1320617,
++	0x1B80, 0x5CF10625,
++	0x1B80, 0x5CF10627,
++	0x1B80, 0x0C010635,
++	0x1B80, 0x0C010637,
++	0x1B80, 0xF2020645,
++	0x1B80, 0xF2020647,
++	0x1B80, 0x30D60655,
++	0x1B80, 0x30D60657,
++	0x1B80, 0x0AC60665,
++	0x1B80, 0x0AC60667,
++	0x1B80, 0xE1B60675,
++	0x1B80, 0xE1B60677,
++	0x1B80, 0xE1580685,
++	0x1B80, 0xE1580687,
++	0x1B80, 0x54E50695,
++	0x1B80, 0x54E50697,
++	0x1B80, 0x000106A5,
++	0x1B80, 0x000106A7,
++	0x1B80, 0x560106B5,
++	0x1B80, 0x560106B7,
++	0x1B80, 0x5CE206C5,
++	0x1B80, 0x5CE206C7,
++	0x1B80, 0x0AE106D5,
++	0x1B80, 0x0AE106D7,
++	0x1B80, 0x630C06E5,
++	0x1B80, 0x630C06E7,
++	0x1B80, 0xE13F06F5,
++	0x1B80, 0xE13F06F7,
++	0x1B80, 0x00270705,
++	0x1B80, 0x00270707,
++	0x1B80, 0xE16C0715,
++	0x1B80, 0xE16C0717,
++	0x1B80, 0x00020725,
++	0x1B80, 0x00020727,
++	0x1B80, 0x002A0735,
++	0x1B80, 0x002A0737,
++	0x1B80, 0x07140745,
++	0x1B80, 0x07140747,
++	0x1B80, 0x00020755,
++	0x1B80, 0x00020757,
++	0x1B80, 0x30C30765,
++	0x1B80, 0x30C30767,
++	0x1B80, 0x56010775,
++	0x1B80, 0x56010777,
++	0x1B80, 0x5CE20785,
++	0x1B80, 0x5CE20787,
++	0x1B80, 0x0AE10795,
++	0x1B80, 0x0AE10797,
++	0x1B80, 0x631707A5,
++	0x1B80, 0x631707A7,
++	0x1B80, 0xE13F07B5,
++	0x1B80, 0xE13F07B7,
++	0x1B80, 0x002507C5,
++	0x1B80, 0x002507C7,
++	0x1B80, 0xE16C07D5,
++	0x1B80, 0xE16C07D7,
++	0x1B80, 0x000207E5,
++	0x1B80, 0x000207E7,
++	0x1B80, 0x630F07F5,
++	0x1B80, 0x630F07F7,
++	0x1B80, 0xE13F0805,
++	0x1B80, 0xE13F0807,
++	0x1B80, 0x63070815,
++	0x1B80, 0x63070817,
++	0x1B80, 0xE13F0825,
++	0x1B80, 0xE13F0827,
++	0x1B80, 0x07140835,
++	0x1B80, 0x07140837,
++	0x1B80, 0x56000845,
++	0x1B80, 0x56000847,
++	0x1B80, 0x5CF20855,
++	0x1B80, 0x5CF20857,
++	0x1B80, 0x0AF10865,
++	0x1B80, 0x0AF10867,
++	0x1B80, 0x07140875,
++	0x1B80, 0x07140877,
++	0x1B80, 0x07140885,
++	0x1B80, 0x07140887,
++	0x1B80, 0x630F0895,
++	0x1B80, 0x630F0897,
++	0x1B80, 0xE13F08A5,
++	0x1B80, 0xE13F08A7,
++	0x1B80, 0x631708B5,
++	0x1B80, 0x631708B7,
++	0x1B80, 0xE13F08C5,
++	0x1B80, 0xE13F08C7,
++	0x1B80, 0x002508D5,
++	0x1B80, 0x002508D7,
++	0x1B80, 0xE16C08E5,
++	0x1B80, 0xE16C08E7,
++	0x1B80, 0x000208F5,
++	0x1B80, 0x000208F7,
++	0x1B80, 0x30C30905,
++	0x1B80, 0x30C30907,
++	0x1B80, 0xE1A90915,
++	0x1B80, 0xE1A90917,
++	0x1B80, 0x62060925,
++	0x1B80, 0x62060927,
++	0x1B80, 0x60060935,
++	0x1B80, 0x60060937,
++	0x1B80, 0xE1160945,
++	0x1B80, 0xE1160947,
++	0x1B80, 0x54BE0955,
++	0x1B80, 0x54BE0957,
++	0x1B80, 0x56010965,
++	0x1B80, 0x56010967,
++	0x1B80, 0x5CE20975,
++	0x1B80, 0x5CE20977,
++	0x1B80, 0x0AE10985,
++	0x1B80, 0x0AE10987,
++	0x1B80, 0x633A0995,
++	0x1B80, 0x633A0997,
++	0x1B80, 0xE13F09A5,
++	0x1B80, 0xE13F09A7,
++	0x1B80, 0x633709B5,
++	0x1B80, 0x633709B7,
++	0x1B80, 0xE13F09C5,
++	0x1B80, 0xE13F09C7,
++	0x1B80, 0x632F09D5,
++	0x1B80, 0x632F09D7,
++	0x1B80, 0xE13F09E5,
++	0x1B80, 0xE13F09E7,
++	0x1B80, 0x632709F5,
++	0x1B80, 0x632709F7,
++	0x1B80, 0xE13F0A05,
++	0x1B80, 0xE13F0A07,
++	0x1B80, 0x631F0A15,
++	0x1B80, 0x631F0A17,
++	0x1B80, 0xE13F0A25,
++	0x1B80, 0xE13F0A27,
++	0x1B80, 0x63170A35,
++	0x1B80, 0x63170A37,
++	0x1B80, 0xE13F0A45,
++	0x1B80, 0xE13F0A47,
++	0x1B80, 0x630F0A55,
++	0x1B80, 0x630F0A57,
++	0x1B80, 0xE13F0A65,
++	0x1B80, 0xE13F0A67,
++	0x1B80, 0x63070A75,
++	0x1B80, 0x63070A77,
++	0x1B80, 0xE13F0A85,
++	0x1B80, 0xE13F0A87,
++	0x1B80, 0xE16C0A95,
++	0x1B80, 0xE16C0A97,
++	0x1B80, 0x56000AA5,
++	0x1B80, 0x56000AA7,
++	0x1B80, 0x5CF20AB5,
++	0x1B80, 0x5CF20AB7,
++	0x1B80, 0x0AF10AC5,
++	0x1B80, 0x0AF10AC7,
++	0x1B80, 0xF5040AD5,
++	0x1B80, 0xF5040AD7,
++	0x1B80, 0xE13F0AE5,
++	0x1B80, 0xE13F0AE7,
++	0x1B80, 0xE16C0AF5,
++	0x1B80, 0xE16C0AF7,
++	0x1B80, 0x30B30B05,
++	0x1B80, 0x30B30B07,
++	0x1B80, 0x07140B15,
++	0x1B80, 0x07140B17,
++	0x1B80, 0x07140B25,
++	0x1B80, 0x07140B27,
++	0x1B80, 0x630F0B35,
++	0x1B80, 0x630F0B37,
++	0x1B80, 0xE13F0B45,
++	0x1B80, 0xE13F0B47,
++	0x1B80, 0x63170B55,
++	0x1B80, 0x63170B57,
++	0x1B80, 0xE13F0B65,
++	0x1B80, 0xE13F0B67,
++	0x1B80, 0x631F0B75,
++	0x1B80, 0x631F0B77,
++	0x1B80, 0xE13F0B85,
++	0x1B80, 0xE13F0B87,
++	0x1B80, 0x63270B95,
++	0x1B80, 0x63270B97,
++	0x1B80, 0xE13F0BA5,
++	0x1B80, 0xE13F0BA7,
++	0x1B80, 0x632F0BB5,
++	0x1B80, 0x632F0BB7,
++	0x1B80, 0xE13F0BC5,
++	0x1B80, 0xE13F0BC7,
++	0x1B80, 0x63370BD5,
++	0x1B80, 0x63370BD7,
++	0x1B80, 0xE13F0BE5,
++	0x1B80, 0xE13F0BE7,
++	0x1B80, 0x633A0BF5,
++	0x1B80, 0x633A0BF7,
++	0x1B80, 0xE13F0C05,
++	0x1B80, 0xE13F0C07,
++	0x1B80, 0xF60B0C15,
++	0x1B80, 0xF60B0C17,
++	0x1B80, 0xF7170C25,
++	0x1B80, 0xF7170C27,
++	0x1B80, 0x4D300C35,
++	0x1B80, 0x4D300C37,
++	0x1B80, 0x57040C45,
++	0x1B80, 0x57040C47,
++	0x1B80, 0x57000C55,
++	0x1B80, 0x57000C57,
++	0x1B80, 0x96000C65,
++	0x1B80, 0x96000C67,
++	0x1B80, 0x57080C75,
++	0x1B80, 0x57080C77,
++	0x1B80, 0x57000C85,
++	0x1B80, 0x57000C87,
++	0x1B80, 0x95000C95,
++	0x1B80, 0x95000C97,
++	0x1B80, 0x4D000CA5,
++	0x1B80, 0x4D000CA7,
++	0x1B80, 0x6C070CB5,
++	0x1B80, 0x6C070CB7,
++	0x1B80, 0x00010CC5,
++	0x1B80, 0x00010CC7,
++	0x1B80, 0x00220CD5,
++	0x1B80, 0x00220CD7,
++	0x1B80, 0x06140CE5,
++	0x1B80, 0x06140CE7,
++	0x1B80, 0xE16C0CF5,
++	0x1B80, 0xE16C0CF7,
++	0x1B80, 0x00020D05,
++	0x1B80, 0x00020D07,
++	0x1B80, 0x00250D15,
++	0x1B80, 0x00250D17,
++	0x1B80, 0x06140D25,
++	0x1B80, 0x06140D27,
++	0x1B80, 0xE16C0D35,
++	0x1B80, 0xE16C0D37,
++	0x1B80, 0x00020D45,
++	0x1B80, 0x00020D47,
++	0x1B80, 0x00010D55,
++	0x1B80, 0x00010D57,
++	0x1B80, 0x00320D65,
++	0x1B80, 0x00320D67,
++	0x1B80, 0xE16C0D75,
++	0x1B80, 0xE16C0D77,
++	0x1B80, 0x00020D85,
++	0x1B80, 0x00020D87,
++	0x1B80, 0xE1860D95,
++	0x1B80, 0xE1860D97,
++	0x1B80, 0xE1B60DA5,
++	0x1B80, 0xE1B60DA7,
++	0x1B80, 0x5CD10DB5,
++	0x1B80, 0x5CD10DB7,
++	0x1B80, 0x673A0DC5,
++	0x1B80, 0x673A0DC7,
++	0x1B80, 0xE1230DD5,
++	0x1B80, 0xE1230DD7,
++	0x1B80, 0xF80B0DE5,
++	0x1B80, 0xF80B0DE7,
++	0x1B80, 0xF9110DF5,
++	0x1B80, 0xF9110DF7,
++	0x1B80, 0xE1580E05,
++	0x1B80, 0xE1580E07,
++	0x1B80, 0x67370E15,
++	0x1B80, 0x67370E17,
++	0x1B80, 0xE1580E25,
++	0x1B80, 0xE1580E27,
++	0x1B80, 0x672F0E35,
++	0x1B80, 0x672F0E37,
++	0x1B80, 0xE1580E45,
++	0x1B80, 0xE1580E47,
++	0x1B80, 0x67270E55,
++	0x1B80, 0x67270E57,
++	0x1B80, 0xE1580E65,
++	0x1B80, 0xE1580E67,
++	0x1B80, 0x671F0E75,
++	0x1B80, 0x671F0E77,
++	0x1B80, 0xE1580E85,
++	0x1B80, 0xE1580E87,
++	0x1B80, 0x67170E95,
++	0x1B80, 0x67170E97,
++	0x1B80, 0xE1580EA5,
++	0x1B80, 0xE1580EA7,
++	0x1B80, 0xF8020EB5,
++	0x1B80, 0xF8020EB7,
++	0x1B80, 0x30EE0EC5,
++	0x1B80, 0x30EE0EC7,
++	0x1B80, 0xE0D10ED5,
++	0x1B80, 0xE0D10ED7,
++	0x1B80, 0x670F0EE5,
++	0x1B80, 0x670F0EE7,
++	0x1B80, 0xE1580EF5,
++	0x1B80, 0xE1580EF7,
++	0x1B80, 0x67070F05,
++	0x1B80, 0x67070F07,
++	0x1B80, 0xE1580F15,
++	0x1B80, 0xE1580F17,
++	0x1B80, 0xF9020F25,
++	0x1B80, 0xF9020F27,
++	0x1B80, 0x30F50F35,
++	0x1B80, 0x30F50F37,
++	0x1B80, 0xE0CD0F45,
++	0x1B80, 0xE0CD0F47,
++	0x1B80, 0x06140F55,
++	0x1B80, 0x06140F57,
++	0x1B80, 0xE16C0F65,
++	0x1B80, 0xE16C0F67,
++	0x1B80, 0x5CF10F75,
++	0x1B80, 0x5CF10F77,
++	0x1B80, 0xE1580F85,
++	0x1B80, 0xE1580F87,
++	0x1B80, 0x06140F95,
++	0x1B80, 0x06140F97,
++	0x1B80, 0xE16C0FA5,
++	0x1B80, 0xE16C0FA7,
++	0x1B80, 0xF9020FB5,
++	0x1B80, 0xF9020FB7,
++	0x1B80, 0x30FF0FC5,
++	0x1B80, 0x30FF0FC7,
++	0x1B80, 0xE0CD0FD5,
++	0x1B80, 0xE0CD0FD7,
++	0x1B80, 0x31130FE5,
++	0x1B80, 0x31130FE7,
++	0x1B80, 0x670F0FF5,
++	0x1B80, 0x670F0FF7,
++	0x1B80, 0xE1581005,
++	0x1B80, 0xE1581007,
++	0x1B80, 0x67171015,
++	0x1B80, 0x67171017,
++	0x1B80, 0xE1581025,
++	0x1B80, 0xE1581027,
++	0x1B80, 0xF8021035,
++	0x1B80, 0xF8021037,
++	0x1B80, 0x31071045,
++	0x1B80, 0x31071047,
++	0x1B80, 0xE0D11055,
++	0x1B80, 0xE0D11057,
++	0x1B80, 0x31131065,
++	0x1B80, 0x31131067,
++	0x1B80, 0x670F1075,
++	0x1B80, 0x670F1077,
++	0x1B80, 0xE1581085,
++	0x1B80, 0xE1581087,
++	0x1B80, 0x671F1095,
++	0x1B80, 0x671F1097,
++	0x1B80, 0xE15810A5,
++	0x1B80, 0xE15810A7,
++	0x1B80, 0x672710B5,
++	0x1B80, 0x672710B7,
++	0x1B80, 0xE15810C5,
++	0x1B80, 0xE15810C7,
++	0x1B80, 0x672F10D5,
++	0x1B80, 0x672F10D7,
++	0x1B80, 0xE15810E5,
++	0x1B80, 0xE15810E7,
++	0x1B80, 0x673710F5,
++	0x1B80, 0x673710F7,
++	0x1B80, 0xE1581105,
++	0x1B80, 0xE1581107,
++	0x1B80, 0x673A1115,
++	0x1B80, 0x673A1117,
++	0x1B80, 0xE1581125,
++	0x1B80, 0xE1581127,
++	0x1B80, 0x4D101135,
++	0x1B80, 0x4D101137,
++	0x1B80, 0x30C41145,
++	0x1B80, 0x30C41147,
++	0x1B80, 0x00011155,
++	0x1B80, 0x00011157,
++	0x1B80, 0x6F241165,
++	0x1B80, 0x6F241167,
++	0x1B80, 0x6E401175,
++	0x1B80, 0x6E401177,
++	0x1B80, 0x6D001185,
++	0x1B80, 0x6D001187,
++	0x1B80, 0x55031195,
++	0x1B80, 0x55031197,
++	0x1B80, 0x312311A5,
++	0x1B80, 0x312311A7,
++	0x1B80, 0x6F1C11B5,
++	0x1B80, 0x6F1C11B7,
++	0x1B80, 0x6E4011C5,
++	0x1B80, 0x6E4011C7,
++	0x1B80, 0x550B11D5,
++	0x1B80, 0x550B11D7,
++	0x1B80, 0x312311E5,
++	0x1B80, 0x312311E7,
++	0x1B80, 0x061C11F5,
++	0x1B80, 0x061C11F7,
++	0x1B80, 0x54DE1205,
++	0x1B80, 0x54DE1207,
++	0x1B80, 0x06DC1215,
++	0x1B80, 0x06DC1217,
++	0x1B80, 0x55131225,
++	0x1B80, 0x55131227,
++	0x1B80, 0x74011235,
++	0x1B80, 0x74011237,
++	0x1B80, 0x74001245,
++	0x1B80, 0x74001247,
++	0x1B80, 0x8E001255,
++	0x1B80, 0x8E001257,
++	0x1B80, 0x00011265,
++	0x1B80, 0x00011267,
++	0x1B80, 0x57021275,
++	0x1B80, 0x57021277,
++	0x1B80, 0x57001285,
++	0x1B80, 0x57001287,
++	0x1B80, 0x97001295,
++	0x1B80, 0x97001297,
++	0x1B80, 0x000112A5,
++	0x1B80, 0x000112A7,
++	0x1B80, 0x54BF12B5,
++	0x1B80, 0x54BF12B7,
++	0x1B80, 0x54C112C5,
++	0x1B80, 0x54C112C7,
++	0x1B80, 0x54A212D5,
++	0x1B80, 0x54A212D7,
++	0x1B80, 0x54C012E5,
++	0x1B80, 0x54C012E7,
++	0x1B80, 0x54A112F5,
++	0x1B80, 0x54A112F7,
++	0x1B80, 0x54DF1305,
++	0x1B80, 0x54DF1307,
++	0x1B80, 0x00011315,
++	0x1B80, 0x00011317,
++	0x1B80, 0x55001325,
++	0x1B80, 0x55001327,
++	0x1B80, 0xE1231335,
++	0x1B80, 0xE1231337,
++	0x1B80, 0x54811345,
++	0x1B80, 0x54811347,
++	0x1B80, 0xE1231355,
++	0x1B80, 0xE1231357,
++	0x1B80, 0x54801365,
++	0x1B80, 0x54801367,
++	0x1B80, 0x002A1375,
++	0x1B80, 0x002A1377,
++	0x1B80, 0xE12B1385,
++	0x1B80, 0xE12B1387,
++	0x1B80, 0xE1231395,
++	0x1B80, 0xE1231397,
++	0x1B80, 0x548013A5,
++	0x1B80, 0x548013A7,
++	0x1B80, 0xE17213B5,
++	0x1B80, 0xE17213B7,
++	0x1B80, 0xBF3013C5,
++	0x1B80, 0xBF3013C7,
++	0x1B80, 0x000213D5,
++	0x1B80, 0x000213D7,
++	0x1B80, 0x302813E5,
++	0x1B80, 0x302813E7,
++	0x1B80, 0x4F7813F5,
++	0x1B80, 0x4F7813F7,
++	0x1B80, 0x4E001405,
++	0x1B80, 0x4E001407,
++	0x1B80, 0x53871415,
++	0x1B80, 0x53871417,
++	0x1B80, 0x52F11425,
++	0x1B80, 0x52F11427,
++	0x1B80, 0xE1161435,
++	0x1B80, 0xE1161437,
++	0x1B80, 0xE11B1445,
++	0x1B80, 0xE11B1447,
++	0x1B80, 0xE11F1455,
++	0x1B80, 0xE11F1457,
++	0x1B80, 0xE1271465,
++	0x1B80, 0xE1271467,
++	0x1B80, 0x54811475,
++	0x1B80, 0x54811477,
++	0x1B80, 0xE1161485,
++	0x1B80, 0xE1161487,
++	0x1B80, 0xE11B1495,
++	0x1B80, 0xE11B1497,
++	0x1B80, 0xE11F14A5,
++	0x1B80, 0xE11F14A7,
++	0x1B80, 0xE12714B5,
++	0x1B80, 0xE12714B7,
++	0x1B80, 0x548014C5,
++	0x1B80, 0x548014C7,
++	0x1B80, 0x002A14D5,
++	0x1B80, 0x002A14D7,
++	0x1B80, 0xE12B14E5,
++	0x1B80, 0xE12B14E7,
++	0x1B80, 0xE11614F5,
++	0x1B80, 0xE11614F7,
++	0x1B80, 0xE11B1505,
++	0x1B80, 0xE11B1507,
++	0x1B80, 0xE11F1515,
++	0x1B80, 0xE11F1517,
++	0x1B80, 0xE1271525,
++	0x1B80, 0xE1271527,
++	0x1B80, 0x54801535,
++	0x1B80, 0x54801537,
++	0x1B80, 0xE1721545,
++	0x1B80, 0xE1721547,
++	0x1B80, 0xBF171555,
++	0x1B80, 0xBF171557,
++	0x1B80, 0x00021565,
++	0x1B80, 0x00021567,
++	0x1B80, 0x30281575,
++	0x1B80, 0x30281577,
++	0x1B80, 0x06141585,
++	0x1B80, 0x06141587,
++	0x1B80, 0x73201595,
++	0x1B80, 0x73201597,
++	0x1B80, 0x720015A5,
++	0x1B80, 0x720015A7,
++	0x1B80, 0x710015B5,
++	0x1B80, 0x710015B7,
++	0x1B80, 0x550115C5,
++	0x1B80, 0x550115C7,
++	0x1B80, 0xE12315D5,
++	0x1B80, 0xE12315D7,
++	0x1B80, 0xE12715E5,
++	0x1B80, 0xE12715E7,
++	0x1B80, 0x548115F5,
++	0x1B80, 0x548115F7,
++	0x1B80, 0xE1231605,
++	0x1B80, 0xE1231607,
++	0x1B80, 0xE1271615,
++	0x1B80, 0xE1271617,
++	0x1B80, 0x54801625,
++	0x1B80, 0x54801627,
++	0x1B80, 0x002A1635,
++	0x1B80, 0x002A1637,
++	0x1B80, 0xE12B1645,
++	0x1B80, 0xE12B1647,
++	0x1B80, 0xE1231655,
++	0x1B80, 0xE1231657,
++	0x1B80, 0xE1271665,
++	0x1B80, 0xE1271667,
++	0x1B80, 0x54801675,
++	0x1B80, 0x54801677,
++	0x1B80, 0xE1721685,
++	0x1B80, 0xE1721687,
++	0x1B80, 0xBF031695,
++	0x1B80, 0xBF031697,
++	0x1B80, 0x000216A5,
++	0x1B80, 0x000216A7,
++	0x1B80, 0x302816B5,
++	0x1B80, 0x302816B7,
++	0x1B80, 0x54BF16C5,
++	0x1B80, 0x54BF16C7,
++	0x1B80, 0x54C516D5,
++	0x1B80, 0x54C516D7,
++	0x1B80, 0x050A16E5,
++	0x1B80, 0x050A16E7,
++	0x1B80, 0x071416F5,
++	0x1B80, 0x071416F7,
++	0x1B80, 0x54DF1705,
++	0x1B80, 0x54DF1707,
++	0x1B80, 0x00011715,
++	0x1B80, 0x00011717,
++	0x1B80, 0x54BF1725,
++	0x1B80, 0x54BF1727,
++	0x1B80, 0x54C01735,
++	0x1B80, 0x54C01737,
++	0x1B80, 0x54A31745,
++	0x1B80, 0x54A31747,
++	0x1B80, 0x54C11755,
++	0x1B80, 0x54C11757,
++	0x1B80, 0x54A41765,
++	0x1B80, 0x54A41767,
++	0x1B80, 0x4C831775,
++	0x1B80, 0x4C831777,
++	0x1B80, 0x4C031785,
++	0x1B80, 0x4C031787,
++	0x1B80, 0xBF0B1795,
++	0x1B80, 0xBF0B1797,
++	0x1B80, 0x54C217A5,
++	0x1B80, 0x54C217A7,
++	0x1B80, 0x54A417B5,
++	0x1B80, 0x54A417B7,
++	0x1B80, 0x4C8517C5,
++	0x1B80, 0x4C8517C7,
++	0x1B80, 0x4C0517D5,
++	0x1B80, 0x4C0517D7,
++	0x1B80, 0xBF0617E5,
++	0x1B80, 0xBF0617E7,
++	0x1B80, 0x54C117F5,
++	0x1B80, 0x54C117F7,
++	0x1B80, 0x54A31805,
++	0x1B80, 0x54A31807,
++	0x1B80, 0x4C861815,
++	0x1B80, 0x4C861817,
++	0x1B80, 0x4C061825,
++	0x1B80, 0x4C061827,
++	0x1B80, 0xBF011835,
++	0x1B80, 0xBF011837,
++	0x1B80, 0x54DF1845,
++	0x1B80, 0x54DF1847,
++	0x1B80, 0x00011855,
++	0x1B80, 0x00011857,
++	0x1B80, 0x00071865,
++	0x1B80, 0x00071867,
++	0x1B80, 0x54011875,
++	0x1B80, 0x54011877,
++	0x1B80, 0x00041885,
++	0x1B80, 0x00041887,
++	0x1B80, 0x56001895,
++	0x1B80, 0x56001897,
++	0x1B80, 0x5CF218A5,
++	0x1B80, 0x5CF218A7,
++	0x1B80, 0x630718B5,
++	0x1B80, 0x630718B7,
++	0x1B80, 0x620418C5,
++	0x1B80, 0x620418C7,
++	0x1B80, 0x610018D5,
++	0x1B80, 0x610018D7,
++	0x1B80, 0x670718E5,
++	0x1B80, 0x670718E7,
++	0x1B80, 0x660618F5,
++	0x1B80, 0x660618F7,
++	0x1B80, 0x6F201905,
++	0x1B80, 0x6F201907,
++	0x1B80, 0x6E001915,
++	0x1B80, 0x6E001917,
++	0x1B80, 0x6D001925,
++	0x1B80, 0x6D001927,
++	0x1B80, 0x6C031935,
++	0x1B80, 0x6C031937,
++	0x1B80, 0x73201945,
++	0x1B80, 0x73201947,
++	0x1B80, 0x72001955,
++	0x1B80, 0x72001957,
++	0x1B80, 0x71001965,
++	0x1B80, 0x71001967,
++	0x1B80, 0x7B201975,
++	0x1B80, 0x7B201977,
++	0x1B80, 0x7A001985,
++	0x1B80, 0x7A001987,
++	0x1B80, 0x79001995,
++	0x1B80, 0x79001997,
++	0x1B80, 0x7F2019A5,
++	0x1B80, 0x7F2019A7,
++	0x1B80, 0x7E0019B5,
++	0x1B80, 0x7E0019B7,
++	0x1B80, 0x7D0019C5,
++	0x1B80, 0x7D0019C7,
++	0x1B80, 0x090119D5,
++	0x1B80, 0x090119D7,
++	0x1B80, 0x0AC619E5,
++	0x1B80, 0x0AC619E7,
++	0x1B80, 0x0BA619F5,
++	0x1B80, 0x0BA619F7,
++	0x1B80, 0x0C011A05,
++	0x1B80, 0x0C011A07,
++	0x1B80, 0x0D021A15,
++	0x1B80, 0x0D021A17,
++	0x1B80, 0x0E041A25,
++	0x1B80, 0x0E041A27,
++	0x1B80, 0x0FFF1A35,
++	0x1B80, 0x0FFF1A37,
++	0x1B80, 0x4D041A45,
++	0x1B80, 0x4D041A47,
++	0x1B80, 0x28F81A55,
++	0x1B80, 0x28F81A57,
++	0x1B80, 0xE0001A65,
++	0x1B80, 0xE0001A67,
++	0x1B80, 0x4D001A75,
++	0x1B80, 0x4D001A77,
++	0x1B80, 0x00011A85,
++	0x1B80, 0x00011A87,
++	0x1B80, 0x4D041A95,
++	0x1B80, 0x4D041A97,
++	0x1B80, 0x2EF81AA5,
++	0x1B80, 0x2EF81AA7,
++	0x1B80, 0x00021AB5,
++	0x1B80, 0x00021AB7,
++	0x1B80, 0x23031AC5,
++	0x1B80, 0x23031AC7,
++	0x1B80, 0x00001AD5,
++	0x1B80, 0x00001AD7,
++	0x1B80, 0x23131AE5,
++	0x1B80, 0x23131AE7,
++	0x1B80, 0xE77F1AF5,
++	0x1B80, 0xE77F1AF7,
++	0x1B80, 0x232F1B05,
++	0x1B80, 0x232F1B07,
++	0x1B80, 0xEFBF1B15,
++	0x1B80, 0xEFBF1B17,
++	0x1B80, 0x2EF01B25,
++	0x1B80, 0x2EF01B27,
++	0x1B80, 0x00021B35,
++	0x1B80, 0x00021B37,
++	0x1B80, 0x4D001B45,
++	0x1B80, 0x4D001B47,
++	0x1B80, 0x00011B55,
++	0x1B80, 0x00011B57,
++	0x1B80, 0x4D041B65,
++	0x1B80, 0x4D041B67,
++	0x1B80, 0x2EF81B75,
++	0x1B80, 0x2EF81B77,
++	0x1B80, 0x00021B85,
++	0x1B80, 0x00021B87,
++	0x1B80, 0x23031B95,
++	0x1B80, 0x23031B97,
++	0x1B80, 0x00001BA5,
++	0x1B80, 0x00001BA7,
++	0x1B80, 0x23131BB5,
++	0x1B80, 0x23131BB7,
++	0x1B80, 0xE77F1BC5,
++	0x1B80, 0xE77F1BC7,
++	0x1B80, 0x232F1BD5,
++	0x1B80, 0x232F1BD7,
++	0x1B80, 0xE79F1BE5,
++	0x1B80, 0xE79F1BE7,
++	0x1B80, 0x2EF01BF5,
++	0x1B80, 0x2EF01BF7,
++	0x1B80, 0x00021C05,
++	0x1B80, 0x00021C07,
++	0x1B80, 0x28F81C15,
++	0x1B80, 0x28F81C17,
++	0x1B80, 0x80001C25,
++	0x1B80, 0x80001C27,
++	0x1B80, 0x4D001C35,
++	0x1B80, 0x4D001C37,
++	0x1B80, 0x00011C45,
++	0x1B80, 0x00011C47,
++	0x1B80, 0x00041C55,
++	0x1B80, 0x00041C57,
++	0x1B80, 0x6BC01C65,
++	0x1B80, 0x6BC01C67,
++	0x1B80, 0x4D041C75,
++	0x1B80, 0x4D041C77,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241C85,
++	0x1B80, 0x68241C87,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x68481C85,
++	0x1B80, 0x68481C87,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x66061C95,
++	0x1B80, 0x66061C97,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x650C1CA5,
++	0x1B80, 0x650C1CA7,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x65041CA5,
++	0x1B80, 0x65041CA7,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x64471CB5,
++	0x1B80, 0x64471CB7,
++	0x1B80, 0x23411CC5,
++	0x1B80, 0x23411CC7,
++	0x1B80, 0x100E1CD5,
++	0x1B80, 0x100E1CD7,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60101CE5,
++	0x1B80, 0x60101CE7,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x60011CE5,
++	0x1B80, 0x60011CE7,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x23411CF5,
++	0x1B80, 0x23411CF7,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60811D05,
++	0x1B80, 0x60811D07,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x60611D05,
++	0x1B80, 0x60611D07,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x23411D15,
++	0x1B80, 0x23411D17,
++	0x1B80, 0x70E11D25,
++	0x1B80, 0x70E11D27,
++	0x1B80, 0x4D001D35,
++	0x1B80, 0x4D001D37,
++	0x1B80, 0x00011D45,
++	0x1B80, 0x00011D47,
++	0x1B80, 0x00041D55,
++	0x1B80, 0x00041D57,
++	0x1B80, 0x6B401D65,
++	0x1B80, 0x6B401D67,
++	0x1B80, 0x4D041D75,
++	0x1B80, 0x4D041D77,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x68241D85,
++	0x1B80, 0x68241D87,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x68481D85,
++	0x1B80, 0x68481D87,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x66061D95,
++	0x1B80, 0x66061D97,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65081DA5,
++	0x1B80, 0x65081DA7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65081DA5,
++	0x1B80, 0x65081DA7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x65181DA5,
++	0x1B80, 0x65181DA7,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x65081DA5,
++	0x1B80, 0x65081DA7,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x64481DB5,
++	0x1B80, 0x64481DB7,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x64471DB5,
++	0x1B80, 0x64471DB7,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x23411DC5,
++	0x1B80, 0x23411DC7,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E41DD5,
++	0x1B80, 0x11E41DD7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E41DD5,
++	0x1B80, 0x11E41DD7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x11E81DD5,
++	0x1B80, 0x11E81DD7,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x11E41DD5,
++	0x1B80, 0x11E41DD7,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x60011DE5,
++	0x1B80, 0x60011DE7,
++	0x1B80, 0x23411DF5,
++	0x1B80, 0x23411DF7,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60E11E05,
++	0x1B80, 0x60E11E07,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x60E11E05,
++	0x1B80, 0x60E11E07,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0x1B80, 0x61E11E05,
++	0x1B80, 0x61E11E07,
++	0xA0000000,	0x00000000,
++	0x1B80, 0x60E11E05,
++	0x1B80, 0x60E11E07,
++	0xB0000000,	0x00000000,
++	0x1B80, 0x23411E15,
++	0x1B80, 0x23411E17,
++	0x1B80, 0x70611E25,
++	0x1B80, 0x70611E27,
++	0x1B80, 0x4D001E35,
++	0x1B80, 0x4D001E37,
++	0x1B80, 0x00011E45,
++	0x1B80, 0x00011E47,
++	0x1B80, 0x00001E55,
++	0x1B80, 0x00001E57,
++	0x1B80, 0x00001E65,
++	0x1B80, 0x00001E67,
++	0x1B80, 0x00001E75,
++	0x1B80, 0x00001E77,
++	0x1B80, 0x00001E85,
++	0x1B80, 0x00001E87,
++	0x1B80, 0x00001E95,
++	0x1B80, 0x00001E97,
++	0x1B80, 0x00001EA5,
++	0x1B80, 0x00001EA7,
++	0x1B80, 0x00001EB5,
++	0x1B80, 0x00001EB7,
++	0x1B80, 0x00001EC5,
++	0x1B80, 0x00001EC7,
++	0x1B80, 0x00001ED5,
++	0x1B80, 0x00001ED7,
++	0x1B80, 0x00001EE5,
++	0x1B80, 0x00001EE7,
++	0x1B80, 0x00001EF5,
++	0x1B80, 0x00001EF7,
++	0x1B80, 0x00001F05,
++	0x1B80, 0x00001F07,
++	0x1B80, 0x00001F15,
++	0x1B80, 0x00001F17,
++	0x1B80, 0x00001F25,
++	0x1B80, 0x00001F27,
++	0x1B80, 0x00001F35,
++	0x1B80, 0x00001F37,
++	0x1B80, 0x00001F45,
++	0x1B80, 0x00001F47,
++	0x1B80, 0x00001F55,
++	0x1B80, 0x00001F57,
++	0x1B80, 0x00001F65,
++	0x1B80, 0x00001F67,
++	0x1B80, 0x00001F75,
++	0x1B80, 0x00001F77,
++	0x1B80, 0x00001F85,
++	0x1B80, 0x00001F87,
++	0x1B80, 0x00001F95,
++	0x1B80, 0x00001F97,
++	0x1B80, 0x00001FA5,
++	0x1B80, 0x00001FA7,
++	0x1B80, 0x00001FB5,
++	0x1B80, 0x00001FB7,
++	0x1B80, 0x00001FC5,
++	0x1B80, 0x00001FC7,
++	0x1B80, 0x00001FD5,
++	0x1B80, 0x00001FD7,
++	0x1B80, 0x00001FE5,
++	0x1B80, 0x00001FE7,
++	0x1B80, 0x00001FF5,
++	0x1B80, 0x00001FF7,
++	0x1B80, 0x00000006,
++	0x1B80, 0x00000002,
++};
++
++RTW_DECL_TABLE_PHY_COND(rtw8814a_bb, rtw_phy_cfg_bb);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x32323232, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x26283032, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x30303030, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x24262830, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x32322426, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x30323232, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x22242628, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x30303030, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x24262830, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x20222222, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x32323232, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x26283032, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x30303030, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x24262830, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x32322426, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x30323232, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x22242628, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x30303030, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x24262830, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x20222222, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x32323232, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x26283032, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x30303030, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x24262830, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x32322426, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x30323232, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x22242628, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x30303030, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x24262830, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x20222222, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x32323232, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x26283032, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x30303030, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x24262830, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x32322426, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x30323232, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x22242628, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x30303030, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x24262830, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x20222222, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x32323232, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x26283032, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x30303030, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x24262830, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x32322426, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x30323232, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x22242628, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x30303030, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x24262830, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x20222222, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x32323232, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x26283032, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x30303030, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x24262830, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x32322426, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x30323232, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x22242628, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x30303030, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x24262830, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x20222222, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x32323232, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x26283032, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x30303030, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x24262830, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x32322426, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x30323232, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x22242628, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x30303030, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x24262830, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x20222222, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x32323232, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x26283032, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x30303030, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x24262830, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x32322426, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x30323232, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x22242628, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x30303030, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x24262830, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x20222222, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type0[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x32323232, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x32323232, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x28303232, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x32323232, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x26283032, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x30303030, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x24262830, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x28282828, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x22242628, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x32323232, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x26283032, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x30302224, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x28303030, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x20222426, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x28282828, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x22242628, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x18202020, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x32323232, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x32323232, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x28303232, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x32323232, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x26283032, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x30303030, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x24262830, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x28282828, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x22242628, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x32323232, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x26283032, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x30302224, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x28303030, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x20222426, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x28282828, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x22242628, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x18202020, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x32323232, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x32323232, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x28303232, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x32323232, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x26283032, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x30303030, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x24262830, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x28282828, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x22242628, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x32323232, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x26283032, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x30302224, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x28303030, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x20222426, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x28282828, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x22242628, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x18202020, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x32323232, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x32323232, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x28303232, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x32323232, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x26283032, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x30303030, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x24262830, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x28282828, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x22242628, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x32323232, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x26283032, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x30302224, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x28303030, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x20222426, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x28282828, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x22242628, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x18202020, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x32323232, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x28303232, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x32323232, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x26283032, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x30303030, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x24262830, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x28282828, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x22242628, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x32323232, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x26283032, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x30302224, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x28303030, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x20222426, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x28282828, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x22242628, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x18202020, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x32323232, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x28303232, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x32323232, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x26283032, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x30303030, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x24262830, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x28282828, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x22242628, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x32323232, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x26283032, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x30302224, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x28303030, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x20222426, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x28282828, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x22242628, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x18202020, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x32323232, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x28303232, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x32323232, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x26283032, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x30303030, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x24262830, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x28282828, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x22242628, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x32323232, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x26283032, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x30302224, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x28303030, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x20222426, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x28282828, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x22242628, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x18202020, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x32323232, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x28303232, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x32323232, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x26283032, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x30303030, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x24262830, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x28282828, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x22242628, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x32323232, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x26283032, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x30302224, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x28303030, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x20222426, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x28282828, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x22242628, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x18202020, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type0);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type2[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x32323232, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x26283032, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x30303030, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x24262830, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x32322426, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x30323232, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x22242628, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x30303030, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x24262830, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x20222222, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x32323232, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x26283032, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x30303030, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x24262830, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x32322426, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x30323232, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x22242628, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x30303030, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x24262830, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x20222222, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x32323232, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x26283032, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x30303030, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x24262830, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x32322426, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x30323232, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x22242628, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x30303030, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x24262830, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x20222222, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x32323232, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x26283032, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x30303030, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x24262830, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x32322426, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x30323232, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x22242628, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x30303030, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x24262830, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x20222222, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x32323232, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x26283032, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x30303030, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x24262830, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x32322426, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x30323232, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x22242628, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x30303030, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x24262830, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x20222222, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x32323232, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x26283032, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x30303030, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x24262830, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x32322426, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x30323232, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x22242628, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x30303030, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x24262830, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x20222222, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x32323232, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x26283032, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x30303030, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x24262830, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x32322426, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x30323232, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x22242628, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x30303030, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x24262830, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x20222222, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x32323232, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x26283032, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x30303030, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x24262830, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x32322426, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x30323232, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x22242628, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x30303030, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x24262830, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x20222222, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type2);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type3[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x48484848, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x44464646, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x42444646, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x46464646, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x42444646, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x46464646, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x42444646, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x42444646, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x46463840, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x46464646, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x38404244, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x46464646, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x42444646, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x38383840, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x48484848, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x44464646, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x42444646, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x46464646, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x42444646, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x46464646, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x42444646, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x42444646, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x46463840, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x46464646, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x38404244, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x46464646, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x42444646, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x38383840, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x48484848, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x44464646, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x42444646, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x46464646, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x42444646, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x46464646, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x42444646, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x42444646, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x46463840, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x46464646, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x38404244, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x46464646, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x42444646, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x38383840, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x48484848, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x44464646, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x42444646, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x46464646, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x42444646, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x46464646, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x42444646, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x42444646, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x46463840, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x46464646, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x38404244, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x46464646, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x42444646, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x38383840, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x44464646, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x42444646, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x46464646, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x42444646, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x46464646, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x42444646, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x42444646, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x46463840, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x46464646, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x38404244, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x46464646, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x42444646, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x38383840, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x44464646, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x42444646, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x46464646, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x42444646, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x46464646, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x42444646, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x42444646, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x46463840, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x46464646, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x38404244, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x46464646, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x42444646, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x38383840, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x44464646, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x42444646, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x46464646, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x42444646, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x46464646, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x42444646, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x42444646, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x46463840, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x46464646, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x38404244, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x46464646, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x42444646, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x38383840, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x44464646, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x42444646, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x46464646, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x42444646, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x46464646, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x42444646, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x42444646, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x46463840, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x46464646, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x38404244, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x46464646, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x42444646, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x38383840, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type3);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type4[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x42424242, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x42424242, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x36384042, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x42424242, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x34363840, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x42424242, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x34363840, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x42424242, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x34363840, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x42424242, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x34363840, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x42423032, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x38404242, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x30323436, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x42424242, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x34363840, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x30303032, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x42424242, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x42424242, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x36384042, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x42424242, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x34363840, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x42424242, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x34363840, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x42424242, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x34363840, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x42424242, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x34363840, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x42423032, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x38404242, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x30323436, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x42424242, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x34363840, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x30303032, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x42424242, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x42424242, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x36384042, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x42424242, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x34363840, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x42424242, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x34363840, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x42424242, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x34363840, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x42424242, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x34363840, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x42423032, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x38404242, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x30323436, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x42424242, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x34363840, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x30303032, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x42424242, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x42424242, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x36384042, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x42424242, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x34363840, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x42424242, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x34363840, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x42424242, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x34363840, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x42424242, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x34363840, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x42423032, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x38404242, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x30323436, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x42424242, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x34363840, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x30303032, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x42424242, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x36384042, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x42424242, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x34363840, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x42424242, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x34363840, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x42424242, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x34363840, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x42424242, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x34363840, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x42423032, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x38404242, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x30323436, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x42424242, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x34363840, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x30303032, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x42424242, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x36384042, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x42424242, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x34363840, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x42424242, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x34363840, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x42424242, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x34363840, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x42424242, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x34363840, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x42423032, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x38404242, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x30323436, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x42424242, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x34363840, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x30303032, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x42424242, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x36384042, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x42424242, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x34363840, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x42424242, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x34363840, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x42424242, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x34363840, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x42424242, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x34363840, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x42423032, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x38404242, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x30323436, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x42424242, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x34363840, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x30303032, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x42424242, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x36384042, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x42424242, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x34363840, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x42424242, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x34363840, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x42424242, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x34363840, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x42424242, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x34363840, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x42423032, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x38404242, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x30323436, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x42424242, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x34363840, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x30303032, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type4);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type5[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x48484848, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x44464646, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x42444646, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x44444444, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x40424444, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x42424242, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x38404242, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x46464646, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x42444646, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x44444040, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x44444444, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x38384042, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x42424242, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x38404242, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x20203636, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x48484848, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x44464646, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x42444646, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x44444444, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x40424444, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x42424242, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x38404242, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x46464646, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x42444646, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x44444040, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x44444444, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x38384042, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x42424242, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x38404242, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x20203636, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x48484848, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x44464646, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x42444646, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x44444444, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x40424444, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x42424242, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x38404242, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x46464646, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x42444646, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x44444040, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x44444444, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x38384042, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x42424242, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x38404242, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x20203636, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x48484848, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x44464646, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x42444646, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x44444444, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x40424444, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x42424242, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x38404242, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x46464646, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x42444646, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x44444040, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x44444444, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x38384042, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x42424242, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x38404242, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x20203636, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x44464646, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x42444646, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x44444444, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x40424444, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x42424242, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x38404242, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x42444646, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x44443840, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x44444444, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x36384042, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x42424242, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x38404242, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x20203436, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x44464646, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x42444646, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x44444444, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x40424444, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x42424242, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x38404242, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x42444646, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x44443840, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x44444444, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x36384042, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x42424242, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x38404242, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x20203436, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x44464646, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x42444646, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x44444444, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x40424444, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x42424242, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x38404242, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x42444646, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x44443840, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x44444444, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x36384042, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x42424242, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x38404242, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x20203436, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x44464646, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x42444646, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x44444444, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x40424444, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x42424242, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x38404242, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x42444646, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x44443840, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x44444444, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x36384042, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x42424242, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x38404242, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x20203436, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type5);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type7[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x34343434, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x28303234, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x34343434, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x28303234, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x34342426, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x32343434, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x24262830, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x34343434, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x28303234, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x24263434, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x34343434, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x28303234, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x34343434, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x28303234, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x34342426, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x32343434, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x24262830, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x34343434, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x28303234, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x24263434, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x34343434, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x28303234, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x34343434, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x28303234, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x34342426, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x32343434, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x24262830, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x34343434, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x28303234, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x24263434, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x34343434, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x28303234, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x34343434, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x28303234, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x34342426, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x32343434, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x24262830, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x34343434, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x28303234, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x24263434, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x30323434, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x28303234, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x34343434, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x28303234, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x34343434, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x28303234, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x34342426, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x32343434, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x24262830, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x34343434, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x28303234, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x24263434, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x30323434, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x28303234, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x34343434, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x28303234, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x34343434, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x28303234, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x34342426, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x32343434, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x24262830, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x34343434, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x28303234, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x24263434, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x30323434, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x28303234, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x34343434, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x28303234, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x34343434, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x28303234, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x34342426, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x32343434, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x24262830, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x34343434, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x28303234, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x24263434, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x30323434, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x28303234, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x34343434, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x28303234, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x34343434, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x28303234, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x34342426, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x32343434, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x24262830, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x34343434, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x28303234, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x24263434, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type7);
++
++static const struct rtw_phy_pg_cfg_pair rtw8814a_bb_pg_type8[] = {
++	{ 0, 0, 0, 0x00000c20, 0xffffffff, 0x43434343, },
++	{ 0, 0, 0, 0x00000c24, 0xffffffff, 0x43434343, },
++	{ 0, 0, 0, 0x00000c28, 0xffffffff, 0x35373941, },
++	{ 0, 0, 0, 0x00000c2c, 0xffffffff, 0x43434343, },
++	{ 0, 0, 0, 0x00000c30, 0xffffffff, 0x33353739, },
++	{ 0, 0, 1, 0x00000c34, 0xffffffff, 0x43434343, },
++	{ 0, 0, 1, 0x00000c38, 0xffffffff, 0x31333537, },
++	{ 0, 0, 2, 0x00000cd8, 0xffffffff, 0x43434343, },
++	{ 0, 0, 2, 0x00000cdc, 0xffffffff, 0x29313335, },
++	{ 0, 0, 0, 0x00000c3c, 0xffffffff, 0x34343434, },
++	{ 0, 0, 0, 0x00000c40, 0xffffffff, 0x28303234, },
++	{ 0, 0, 0, 0x00000c44, 0xffffffff, 0x32322426, },
++	{ 0, 0, 1, 0x00000c48, 0xffffffff, 0x30323232, },
++	{ 0, 0, 1, 0x00000c4c, 0xffffffff, 0x22242628, },
++	{ 0, 0, 2, 0x00000ce0, 0xffffffff, 0x30303030, },
++	{ 0, 0, 2, 0x00000ce4, 0xffffffff, 0x24262830, },
++	{ 0, 0, 2, 0x00000ce8, 0x0000ffff, 0x20222222, },
++	{ 0, 1, 0, 0x00000e20, 0xffffffff, 0x43434343, },
++	{ 0, 1, 0, 0x00000e24, 0xffffffff, 0x43434343, },
++	{ 0, 1, 0, 0x00000e28, 0xffffffff, 0x35373941, },
++	{ 0, 1, 0, 0x00000e2c, 0xffffffff, 0x41434343, },
++	{ 0, 1, 0, 0x00000e30, 0xffffffff, 0x33353739, },
++	{ 0, 1, 1, 0x00000e34, 0xffffffff, 0x39414141, },
++	{ 0, 1, 1, 0x00000e38, 0xffffffff, 0x31333537, },
++	{ 0, 1, 2, 0x00000ed8, 0xffffffff, 0x37393939, },
++	{ 0, 1, 2, 0x00000edc, 0xffffffff, 0x29313335, },
++	{ 0, 1, 0, 0x00000e3c, 0xffffffff, 0x34343434, },
++	{ 0, 1, 0, 0x00000e40, 0xffffffff, 0x28303234, },
++	{ 0, 1, 0, 0x00000e44, 0xffffffff, 0x32322426, },
++	{ 0, 1, 1, 0x00000e48, 0xffffffff, 0x30323232, },
++	{ 0, 1, 1, 0x00000e4c, 0xffffffff, 0x22242628, },
++	{ 0, 1, 2, 0x00000ee0, 0xffffffff, 0x30303030, },
++	{ 0, 1, 2, 0x00000ee4, 0xffffffff, 0x24262830, },
++	{ 0, 1, 2, 0x00000ee8, 0x0000ffff, 0x20222222, },
++	{ 0, 2, 0, 0x00001820, 0xffffffff, 0x43434343, },
++	{ 0, 2, 0, 0x00001824, 0xffffffff, 0x43434343, },
++	{ 0, 2, 0, 0x00001828, 0xffffffff, 0x35373941, },
++	{ 0, 2, 0, 0x0000182c, 0xffffffff, 0x41434343, },
++	{ 0, 2, 0, 0x00001830, 0xffffffff, 0x33353739, },
++	{ 0, 2, 1, 0x00001834, 0xffffffff, 0x39414141, },
++	{ 0, 2, 1, 0x00001838, 0xffffffff, 0x31333537, },
++	{ 0, 2, 2, 0x000018d8, 0xffffffff, 0x37393939, },
++	{ 0, 2, 2, 0x000018dc, 0xffffffff, 0x29313335, },
++	{ 0, 2, 0, 0x0000183c, 0xffffffff, 0x34343434, },
++	{ 0, 2, 0, 0x00001840, 0xffffffff, 0x28303234, },
++	{ 0, 2, 0, 0x00001844, 0xffffffff, 0x32322426, },
++	{ 0, 2, 1, 0x00001848, 0xffffffff, 0x30323232, },
++	{ 0, 2, 1, 0x0000184c, 0xffffffff, 0x22242628, },
++	{ 0, 2, 2, 0x000018e0, 0xffffffff, 0x30303030, },
++	{ 0, 2, 2, 0x000018e4, 0xffffffff, 0x24262830, },
++	{ 0, 2, 2, 0x000018e8, 0x0000ffff, 0x20222222, },
++	{ 0, 3, 0, 0x00001a20, 0xffffffff, 0x43434343, },
++	{ 0, 3, 0, 0x00001a24, 0xffffffff, 0x43434343, },
++	{ 0, 3, 0, 0x00001a28, 0xffffffff, 0x35373941, },
++	{ 0, 3, 0, 0x00001a2c, 0xffffffff, 0x41434343, },
++	{ 0, 3, 0, 0x00001a30, 0xffffffff, 0x33353739, },
++	{ 0, 3, 1, 0x00001a34, 0xffffffff, 0x39414141, },
++	{ 0, 3, 1, 0x00001a38, 0xffffffff, 0x31333537, },
++	{ 0, 3, 2, 0x00001ad8, 0xffffffff, 0x37393939, },
++	{ 0, 3, 2, 0x00001adc, 0xffffffff, 0x29313335, },
++	{ 0, 3, 0, 0x00001a3c, 0xffffffff, 0x34343434, },
++	{ 0, 3, 0, 0x00001a40, 0xffffffff, 0x28303234, },
++	{ 0, 3, 0, 0x00001a44, 0xffffffff, 0x32322426, },
++	{ 0, 3, 1, 0x00001a48, 0xffffffff, 0x30323232, },
++	{ 0, 3, 1, 0x00001a4c, 0xffffffff, 0x22242628, },
++	{ 0, 3, 2, 0x00001ae0, 0xffffffff, 0x30303030, },
++	{ 0, 3, 2, 0x00001ae4, 0xffffffff, 0x24262830, },
++	{ 0, 3, 2, 0x00001ae8, 0x0000ffff, 0x20222222, },
++	{ 1, 0, 0, 0x00000c24, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c28, 0xffffffff, 0x39414345, },
++	{ 1, 0, 0, 0x00000c2c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c30, 0xffffffff, 0x38404244, },
++	{ 1, 0, 1, 0x00000c34, 0xffffffff, 0x46464646, },
++	{ 1, 0, 1, 0x00000c38, 0xffffffff, 0x36384042, },
++	{ 1, 0, 2, 0x00000cd8, 0xffffffff, 0x46464646, },
++	{ 1, 0, 2, 0x00000cdc, 0xffffffff, 0x34363840, },
++	{ 1, 0, 0, 0x00000c3c, 0xffffffff, 0x46464646, },
++	{ 1, 0, 0, 0x00000c40, 0xffffffff, 0x38404244, },
++	{ 1, 0, 0, 0x00000c44, 0xffffffff, 0x46463738, },
++	{ 1, 0, 1, 0x00000c48, 0xffffffff, 0x42444646, },
++	{ 1, 0, 1, 0x00000c4c, 0xffffffff, 0x35373840, },
++	{ 1, 0, 2, 0x00000ce0, 0xffffffff, 0x46464646, },
++	{ 1, 0, 2, 0x00000ce4, 0xffffffff, 0x37394143, },
++	{ 1, 0, 2, 0x00000ce8, 0x0000ffff, 0x33333335, },
++	{ 1, 1, 0, 0x00000e24, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e28, 0xffffffff, 0x39414345, },
++	{ 1, 1, 0, 0x00000e2c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e30, 0xffffffff, 0x38404244, },
++	{ 1, 1, 1, 0x00000e34, 0xffffffff, 0x46464646, },
++	{ 1, 1, 1, 0x00000e38, 0xffffffff, 0x36384042, },
++	{ 1, 1, 2, 0x00000ed8, 0xffffffff, 0x46464646, },
++	{ 1, 1, 2, 0x00000edc, 0xffffffff, 0x34363840, },
++	{ 1, 1, 0, 0x00000e3c, 0xffffffff, 0x46464646, },
++	{ 1, 1, 0, 0x00000e40, 0xffffffff, 0x38404244, },
++	{ 1, 1, 0, 0x00000e44, 0xffffffff, 0x46463738, },
++	{ 1, 1, 1, 0x00000e48, 0xffffffff, 0x42444646, },
++	{ 1, 1, 1, 0x00000e4c, 0xffffffff, 0x35373840, },
++	{ 1, 1, 2, 0x00000ee0, 0xffffffff, 0x46464646, },
++	{ 1, 1, 2, 0x00000ee4, 0xffffffff, 0x37394143, },
++	{ 1, 1, 2, 0x00000ee8, 0x0000ffff, 0x33333335, },
++	{ 1, 2, 0, 0x00001824, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001828, 0xffffffff, 0x39414345, },
++	{ 1, 2, 0, 0x0000182c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001830, 0xffffffff, 0x38404244, },
++	{ 1, 2, 1, 0x00001834, 0xffffffff, 0x46464646, },
++	{ 1, 2, 1, 0x00001838, 0xffffffff, 0x36384042, },
++	{ 1, 2, 2, 0x000018d8, 0xffffffff, 0x46464646, },
++	{ 1, 2, 2, 0x000018dc, 0xffffffff, 0x34363840, },
++	{ 1, 2, 0, 0x0000183c, 0xffffffff, 0x46464646, },
++	{ 1, 2, 0, 0x00001840, 0xffffffff, 0x38404244, },
++	{ 1, 2, 0, 0x00001844, 0xffffffff, 0x46463738, },
++	{ 1, 2, 1, 0x00001848, 0xffffffff, 0x42444646, },
++	{ 1, 2, 1, 0x0000184c, 0xffffffff, 0x35373840, },
++	{ 1, 2, 2, 0x000018e0, 0xffffffff, 0x46464646, },
++	{ 1, 2, 2, 0x000018e4, 0xffffffff, 0x37394143, },
++	{ 1, 2, 2, 0x000018e8, 0x0000ffff, 0x33333335, },
++	{ 1, 3, 0, 0x00001a24, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a28, 0xffffffff, 0x39414345, },
++	{ 1, 3, 0, 0x00001a2c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a30, 0xffffffff, 0x38404244, },
++	{ 1, 3, 1, 0x00001a34, 0xffffffff, 0x46464646, },
++	{ 1, 3, 1, 0x00001a38, 0xffffffff, 0x36384042, },
++	{ 1, 3, 2, 0x00001ad8, 0xffffffff, 0x46464646, },
++	{ 1, 3, 2, 0x00001adc, 0xffffffff, 0x34363840, },
++	{ 1, 3, 0, 0x00001a3c, 0xffffffff, 0x46464646, },
++	{ 1, 3, 0, 0x00001a40, 0xffffffff, 0x38404244, },
++	{ 1, 3, 0, 0x00001a44, 0xffffffff, 0x46463738, },
++	{ 1, 3, 1, 0x00001a48, 0xffffffff, 0x42444646, },
++	{ 1, 3, 1, 0x00001a4c, 0xffffffff, 0x35373840, },
++	{ 1, 3, 2, 0x00001ae0, 0xffffffff, 0x46464646, },
++	{ 1, 3, 2, 0x00001ae4, 0xffffffff, 0x37394143, },
++	{ 1, 3, 2, 0x00001ae8, 0x0000ffff, 0x33333335, },
++};
++
++RTW_DECL_TABLE_BB_PG(rtw8814a_bb_pg_type8);
++
++static const u32 rtw8814a_rf_a[] = {
++		0x018, 0x00013124,
++		0x040, 0x00000C00,
++		0x058, 0x00000F98,
++		0x07F, 0x00068004,
++		0x0B0, 0x000FFFFE,
++		0x0B1, 0x0003FF48,
++		0x0B2, 0x0006AA3F,
++		0x0B3, 0x000FFC9A,
++		0x0B4, 0x0000A78F,
++		0x0B5, 0x00000A3F,
++		0x0B6, 0x0000C09C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0B7, 0x00030008,
++	0xA0000000,	0x00000000,
++		0x0B7, 0x0003000C,
++	0xB0000000,	0x00000000,
++		0x0B8, 0x0007400E,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0xA0000000,	0x00000000,
++		0x0B9, 0x000FBF50,
++	0xB0000000,	0x00000000,
++		0x0BA, 0x00050780,
++		0x0BB, 0x00000000,
++		0x0BC, 0x00040009,
++		0x0BD, 0x00000000,
++		0x0BE, 0x00000000,
++		0x0BF, 0x00000000,
++		0x0EF, 0x00020000,
++		0x03E, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xA0000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xB0000000,	0x00000000,
++		0x03E, 0x00020000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00040000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00040000,
++	0xA0000000,	0x00000000,
++		0x03F, 0x00040000,
++	0xB0000000,	0x00000000,
++		0x03E, 0x00040000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xA0000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xB0000000,	0x00000000,
++		0x03E, 0x00060000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xA0000000,	0x00000000,
++		0x03F, 0x00030000,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00010000,
++		0x03E, 0x00000000,
++		0x03F, 0x00006800,
++		0x03E, 0x00000080,
++		0x03F, 0x00006000,
++		0x03E, 0x00000100,
++		0x03F, 0x00004800,
++		0x03E, 0x00000180,
++		0x03F, 0x00004000,
++		0x03E, 0x00000200,
++		0x03F, 0x00004000,
++		0x03E, 0x00000280,
++		0x03F, 0x00002800,
++		0x03E, 0x00000300,
++		0x03F, 0x00002800,
++		0x03E, 0x00000380,
++		0x03F, 0x00002000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00040000,
++		0x03E, 0x00000000,
++		0x03F, 0x000000BC,
++		0x03E, 0x00000040,
++		0x03F, 0x00000053,
++		0x03E, 0x00000050,
++		0x03F, 0x00000050,
++		0x03E, 0x00000060,
++		0x03F, 0x00000050,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00000400,
++		0x03E, 0x00000006,
++		0x041, 0x000EE080,
++		0x03E, 0x00000008,
++		0x041, 0x000EE0C0,
++		0x03E, 0x0000000A,
++		0x041, 0x000EE100,
++		0x03E, 0x0000000C,
++		0x041, 0x000EE100,
++		0x0EF, 0x00000000,
++		0x018, 0x00000006,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0xA0000000,	0x00000000,
++		0x086, 0x000E4B58,
++		0x087, 0x00049F80,
++	0xB0000000,	0x00000000,
++		0x0DF, 0x00000008,
++		0x0EF, 0x00002000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x000179C3,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0003F258,
++		0x03B, 0x00030A58,
++		0x03B, 0x0002FA58,
++		0x03B, 0x00022590,
++		0x03B, 0x0001FA50,
++		0x03B, 0x00010248,
++		0x03B, 0x00008240,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000100,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000ADF6,
++		0x034, 0x00009DF3,
++		0x034, 0x00008DF0,
++		0x034, 0x00007DED,
++		0x034, 0x00006DEA,
++		0x034, 0x00005CED,
++		0x034, 0x00004CEA,
++		0x034, 0x000034EA,
++		0x034, 0x000024E7,
++		0x034, 0x0000146A,
++		0x034, 0x0000006B,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008ADF6,
++		0x034, 0x00089DF3,
++		0x034, 0x00088DF0,
++		0x034, 0x00087DED,
++		0x034, 0x00086DEA,
++		0x034, 0x00085CED,
++		0x034, 0x00084CEA,
++		0x034, 0x000834EA,
++		0x034, 0x000824E7,
++		0x034, 0x0008146A,
++		0x034, 0x0008006B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x000020A2,
++		0x0DF, 0x00000080,
++		0x035, 0x00000192,
++		0x035, 0x00008192,
++		0x035, 0x00010192,
++		0x036, 0x00000024,
++		0x036, 0x00008024,
++		0x036, 0x00010024,
++		0x036, 0x00018024,
++		0x0EF, 0x00000000,
++		0x051, 0x00000C21,
++		0x052, 0x000006D9,
++		0x053, 0x000FC649,
++		0x054, 0x0000017E,
++		0x018, 0x0001012A,
++		0x081, 0x0007FC00,
++		0x089, 0x00050110,
++		0x08A, 0x00043E50,
++		0x08B, 0x0002E180,
++		0x08C, 0x00093C3C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xA0000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xA0000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00001000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00028000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00030023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00028623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00021633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0001C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00010293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00009593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0000118B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0000078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x000AC000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00040000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0004C000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00070023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00068623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00061633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0005C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00050293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00049593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0004138B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0004078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0008C000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00004000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B0023,
++	0x80000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A8623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A1633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0009C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00090293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00089593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0008118B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0008078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00000800,
++		0x03B, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000801,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00000803,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00040000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001801,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000003,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000003,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001001,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001000,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00080000,
++	0x80000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000800,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001002,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x00013124,
++		0x0EF, 0x00000100,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A1AD,
++		0x034, 0x000491AA,
++		0x034, 0x000481A7,
++		0x034, 0x000470AA,
++		0x034, 0x000460A7,
++		0x034, 0x00045049,
++		0x034, 0x00044046,
++		0x034, 0x00043026,
++		0x034, 0x00042009,
++		0x034, 0x00041006,
++		0x034, 0x00040003,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3F5,
++		0x034, 0x000493F2,
++		0x034, 0x000483B0,
++		0x034, 0x00047370,
++		0x034, 0x0004636D,
++		0x034, 0x0004536A,
++		0x034, 0x00044349,
++		0x034, 0x0004316A,
++		0x034, 0x00042167,
++		0x034, 0x00041129,
++		0x034, 0x00040049,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AF,
++		0x034, 0x000483AB,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004406A,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0004AFF1,
++		0x034, 0x00049FEE,
++		0x034, 0x00048FEB,
++		0x034, 0x00047FE8,
++		0x034, 0x00046DEA,
++		0x034, 0x00045DE7,
++		0x034, 0x00044CEA,
++		0x034, 0x00043CE7,
++		0x034, 0x00042C69,
++		0x034, 0x00041C66,
++		0x034, 0x00040C28,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A1AD,
++		0x034, 0x000291AA,
++		0x034, 0x000281A7,
++		0x034, 0x000270AA,
++		0x034, 0x000260A7,
++		0x034, 0x00025049,
++		0x034, 0x00024046,
++		0x034, 0x00023026,
++		0x034, 0x00022009,
++		0x034, 0x00021006,
++		0x034, 0x00020003,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3F5,
++		0x034, 0x000293F2,
++		0x034, 0x000282F1,
++		0x034, 0x000272B0,
++		0x034, 0x000262AD,
++		0x034, 0x000252AA,
++		0x034, 0x000242A7,
++		0x034, 0x000230EC,
++		0x034, 0x000220E9,
++		0x034, 0x0002106A,
++		0x034, 0x00020067,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0002AFF1,
++		0x034, 0x00029FEE,
++		0x034, 0x00028FEB,
++		0x034, 0x00027FE8,
++		0x034, 0x00026DEA,
++		0x034, 0x00025DE7,
++		0x034, 0x00024CEA,
++		0x034, 0x00023CE7,
++		0x034, 0x00022C69,
++		0x034, 0x00021C66,
++		0x034, 0x00020C28,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EC,
++		0x034, 0x0000938C,
++		0x034, 0x000081AD,
++		0x034, 0x000071AA,
++		0x034, 0x000061A7,
++		0x034, 0x000050AA,
++		0x034, 0x000040A7,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x0000100C,
++		0x034, 0x00000009,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3F4,
++		0x034, 0x000093F1,
++		0x034, 0x000082B1,
++		0x034, 0x000071D1,
++		0x034, 0x000061CE,
++		0x034, 0x000051CB,
++		0x034, 0x000041C8,
++		0x034, 0x000030CB,
++		0x034, 0x000020C8,
++		0x034, 0x00001087,
++		0x034, 0x00000084,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000AFF1,
++		0x034, 0x00009FEE,
++		0x034, 0x00008FEB,
++		0x034, 0x00007FE8,
++		0x034, 0x00006DEA,
++		0x034, 0x00005DE7,
++		0x034, 0x00004CEA,
++		0x034, 0x00003CE7,
++		0x034, 0x00002C69,
++		0x034, 0x00001C66,
++		0x034, 0x00000C28,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA1AD,
++		0x034, 0x000C91AA,
++		0x034, 0x000C81A7,
++		0x034, 0x000C70AA,
++		0x034, 0x000C60A7,
++		0x034, 0x000C5049,
++		0x034, 0x000C4046,
++		0x034, 0x000C3026,
++		0x034, 0x000C2009,
++		0x034, 0x000C1006,
++		0x034, 0x000C0003,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3F5,
++		0x034, 0x000C93F2,
++		0x034, 0x000C83B0,
++		0x034, 0x000C7370,
++		0x034, 0x000C636D,
++		0x034, 0x000C536A,
++		0x034, 0x000C4349,
++		0x034, 0x000C316A,
++		0x034, 0x000C2167,
++		0x034, 0x000C1129,
++		0x034, 0x000C0049,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AF,
++		0x034, 0x000C83AB,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C406A,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0xA0000000,	0x00000000,
++		0x034, 0x000CA794,
++		0x034, 0x000C9791,
++		0x034, 0x000C878E,
++		0x034, 0x000C778B,
++		0x034, 0x000C658D,
++		0x034, 0x000C558A,
++		0x034, 0x000C448D,
++		0x034, 0x000C348A,
++		0x034, 0x000C244C,
++		0x034, 0x000C1449,
++		0x034, 0x000C042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA1AD,
++		0x034, 0x000A91AA,
++		0x034, 0x000A81A7,
++		0x034, 0x000A70AA,
++		0x034, 0x000A60A7,
++		0x034, 0x000A5049,
++		0x034, 0x000A4046,
++		0x034, 0x000A3026,
++		0x034, 0x000A2009,
++		0x034, 0x000A1006,
++		0x034, 0x000A0003,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3F5,
++		0x034, 0x000A93F2,
++		0x034, 0x000A82F1,
++		0x034, 0x000A72B0,
++		0x034, 0x000A62AD,
++		0x034, 0x000A52AA,
++		0x034, 0x000A42A7,
++		0x034, 0x000A30EC,
++		0x034, 0x000A20E9,
++		0x034, 0x000A106A,
++		0x034, 0x000A0067,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0xA0000000,	0x00000000,
++		0x034, 0x000AA794,
++		0x034, 0x000A9791,
++		0x034, 0x000A878E,
++		0x034, 0x000A778B,
++		0x034, 0x000A658D,
++		0x034, 0x000A558A,
++		0x034, 0x000A448D,
++		0x034, 0x000A348A,
++		0x034, 0x000A244C,
++		0x034, 0x000A1449,
++		0x034, 0x000A042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EC,
++		0x034, 0x0008938C,
++		0x034, 0x000881AD,
++		0x034, 0x000871AA,
++		0x034, 0x000861A7,
++		0x034, 0x000850AA,
++		0x034, 0x000840A7,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x0008100C,
++		0x034, 0x00080009,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3F4,
++		0x034, 0x000893F1,
++		0x034, 0x000882B1,
++		0x034, 0x000871D1,
++		0x034, 0x000861CE,
++		0x034, 0x000851CB,
++		0x034, 0x000841C8,
++		0x034, 0x000830CB,
++		0x034, 0x000820C8,
++		0x034, 0x00081087,
++		0x034, 0x00080084,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008A794,
++		0x034, 0x00089791,
++		0x034, 0x0008878E,
++		0x034, 0x0008778B,
++		0x034, 0x0008658D,
++		0x034, 0x0008558A,
++		0x034, 0x0008448D,
++		0x034, 0x0008348A,
++		0x034, 0x0008244C,
++		0x034, 0x00081449,
++		0x034, 0x0008042B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0DF, 0x00000001,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000040,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0xA0000000,	0x00000000,
++		0x035, 0x00000747,
++		0x035, 0x00008747,
++		0x035, 0x00010747,
++		0x035, 0x00020747,
++		0x035, 0x00028747,
++		0x035, 0x00030747,
++		0x035, 0x00040747,
++		0x035, 0x00048747,
++		0x035, 0x00050747,
++		0x035, 0x000805FB,
++		0x035, 0x000885FB,
++		0x035, 0x000905FB,
++		0x035, 0x000A05FB,
++		0x035, 0x000A85FB,
++		0x035, 0x000B05FB,
++		0x035, 0x000C05FB,
++		0x035, 0x000C85FB,
++		0x035, 0x000D05FB,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0DF, 0x00000001,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000010,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000473,
++		0x036, 0x00008473,
++		0x036, 0x00010473,
++		0x036, 0x00020473,
++		0x036, 0x00028473,
++		0x036, 0x00030473,
++		0x036, 0x00040473,
++		0x036, 0x00048473,
++		0x036, 0x00050473,
++		0x036, 0x00080473,
++		0x036, 0x00088473,
++		0x036, 0x00090473,
++		0x036, 0x000A0473,
++		0x036, 0x000A8473,
++		0x036, 0x000B0473,
++		0x036, 0x000C0473,
++		0x036, 0x000C8473,
++		0x036, 0x000D0473,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0xA0000000,	0x00000000,
++		0x036, 0x00000473,
++		0x036, 0x00008473,
++		0x036, 0x00010473,
++		0x036, 0x00020473,
++		0x036, 0x00028473,
++		0x036, 0x00030473,
++		0x036, 0x00040473,
++		0x036, 0x00048473,
++		0x036, 0x00050473,
++		0x036, 0x00080473,
++		0x036, 0x00088473,
++		0x036, 0x00090473,
++		0x036, 0x000A0473,
++		0x036, 0x000A8473,
++		0x036, 0x000B0473,
++		0x036, 0x000C0473,
++		0x036, 0x000C8473,
++		0x036, 0x000D0473,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x0EF, 0x00000004,
++		0x037, 0x00000000,
++		0x038, 0x00005146,
++		0x037, 0x00004000,
++		0x038, 0x00005146,
++		0x037, 0x00008000,
++		0x038, 0x00005146,
++		0x037, 0x00010000,
++		0x038, 0x00005146,
++		0x037, 0x00014000,
++		0x038, 0x00005146,
++		0x037, 0x00018000,
++		0x038, 0x00004D4E,
++		0x037, 0x0001C000,
++		0x038, 0x00004D4E,
++		0x037, 0x00020000,
++		0x038, 0x00004D4E,
++		0x037, 0x00024000,
++		0x038, 0x000071C6,
++		0x037, 0x00028000,
++		0x038, 0x000071C6,
++		0x037, 0x0002C000,
++		0x038, 0x000071C6,
++		0x037, 0x00030000,
++		0x038, 0x000071CE,
++		0x037, 0x00034000,
++		0x038, 0x000071CE,
++		0x037, 0x00038000,
++		0x038, 0x00005126,
++		0x037, 0x0003C000,
++		0x038, 0x00005126,
++		0x037, 0x00040000,
++		0x038, 0x00005126,
++		0x037, 0x00044000,
++		0x038, 0x00005126,
++		0x037, 0x00048000,
++		0x038, 0x00005126,
++		0x037, 0x00080000,
++		0x038, 0x00005ECE,
++		0x037, 0x00084000,
++		0x038, 0x00005ECE,
++		0x037, 0x00088000,
++		0x038, 0x00005ECE,
++		0x037, 0x00090000,
++		0x038, 0x00005ECE,
++		0x037, 0x00094000,
++		0x038, 0x00005ECE,
++		0x037, 0x00098000,
++		0x038, 0x00005ECE,
++		0x037, 0x0009C000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000AC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000BC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C8000,
++		0x038, 0x00005ECE,
++		0x0EF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000008,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000007D,
++		0x03C, 0x0000047D,
++		0x03C, 0x0000087D,
++		0x03C, 0x0000107D,
++		0x03C, 0x0000147D,
++		0x03C, 0x0000187D,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x0000054A,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x0000154A,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x0000254A,
++		0x03C, 0x00002821,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000037E,
++		0x03C, 0x00000575,
++		0x03C, 0x00000971,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001575,
++		0x03C, 0x00001871,
++		0x03C, 0x0000217E,
++		0x03C, 0x00002575,
++		0x03C, 0x00002871,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x061, 0x000C0D47,
++		0x062, 0x0000133C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0xA0000000,	0x00000000,
++		0x063, 0x0007D0E7,
++	0xB0000000,	0x00000000,
++		0x064, 0x00014FEC,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0xA0000000,	0x00000000,
++		0x065, 0x000933FF,
++	0xB0000000,	0x00000000,
++		0x066, 0x00000040,
++		0x057, 0x00050000,
++		0x056, 0x00051DF0,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x055, 0x00082061,
++	0xA0000000,	0x00000000,
++		0x055, 0x00082060,
++	0xB0000000,	0x00000000,
++		0x01C, 0x000739D2,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x01F, 0x0002255C,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x01F, 0x0002255C,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x01F, 0x0002255C,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x01F, 0x0002255C,
++	0xA0000000,	0x00000000,
++		0x01F, 0x0002255C,
++	0xB0000000,	0x00000000,
++		0x0B1, 0x0007FF48,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0C4, 0x00081700,
++	0xA0000000,	0x00000000,
++		0x0C4, 0x00083F00,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001B126,
++		0xFFE, 0x00000000,
++		0xFFE, 0x00000000,
++		0xFFE, 0x00000000,
++		0x018, 0x00013126,
++		0x018, 0x00013124,
++};
++
++RTW_DECL_TABLE_RF_RADIO(rtw8814a_rf_a, A);
++
++static const u32 rtw8814a_rf_b[] = {
++		0x018, 0x00013124,
++		0x040, 0x00000C00,
++		0x058, 0x00000F98,
++		0x07F, 0x00068004,
++		0x018, 0x00000006,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0xA0000000,	0x00000000,
++		0x086, 0x000E4B58,
++		0x087, 0x00049F80,
++	0xB0000000,	0x00000000,
++		0x0DF, 0x00000008,
++		0x0EF, 0x00002000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F39B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F39B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017BC3,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0003F258,
++		0x03B, 0x00030A58,
++		0x03B, 0x0002FA58,
++		0x03B, 0x00022590,
++		0x03B, 0x0001FA50,
++		0x03B, 0x00010248,
++		0x03B, 0x00008240,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000100,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000ADF6,
++		0x034, 0x00009DF3,
++		0x034, 0x00008DF0,
++		0x034, 0x00007DED,
++		0x034, 0x00006DEA,
++		0x034, 0x00005CED,
++		0x034, 0x00004CEA,
++		0x034, 0x000034EA,
++		0x034, 0x000024E7,
++		0x034, 0x0000146A,
++		0x034, 0x0000006B,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008ADF6,
++		0x034, 0x00089DF3,
++		0x034, 0x00088DF0,
++		0x034, 0x00087DED,
++		0x034, 0x00086DEA,
++		0x034, 0x00085CED,
++		0x034, 0x00084CEA,
++		0x034, 0x000834EA,
++		0x034, 0x000824E7,
++		0x034, 0x0008146A,
++		0x034, 0x0008006B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x000020A2,
++		0x0DF, 0x00000080,
++		0x035, 0x00000192,
++		0x035, 0x00008192,
++		0x035, 0x00010192,
++		0x036, 0x00000024,
++		0x036, 0x00008024,
++		0x036, 0x00010024,
++		0x036, 0x00018024,
++		0x0EF, 0x00000000,
++		0x051, 0x00000C21,
++		0x052, 0x000006D9,
++		0x053, 0x000FC649,
++		0x054, 0x0000017E,
++		0x018, 0x0001012A,
++		0x081, 0x0007FC00,
++		0x089, 0x00050110,
++		0x08A, 0x00043E50,
++		0x08B, 0x0002E180,
++		0x08C, 0x00093C3C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xA0000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xB0000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++		0x0EF, 0x00001000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00040000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00030023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00028623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00021633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0001C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00010293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00009593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x00000F8B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0000078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00070023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00068623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00061633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0005C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00050293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00049593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++		0x03B, 0x0004078B,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0004C000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0004C000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00004000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B0023,
++	0x80000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A8623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A1633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0009C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00090293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00089593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0008138B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0008078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00000800,
++		0x03B, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00000803,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00040000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000800,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000800,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001000,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00080000,
++	0x80000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001002,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x00013124,
++		0x0EF, 0x00000100,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x000491AD,
++		0x034, 0x000481AA,
++		0x034, 0x000471A7,
++		0x034, 0x000460AA,
++		0x034, 0x000450A7,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x0004200C,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x00049389,
++		0x034, 0x0004816D,
++		0x034, 0x0004716A,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38B,
++		0x034, 0x00049388,
++		0x034, 0x0004818B,
++		0x034, 0x00047188,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x00049389,
++		0x034, 0x0004816D,
++		0x034, 0x0004716A,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38B,
++		0x034, 0x00049388,
++		0x034, 0x0004818B,
++		0x034, 0x00047188,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3F5,
++		0x034, 0x000493F3,
++		0x034, 0x000483B2,
++		0x034, 0x00047390,
++		0x034, 0x0004638D,
++		0x034, 0x0004538A,
++		0x034, 0x00044387,
++		0x034, 0x0004324A,
++		0x034, 0x00042247,
++		0x034, 0x0004104D,
++		0x034, 0x0004004A,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004AFF7,
++		0x034, 0x00049FF6,
++		0x034, 0x00048FF3,
++		0x034, 0x00047FF0,
++		0x034, 0x00046FED,
++		0x034, 0x00045FEA,
++		0x034, 0x00044FE7,
++		0x034, 0x00043DEA,
++		0x034, 0x00042DE7,
++		0x034, 0x00041DE4,
++		0x034, 0x00040CE7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x00049389,
++		0x034, 0x0004816D,
++		0x034, 0x0004716A,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x00049389,
++		0x034, 0x0004816D,
++		0x034, 0x0004716A,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0xA0000000,	0x00000000,
++		0x034, 0x0004AFF4,
++		0x034, 0x00049FF1,
++		0x034, 0x00048FEE,
++		0x034, 0x00047FEB,
++		0x034, 0x00046FE8,
++		0x034, 0x00045DEA,
++		0x034, 0x00044CED,
++		0x034, 0x00043CEA,
++		0x034, 0x00042C6C,
++		0x034, 0x00041C69,
++		0x034, 0x00040C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A38C,
++		0x034, 0x000291AD,
++		0x034, 0x000281AA,
++		0x034, 0x000271A7,
++		0x034, 0x000260AA,
++		0x034, 0x000250A7,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x0002200C,
++		0x034, 0x00021009,
++		0x034, 0x00020006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EE,
++		0x034, 0x000293AC,
++		0x034, 0x00028389,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AD,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EE,
++		0x034, 0x000293AC,
++		0x034, 0x00028389,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EF,
++		0x034, 0x000293AD,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3F5,
++		0x034, 0x000293F3,
++		0x034, 0x000283D0,
++		0x034, 0x00027371,
++		0x034, 0x0002636E,
++		0x034, 0x0002536B,
++		0x034, 0x00024368,
++		0x034, 0x0002332A,
++		0x034, 0x00022327,
++		0x034, 0x0002104C,
++		0x034, 0x00020049,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002AFF7,
++		0x034, 0x00029FF6,
++		0x034, 0x00028FF3,
++		0x034, 0x00027FF0,
++		0x034, 0x00026FED,
++		0x034, 0x00025FEA,
++		0x034, 0x00024FE7,
++		0x034, 0x00023DEA,
++		0x034, 0x00022DE7,
++		0x034, 0x00021DE4,
++		0x034, 0x00020F25,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EE,
++		0x034, 0x000293AC,
++		0x034, 0x00028389,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EE,
++		0x034, 0x000293AC,
++		0x034, 0x00028389,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0002AFF4,
++		0x034, 0x00029FF1,
++		0x034, 0x00028FEE,
++		0x034, 0x00027FEB,
++		0x034, 0x00026FE8,
++		0x034, 0x00025DEA,
++		0x034, 0x00024CED,
++		0x034, 0x00023CEA,
++		0x034, 0x00022C6C,
++		0x034, 0x00021C69,
++		0x034, 0x00020C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A38C,
++		0x034, 0x000091AD,
++		0x034, 0x000081AA,
++		0x034, 0x000071A7,
++		0x034, 0x000060AA,
++		0x034, 0x000050A7,
++		0x034, 0x0000402C,
++		0x034, 0x00003029,
++		0x034, 0x00002026,
++		0x034, 0x00001009,
++		0x034, 0x00000006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EC,
++		0x034, 0x000093AC,
++		0x034, 0x000081EC,
++		0x034, 0x0000716D,
++		0x034, 0x0000616A,
++		0x034, 0x0000506D,
++		0x034, 0x0000404C,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EF,
++		0x034, 0x000093AD,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EC,
++		0x034, 0x000093AC,
++		0x034, 0x000081EC,
++		0x034, 0x0000716D,
++		0x034, 0x0000616A,
++		0x034, 0x0000506D,
++		0x034, 0x0000404C,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EF,
++		0x034, 0x000093AD,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3F4,
++		0x034, 0x000093F0,
++		0x034, 0x000083AE,
++		0x034, 0x00007350,
++		0x034, 0x0000634D,
++		0x034, 0x0000534A,
++		0x034, 0x00004347,
++		0x034, 0x0000312D,
++		0x034, 0x0000212A,
++		0x034, 0x00001127,
++		0x034, 0x0000002A,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000AFF7,
++		0x034, 0x00009FF4,
++		0x034, 0x00008FF1,
++		0x034, 0x00007FEE,
++		0x034, 0x00006FEB,
++		0x034, 0x00005FE8,
++		0x034, 0x00004DEB,
++		0x034, 0x00003DE8,
++		0x034, 0x00002DE5,
++		0x034, 0x00001C8B,
++		0x034, 0x00000C88,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EC,
++		0x034, 0x000093AC,
++		0x034, 0x000081EC,
++		0x034, 0x0000716D,
++		0x034, 0x0000616A,
++		0x034, 0x0000506D,
++		0x034, 0x0000404C,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EC,
++		0x034, 0x000093AC,
++		0x034, 0x000081EC,
++		0x034, 0x0000716D,
++		0x034, 0x0000616A,
++		0x034, 0x0000506D,
++		0x034, 0x0000404C,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000AFF4,
++		0x034, 0x00009FF1,
++		0x034, 0x00008FEE,
++		0x034, 0x00007FEB,
++		0x034, 0x00006FE8,
++		0x034, 0x00005DEA,
++		0x034, 0x00004CED,
++		0x034, 0x00003CEA,
++		0x034, 0x00002C6C,
++		0x034, 0x00001C69,
++		0x034, 0x00000C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C91AD,
++		0x034, 0x000C81AA,
++		0x034, 0x000C71A7,
++		0x034, 0x000C60AA,
++		0x034, 0x000C50A7,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C200C,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C9389,
++		0x034, 0x000C816D,
++		0x034, 0x000C716A,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38B,
++		0x034, 0x000C9388,
++		0x034, 0x000C818B,
++		0x034, 0x000C7188,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C9389,
++		0x034, 0x000C816D,
++		0x034, 0x000C716A,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38B,
++		0x034, 0x000C9388,
++		0x034, 0x000C818B,
++		0x034, 0x000C7188,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3F5,
++		0x034, 0x000C93F3,
++		0x034, 0x000C83B2,
++		0x034, 0x000C7390,
++		0x034, 0x000C638D,
++		0x034, 0x000C538A,
++		0x034, 0x000C4387,
++		0x034, 0x000C324A,
++		0x034, 0x000C2247,
++		0x034, 0x000C104D,
++		0x034, 0x000C004A,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CAFF7,
++		0x034, 0x000C9FF6,
++		0x034, 0x000C8FF3,
++		0x034, 0x000C7FF0,
++		0x034, 0x000C6FED,
++		0x034, 0x000C5FEA,
++		0x034, 0x000C4FE7,
++		0x034, 0x000C3DEA,
++		0x034, 0x000C2DE7,
++		0x034, 0x000C1DE4,
++		0x034, 0x000C0CE7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C9389,
++		0x034, 0x000C816D,
++		0x034, 0x000C716A,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C9389,
++		0x034, 0x000C816D,
++		0x034, 0x000C716A,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0xA0000000,	0x00000000,
++		0x034, 0x000CA794,
++		0x034, 0x000C9791,
++		0x034, 0x000C878E,
++		0x034, 0x000C778B,
++		0x034, 0x000C658D,
++		0x034, 0x000C558A,
++		0x034, 0x000C448D,
++		0x034, 0x000C348A,
++		0x034, 0x000C244C,
++		0x034, 0x000C1449,
++		0x034, 0x000C042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA38C,
++		0x034, 0x000A91AD,
++		0x034, 0x000A81AA,
++		0x034, 0x000A71A7,
++		0x034, 0x000A60AA,
++		0x034, 0x000A50A7,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A200C,
++		0x034, 0x000A1009,
++		0x034, 0x000A0006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EE,
++		0x034, 0x000A93AC,
++		0x034, 0x000A8389,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AD,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EE,
++		0x034, 0x000A93AC,
++		0x034, 0x000A8389,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EF,
++		0x034, 0x000A93AD,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3F5,
++		0x034, 0x000A93F3,
++		0x034, 0x000A83D0,
++		0x034, 0x000A7371,
++		0x034, 0x000A636E,
++		0x034, 0x000A536B,
++		0x034, 0x000A4368,
++		0x034, 0x000A332A,
++		0x034, 0x000A2327,
++		0x034, 0x000A104C,
++		0x034, 0x000A0049,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AAFF7,
++		0x034, 0x000A9FF6,
++		0x034, 0x000A8FF3,
++		0x034, 0x000A7FF0,
++		0x034, 0x000A6FED,
++		0x034, 0x000A5FEA,
++		0x034, 0x000A4FE7,
++		0x034, 0x000A3DEA,
++		0x034, 0x000A2DE7,
++		0x034, 0x000A1DE4,
++		0x034, 0x000A0F25,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EE,
++		0x034, 0x000A93AC,
++		0x034, 0x000A8389,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EE,
++		0x034, 0x000A93AC,
++		0x034, 0x000A8389,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0xA0000000,	0x00000000,
++		0x034, 0x000AA794,
++		0x034, 0x000A9791,
++		0x034, 0x000A878E,
++		0x034, 0x000A778B,
++		0x034, 0x000A658D,
++		0x034, 0x000A558A,
++		0x034, 0x000A448D,
++		0x034, 0x000A348A,
++		0x034, 0x000A244C,
++		0x034, 0x000A1449,
++		0x034, 0x000A042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A38C,
++		0x034, 0x000891AD,
++		0x034, 0x000881AA,
++		0x034, 0x000871A7,
++		0x034, 0x000860AA,
++		0x034, 0x000850A7,
++		0x034, 0x0008402C,
++		0x034, 0x00083029,
++		0x034, 0x00082026,
++		0x034, 0x00081009,
++		0x034, 0x00080006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EC,
++		0x034, 0x000893AC,
++		0x034, 0x000881EC,
++		0x034, 0x0008716D,
++		0x034, 0x0008616A,
++		0x034, 0x0008506D,
++		0x034, 0x0008404C,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EF,
++		0x034, 0x000893AD,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EC,
++		0x034, 0x000893AC,
++		0x034, 0x000881EC,
++		0x034, 0x0008716D,
++		0x034, 0x0008616A,
++		0x034, 0x0008506D,
++		0x034, 0x0008404C,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EF,
++		0x034, 0x000893AD,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3F4,
++		0x034, 0x000893F0,
++		0x034, 0x000883AE,
++		0x034, 0x00087350,
++		0x034, 0x0008634D,
++		0x034, 0x0008534A,
++		0x034, 0x00084347,
++		0x034, 0x0008312D,
++		0x034, 0x0008212A,
++		0x034, 0x00081127,
++		0x034, 0x0008002A,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008AFF7,
++		0x034, 0x00089FF4,
++		0x034, 0x00088FF1,
++		0x034, 0x00087FEE,
++		0x034, 0x00086FEB,
++		0x034, 0x00085FE8,
++		0x034, 0x00084DEB,
++		0x034, 0x00083DE8,
++		0x034, 0x00082DE5,
++		0x034, 0x00081C8B,
++		0x034, 0x00080C88,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EC,
++		0x034, 0x000893AC,
++		0x034, 0x000881EC,
++		0x034, 0x0008716D,
++		0x034, 0x0008616A,
++		0x034, 0x0008506D,
++		0x034, 0x0008404C,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EC,
++		0x034, 0x000893AC,
++		0x034, 0x000881EC,
++		0x034, 0x0008716D,
++		0x034, 0x0008616A,
++		0x034, 0x0008506D,
++		0x034, 0x0008404C,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008A794,
++		0x034, 0x00089791,
++		0x034, 0x0008878E,
++		0x034, 0x0008778B,
++		0x034, 0x0008658D,
++		0x034, 0x0008558A,
++		0x034, 0x0008448D,
++		0x034, 0x0008348A,
++		0x034, 0x0008244C,
++		0x034, 0x00081449,
++		0x034, 0x0008042B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000040,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0xA0000000,	0x00000000,
++		0x035, 0x00000484,
++		0x035, 0x00008484,
++		0x035, 0x00010484,
++		0x035, 0x00020584,
++		0x035, 0x00028584,
++		0x035, 0x00030584,
++		0x035, 0x00040584,
++		0x035, 0x00048584,
++		0x035, 0x00050584,
++		0x035, 0x000805FB,
++		0x035, 0x000885FB,
++		0x035, 0x000905FB,
++		0x035, 0x000A05FB,
++		0x035, 0x000A85FB,
++		0x035, 0x000B05FB,
++		0x035, 0x000C05FB,
++		0x035, 0x000C85FB,
++		0x035, 0x000D05FB,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000010,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000473,
++		0x036, 0x00008473,
++		0x036, 0x00010473,
++		0x036, 0x00020473,
++		0x036, 0x00028473,
++		0x036, 0x00030473,
++		0x036, 0x00040473,
++		0x036, 0x00048473,
++		0x036, 0x00050473,
++		0x036, 0x00080473,
++		0x036, 0x00088473,
++		0x036, 0x00090473,
++		0x036, 0x000A0473,
++		0x036, 0x000A8473,
++		0x036, 0x000B0473,
++		0x036, 0x000C0473,
++		0x036, 0x000C8473,
++		0x036, 0x000D0473,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0xA0000000,	0x00000000,
++		0x036, 0x00000474,
++		0x036, 0x00008474,
++		0x036, 0x00010474,
++		0x036, 0x00020474,
++		0x036, 0x00028474,
++		0x036, 0x00030474,
++		0x036, 0x00040474,
++		0x036, 0x00048474,
++		0x036, 0x00050474,
++		0x036, 0x00080474,
++		0x036, 0x00088474,
++		0x036, 0x00090474,
++		0x036, 0x000A0474,
++		0x036, 0x000A8474,
++		0x036, 0x000B0474,
++		0x036, 0x000C0474,
++		0x036, 0x000C8474,
++		0x036, 0x000D0474,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x0EF, 0x00000004,
++		0x037, 0x00000000,
++		0x038, 0x0000514E,
++		0x037, 0x00004000,
++		0x038, 0x0000514E,
++		0x037, 0x00008000,
++		0x038, 0x0000514E,
++		0x037, 0x00010000,
++		0x038, 0x0000514E,
++		0x037, 0x00014000,
++		0x038, 0x0000514E,
++		0x037, 0x00018000,
++		0x038, 0x0000514E,
++		0x037, 0x0001C000,
++		0x038, 0x0000514E,
++		0x037, 0x00020000,
++		0x038, 0x0000514E,
++		0x037, 0x00024000,
++		0x038, 0x0000514E,
++		0x037, 0x00028000,
++		0x038, 0x0000514E,
++		0x037, 0x0002C000,
++		0x038, 0x0000714E,
++		0x037, 0x00030000,
++		0x038, 0x0000514E,
++		0x037, 0x00034000,
++		0x038, 0x0000514E,
++		0x037, 0x00038000,
++		0x038, 0x0000514E,
++		0x037, 0x0003C000,
++		0x038, 0x0000514E,
++		0x037, 0x00040000,
++		0x038, 0x0000514E,
++		0x037, 0x00044000,
++		0x038, 0x0000514E,
++		0x037, 0x00048000,
++		0x038, 0x0000514E,
++		0x037, 0x00080000,
++		0x038, 0x00005ECE,
++		0x037, 0x00084000,
++		0x038, 0x00005ECE,
++		0x037, 0x00088000,
++		0x038, 0x00005ECE,
++		0x037, 0x00090000,
++		0x038, 0x00005ECE,
++		0x037, 0x00094000,
++		0x038, 0x00005ECE,
++		0x037, 0x00098000,
++		0x038, 0x00005ECE,
++		0x037, 0x0009C000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000AC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000BC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C8000,
++		0x038, 0x00005ECE,
++		0x0EF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000008,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000007D,
++		0x03C, 0x0000047D,
++		0x03C, 0x0000087D,
++		0x03C, 0x0000107D,
++		0x03C, 0x0000147D,
++		0x03C, 0x0000187D,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027E,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227E,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000037E,
++		0x03C, 0x00000575,
++		0x03C, 0x00000971,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001575,
++		0x03C, 0x00001871,
++		0x03C, 0x0000217E,
++		0x03C, 0x00002575,
++		0x03C, 0x00002871,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x061, 0x000C0D47,
++		0x062, 0x0000133C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0xA0000000,	0x00000000,
++		0x063, 0x0007D0E7,
++	0xB0000000,	0x00000000,
++		0x064, 0x00014FEC,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0xA0000000,	0x00000000,
++		0x065, 0x000923FF,
++	0xB0000000,	0x00000000,
++		0x066, 0x00000040,
++		0x057, 0x00050000,
++		0x056, 0x00051DF0,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x055, 0x00082060,
++	0xB0000000,	0x00000000,
++};
++
++RTW_DECL_TABLE_RF_RADIO(rtw8814a_rf_b, B);
++
++static const u32 rtw8814a_rf_c[] = {
++		0x018, 0x00013124,
++		0x040, 0x00000C00,
++		0x058, 0x00000F98,
++		0x07F, 0x00068004,
++		0x018, 0x00000006,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0xA0000000,	0x00000000,
++		0x086, 0x000E4B58,
++		0x087, 0x00049F80,
++	0xB0000000,	0x00000000,
++		0x0DF, 0x00000008,
++		0x0EF, 0x00002000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017823,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0003F258,
++		0x03B, 0x00030A58,
++		0x03B, 0x0002FA58,
++		0x03B, 0x00022590,
++		0x03B, 0x0001FA50,
++		0x03B, 0x00010248,
++		0x03B, 0x00008240,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000100,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000ADF6,
++		0x034, 0x00009DF3,
++		0x034, 0x00008DF0,
++		0x034, 0x00007DED,
++		0x034, 0x00006DEA,
++		0x034, 0x00005CED,
++		0x034, 0x00004CEA,
++		0x034, 0x000034EA,
++		0x034, 0x000024E7,
++		0x034, 0x0000146A,
++		0x034, 0x0000006B,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008ADF6,
++		0x034, 0x00089DF3,
++		0x034, 0x00088DF0,
++		0x034, 0x00087DED,
++		0x034, 0x00086DEA,
++		0x034, 0x00085CED,
++		0x034, 0x00084CEA,
++		0x034, 0x000834EA,
++		0x034, 0x000824E7,
++		0x034, 0x0008146A,
++		0x034, 0x0008006B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x000020A2,
++		0x0DF, 0x00000080,
++		0x035, 0x00000192,
++		0x035, 0x00008192,
++		0x035, 0x00010192,
++		0x036, 0x00000024,
++		0x036, 0x00008024,
++		0x036, 0x00010024,
++		0x036, 0x00018024,
++		0x0EF, 0x00000000,
++		0x051, 0x00000C21,
++		0x052, 0x000006D9,
++		0x053, 0x000FC649,
++		0x054, 0x0000017E,
++		0x018, 0x0001012A,
++		0x081, 0x0007FC00,
++		0x089, 0x00050110,
++		0x08A, 0x00043E50,
++		0x08B, 0x0002E180,
++		0x08C, 0x00093C3C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xA0000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xA0000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00001000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0006C000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x000D4000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00080000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0006C000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0008C000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00004000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x000A0000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00030023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00028623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00021633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0001C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00010293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00009593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0000118B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0000078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0004C000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00084000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00080000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0004C000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x000D0000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00080000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00080000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00028000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00070023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00068623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00061633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0005C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00050293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00049593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++		0x03B, 0x0004078B,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00080000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B0023,
++	0x80000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A8623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A1633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0009C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00090293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00089593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0008128B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0008078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00000800,
++		0x03B, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001803,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001803,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00000803,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00040000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000800,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001000,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00080000,
++	0x80000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001002,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x018, 0x00013124,
++	0xA0000000,	0x00000000,
++		0x018, 0x00013124,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000100,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A38C,
++		0x034, 0x000491AD,
++		0x034, 0x000481AA,
++		0x034, 0x000471A7,
++		0x034, 0x000460AA,
++		0x034, 0x000450A7,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x0004200C,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3F5,
++		0x034, 0x000493F3,
++		0x034, 0x00048393,
++		0x034, 0x00047390,
++		0x034, 0x0004638D,
++		0x034, 0x0004538A,
++		0x034, 0x00044387,
++		0x034, 0x000430ED,
++		0x034, 0x000420EA,
++		0x034, 0x000410E7,
++		0x034, 0x0004002D,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004AFF7,
++		0x034, 0x00049FF6,
++		0x034, 0x00048FF3,
++		0x034, 0x00047FF0,
++		0x034, 0x00046FED,
++		0x034, 0x00045FEA,
++		0x034, 0x00044FE7,
++		0x034, 0x00043CD0,
++		0x034, 0x00042CCD,
++		0x034, 0x00041CCA,
++		0x034, 0x00040CC7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EF,
++		0x034, 0x000493AD,
++		0x034, 0x0004838A,
++		0x034, 0x0004718C,
++		0x034, 0x00046189,
++		0x034, 0x0004506D,
++		0x034, 0x0004404C,
++		0x034, 0x0004302C,
++		0x034, 0x00042029,
++		0x034, 0x00041026,
++		0x034, 0x00040023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0004AFF4,
++		0x034, 0x00049FF1,
++		0x034, 0x00048FEE,
++		0x034, 0x00047FEB,
++		0x034, 0x00046FE8,
++		0x034, 0x00045DEA,
++		0x034, 0x00044CED,
++		0x034, 0x00043CEA,
++		0x034, 0x00042C6C,
++		0x034, 0x00041C69,
++		0x034, 0x00040C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x0002938C,
++		0x034, 0x000281AD,
++		0x034, 0x000271AA,
++		0x034, 0x000261A7,
++		0x034, 0x000250AA,
++		0x034, 0x000240A7,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x0002100C,
++		0x034, 0x00020009,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x0002936D,
++		0x034, 0x0002836A,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x0002936D,
++		0x034, 0x0002836A,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x000293AC,
++		0x034, 0x0002838A,
++		0x034, 0x0002718C,
++		0x034, 0x00026189,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3F5,
++		0x034, 0x000293F3,
++		0x034, 0x000282F2,
++		0x034, 0x000272D0,
++		0x034, 0x000262CD,
++		0x034, 0x000252CA,
++		0x034, 0x000242C7,
++		0x034, 0x000230CD,
++		0x034, 0x000220CA,
++		0x034, 0x000210C7,
++		0x034, 0x00020086,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002AFF7,
++		0x034, 0x00029FF6,
++		0x034, 0x00028FF3,
++		0x034, 0x00027FF0,
++		0x034, 0x00026FED,
++		0x034, 0x00025FEA,
++		0x034, 0x00024FE7,
++		0x034, 0x00023DEA,
++		0x034, 0x00022DE7,
++		0x034, 0x00021DE4,
++		0x034, 0x00020E44,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x0002936D,
++		0x034, 0x0002836A,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EC,
++		0x034, 0x0002936D,
++		0x034, 0x0002836A,
++		0x034, 0x0002716D,
++		0x034, 0x0002616A,
++		0x034, 0x0002506D,
++		0x034, 0x0002406A,
++		0x034, 0x0002302C,
++		0x034, 0x00022029,
++		0x034, 0x00021026,
++		0x034, 0x00020023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0002AFF4,
++		0x034, 0x00029FF1,
++		0x034, 0x00028FEE,
++		0x034, 0x00027FEB,
++		0x034, 0x00026FE8,
++		0x034, 0x00025DEA,
++		0x034, 0x00024CED,
++		0x034, 0x00023CEA,
++		0x034, 0x00022C6C,
++		0x034, 0x00021C69,
++		0x034, 0x00020C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A38C,
++		0x034, 0x000091AD,
++		0x034, 0x000081AA,
++		0x034, 0x000071A7,
++		0x034, 0x000060AA,
++		0x034, 0x000050A7,
++		0x034, 0x0000402C,
++		0x034, 0x00003029,
++		0x034, 0x0000200C,
++		0x034, 0x00001009,
++		0x034, 0x00000006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3F5,
++		0x034, 0x000093F1,
++		0x034, 0x000083B0,
++		0x034, 0x00007370,
++		0x034, 0x0000636D,
++		0x034, 0x0000536A,
++		0x034, 0x00004367,
++		0x034, 0x0000308E,
++		0x034, 0x0000208B,
++		0x034, 0x00001088,
++		0x034, 0x00000085,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000AFF7,
++		0x034, 0x00009FF5,
++		0x034, 0x00008FF2,
++		0x034, 0x00007FEF,
++		0x034, 0x00006FEC,
++		0x034, 0x00005FE9,
++		0x034, 0x00004EAA,
++		0x034, 0x00003EA7,
++		0x034, 0x00002C70,
++		0x034, 0x00001C6D,
++		0x034, 0x00000C6A,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AB,
++		0x034, 0x00008389,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000AFF4,
++		0x034, 0x00009FF1,
++		0x034, 0x00008FEE,
++		0x034, 0x00007FEB,
++		0x034, 0x00006FE8,
++		0x034, 0x00005DEA,
++		0x034, 0x00004CED,
++		0x034, 0x00003CEA,
++		0x034, 0x00002C6C,
++		0x034, 0x00001C69,
++		0x034, 0x00000C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA38C,
++		0x034, 0x000C91AD,
++		0x034, 0x000C81AA,
++		0x034, 0x000C71A7,
++		0x034, 0x000C60AA,
++		0x034, 0x000C50A7,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C200C,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3F5,
++		0x034, 0x000C93F3,
++		0x034, 0x000C8393,
++		0x034, 0x000C7390,
++		0x034, 0x000C638D,
++		0x034, 0x000C538A,
++		0x034, 0x000C4387,
++		0x034, 0x000C30ED,
++		0x034, 0x000C20EA,
++		0x034, 0x000C10E7,
++		0x034, 0x000C002D,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CAFF7,
++		0x034, 0x000C9FF6,
++		0x034, 0x000C8FF3,
++		0x034, 0x000C7FF0,
++		0x034, 0x000C6FED,
++		0x034, 0x000C5FEA,
++		0x034, 0x000C4FE7,
++		0x034, 0x000C3CD0,
++		0x034, 0x000C2CCD,
++		0x034, 0x000C1CCA,
++		0x034, 0x000C0CC7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EF,
++		0x034, 0x000C93AD,
++		0x034, 0x000C838A,
++		0x034, 0x000C718C,
++		0x034, 0x000C6189,
++		0x034, 0x000C506D,
++		0x034, 0x000C404C,
++		0x034, 0x000C302C,
++		0x034, 0x000C2029,
++		0x034, 0x000C1026,
++		0x034, 0x000C0023,
++	0xA0000000,	0x00000000,
++		0x034, 0x000CA794,
++		0x034, 0x000C9791,
++		0x034, 0x000C878E,
++		0x034, 0x000C778B,
++		0x034, 0x000C658D,
++		0x034, 0x000C558A,
++		0x034, 0x000C448D,
++		0x034, 0x000C348A,
++		0x034, 0x000C244C,
++		0x034, 0x000C1449,
++		0x034, 0x000C042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A938C,
++		0x034, 0x000A81AD,
++		0x034, 0x000A71AA,
++		0x034, 0x000A61A7,
++		0x034, 0x000A50AA,
++		0x034, 0x000A40A7,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A100C,
++		0x034, 0x000A0009,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A936D,
++		0x034, 0x000A836A,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A936D,
++		0x034, 0x000A836A,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A93AC,
++		0x034, 0x000A838A,
++		0x034, 0x000A718C,
++		0x034, 0x000A6189,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3F5,
++		0x034, 0x000A93F3,
++		0x034, 0x000A82F2,
++		0x034, 0x000A72D0,
++		0x034, 0x000A62CD,
++		0x034, 0x000A52CA,
++		0x034, 0x000A42C7,
++		0x034, 0x000A30CD,
++		0x034, 0x000A20CA,
++		0x034, 0x000A10C7,
++		0x034, 0x000A0086,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AAFF7,
++		0x034, 0x000A9FF6,
++		0x034, 0x000A8FF3,
++		0x034, 0x000A7FF0,
++		0x034, 0x000A6FED,
++		0x034, 0x000A5FEA,
++		0x034, 0x000A4FE7,
++		0x034, 0x000A3DEA,
++		0x034, 0x000A2DE7,
++		0x034, 0x000A1DE4,
++		0x034, 0x000A0E44,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A936D,
++		0x034, 0x000A836A,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EC,
++		0x034, 0x000A936D,
++		0x034, 0x000A836A,
++		0x034, 0x000A716D,
++		0x034, 0x000A616A,
++		0x034, 0x000A506D,
++		0x034, 0x000A406A,
++		0x034, 0x000A302C,
++		0x034, 0x000A2029,
++		0x034, 0x000A1026,
++		0x034, 0x000A0023,
++	0xA0000000,	0x00000000,
++		0x034, 0x000AA794,
++		0x034, 0x000A9791,
++		0x034, 0x000A878E,
++		0x034, 0x000A778B,
++		0x034, 0x000A658D,
++		0x034, 0x000A558A,
++		0x034, 0x000A448D,
++		0x034, 0x000A348A,
++		0x034, 0x000A244C,
++		0x034, 0x000A1449,
++		0x034, 0x000A042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A38C,
++		0x034, 0x000891AD,
++		0x034, 0x000881AA,
++		0x034, 0x000871A7,
++		0x034, 0x000860AA,
++		0x034, 0x000850A7,
++		0x034, 0x0008402C,
++		0x034, 0x00083029,
++		0x034, 0x0008200C,
++		0x034, 0x00081009,
++		0x034, 0x00000006,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3F5,
++		0x034, 0x000893F1,
++		0x034, 0x000883B0,
++		0x034, 0x00087370,
++		0x034, 0x0008636D,
++		0x034, 0x0008536A,
++		0x034, 0x00084367,
++		0x034, 0x0008308E,
++		0x034, 0x0008208B,
++		0x034, 0x00081088,
++		0x034, 0x00080085,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008AFF7,
++		0x034, 0x00089FF5,
++		0x034, 0x00088FF2,
++		0x034, 0x00087FEF,
++		0x034, 0x00086FEC,
++		0x034, 0x00085FE9,
++		0x034, 0x00084EAA,
++		0x034, 0x00083EA7,
++		0x034, 0x00082C70,
++		0x034, 0x00081C6D,
++		0x034, 0x00080C6A,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AB,
++		0x034, 0x00088389,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008A794,
++		0x034, 0x00089791,
++		0x034, 0x0008878E,
++		0x034, 0x0008778B,
++		0x034, 0x0008658D,
++		0x034, 0x0008558A,
++		0x034, 0x0008448D,
++		0x034, 0x0008348A,
++		0x034, 0x0008244C,
++		0x034, 0x00081449,
++		0x034, 0x0008042B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000040,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0xA0000000,	0x00000000,
++		0x035, 0x00000484,
++		0x035, 0x00008484,
++		0x035, 0x00010484,
++		0x035, 0x00020584,
++		0x035, 0x00028584,
++		0x035, 0x00030584,
++		0x035, 0x00040584,
++		0x035, 0x00048584,
++		0x035, 0x00050584,
++		0x035, 0x000805FB,
++		0x035, 0x000885FB,
++		0x035, 0x000905FB,
++		0x035, 0x000A05FB,
++		0x035, 0x000A85FB,
++		0x035, 0x000B05FB,
++		0x035, 0x000C05FB,
++		0x035, 0x000C85FB,
++		0x035, 0x000D05FB,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000010,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000473,
++		0x036, 0x00008473,
++		0x036, 0x00010473,
++		0x036, 0x00020473,
++		0x036, 0x00028473,
++		0x036, 0x00030473,
++		0x036, 0x00040473,
++		0x036, 0x00048473,
++		0x036, 0x00050473,
++		0x036, 0x00080473,
++		0x036, 0x00088473,
++		0x036, 0x00090473,
++		0x036, 0x000A0473,
++		0x036, 0x000A8473,
++		0x036, 0x000B0473,
++		0x036, 0x000C0473,
++		0x036, 0x000C8473,
++		0x036, 0x000D0473,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0xA0000000,	0x00000000,
++		0x036, 0x00000474,
++		0x036, 0x00008474,
++		0x036, 0x00010474,
++		0x036, 0x00020474,
++		0x036, 0x00028474,
++		0x036, 0x00030474,
++		0x036, 0x00040474,
++		0x036, 0x00048474,
++		0x036, 0x00050474,
++		0x036, 0x00080474,
++		0x036, 0x00088474,
++		0x036, 0x00090474,
++		0x036, 0x000A0474,
++		0x036, 0x000A8474,
++		0x036, 0x000B0474,
++		0x036, 0x000C0474,
++		0x036, 0x000C8474,
++		0x036, 0x000D0474,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x0EF, 0x00000004,
++		0x037, 0x00000000,
++		0x038, 0x0000514E,
++		0x037, 0x00004000,
++		0x038, 0x0000514E,
++		0x037, 0x00008000,
++		0x038, 0x0000514E,
++		0x037, 0x00010000,
++		0x038, 0x0000514E,
++		0x037, 0x00014000,
++		0x038, 0x0000514E,
++		0x037, 0x00018000,
++		0x038, 0x0000514E,
++		0x037, 0x0001C000,
++		0x038, 0x0000514E,
++		0x037, 0x00020000,
++		0x038, 0x0000514E,
++		0x037, 0x00024000,
++		0x038, 0x0000514E,
++		0x037, 0x00028000,
++		0x038, 0x0000514E,
++		0x037, 0x0002C000,
++		0x038, 0x0000714E,
++		0x037, 0x00030000,
++		0x038, 0x0000514E,
++		0x037, 0x00034000,
++		0x038, 0x0000514E,
++		0x037, 0x00038000,
++		0x038, 0x0000514E,
++		0x037, 0x0003C000,
++		0x038, 0x0000514E,
++		0x037, 0x00040000,
++		0x038, 0x0000514E,
++		0x037, 0x00044000,
++		0x038, 0x0000514E,
++		0x037, 0x00048000,
++		0x038, 0x0000514E,
++		0x037, 0x00080000,
++		0x038, 0x00005ECE,
++		0x037, 0x00084000,
++		0x038, 0x00005ECE,
++		0x037, 0x00088000,
++		0x038, 0x00005ECE,
++		0x037, 0x00090000,
++		0x038, 0x00005ECE,
++		0x037, 0x00094000,
++		0x038, 0x00005ECE,
++		0x037, 0x00098000,
++		0x038, 0x00005ECE,
++		0x037, 0x0009C000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000AC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000BC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C8000,
++		0x038, 0x00005ECE,
++		0x0EF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000008,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000007D,
++		0x03C, 0x0000047D,
++		0x03C, 0x0000087D,
++		0x03C, 0x0000107D,
++		0x03C, 0x0000147D,
++		0x03C, 0x0000187D,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000541,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001541,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002541,
++		0x03C, 0x00002821,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027D,
++		0x03C, 0x00000546,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127D,
++		0x03C, 0x00001546,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227D,
++		0x03C, 0x00002546,
++		0x03C, 0x00002821,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000037E,
++		0x03C, 0x00000575,
++		0x03C, 0x00000971,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001575,
++		0x03C, 0x00001871,
++		0x03C, 0x0000217E,
++		0x03C, 0x00002575,
++		0x03C, 0x00002871,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x061, 0x000C0D47,
++		0x062, 0x0000133C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0xA0000000,	0x00000000,
++		0x063, 0x0007D0E7,
++	0xB0000000,	0x00000000,
++		0x064, 0x00014FEC,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0xA0000000,	0x00000000,
++		0x065, 0x000923FF,
++	0xB0000000,	0x00000000,
++		0x066, 0x00000040,
++		0x057, 0x00050000,
++		0x056, 0x00051DF0,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x055, 0x00082060,
++	0xB0000000,	0x00000000,
++};
++
++RTW_DECL_TABLE_RF_RADIO(rtw8814a_rf_c, C);
diff --git a/package/kernel/mac80211/patches/rtl/087-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-2-2.patch b/package/kernel/mac80211/patches/rtl/087-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-2-2.patch
new file mode 100644
index 0000000000..56402a4ad3
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/087-v6.15-wifi-rtw88-Add-rtw8814a_table.c-part-2-2.patch
@@ -0,0 +1,11450 @@
+From e38246889cc9f8497c8d7413b73856ae1634322d Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:24:02 +0200
+Subject: [PATCH] wifi: rtw88: Add rtw8814a_table.c (part 2/2)
+
+This contains various tables for initialising the RTL8814A, plus TX
+power limits.
+
+Also add rtw8814a_table.h.
+
+Split into two patches because they are big.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/4c48e35e-1b04-42ed-940e-0e931693def6@gmail.com
+---
+ .../wireless/realtek/rtw88/rtw8814a_table.c   | 11379 ++++++++++++++++
+ .../wireless/realtek/rtw88/rtw8814a_table.h   |    40 +
+ 2 files changed, 11419 insertions(+)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814a_table.h
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8814a_table.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a_table.c
+@@ -12549,3 +12549,11382 @@ static const u32 rtw8814a_rf_c[] = {
+ };
+ 
+ RTW_DECL_TABLE_RF_RADIO(rtw8814a_rf_c, C);
++
++static const u32 rtw8814a_rf_d[] = {
++		0x018, 0x00013124,
++		0x040, 0x00000C00,
++		0x058, 0x00000F98,
++		0x07F, 0x00068004,
++		0x018, 0x00000006,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x086, 0x000E335A,
++		0x087, 0x00079F80,
++	0xA0000000,	0x00000000,
++		0x086, 0x000E4B58,
++		0x087, 0x00049F80,
++	0xB0000000,	0x00000000,
++		0x0DF, 0x00000008,
++		0x0EF, 0x00002000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F09B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F09B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0003F19B,
++		0x03B, 0x00037A5B,
++		0x03B, 0x0002A433,
++		0x03B, 0x00027BD3,
++		0x03B, 0x0001F80B,
++		0x03B, 0x00017803,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0003F258,
++		0x03B, 0x00030A58,
++		0x03B, 0x0002FA58,
++		0x03B, 0x00022590,
++		0x03B, 0x0001FA50,
++		0x03B, 0x00010248,
++		0x03B, 0x00008240,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000100,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000ADF6,
++		0x034, 0x00009DF3,
++		0x034, 0x00008DF0,
++		0x034, 0x00007DED,
++		0x034, 0x00006DEA,
++		0x034, 0x00005CED,
++		0x034, 0x00004CEA,
++		0x034, 0x000034EA,
++		0x034, 0x000024E7,
++		0x034, 0x0000146A,
++		0x034, 0x0000006B,
++	0xB0000000,	0x00000000,
++	0x80000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A0D0,
++		0x034, 0x000090CD,
++		0x034, 0x000080CA,
++		0x034, 0x0000704D,
++		0x034, 0x0000604A,
++		0x034, 0x00005047,
++		0x034, 0x0000400A,
++		0x034, 0x00003007,
++		0x034, 0x00002004,
++		0x034, 0x00001001,
++		0x034, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008ADF6,
++		0x034, 0x00089DF3,
++		0x034, 0x00088DF0,
++		0x034, 0x00087DED,
++		0x034, 0x00086DEA,
++		0x034, 0x00085CED,
++		0x034, 0x00084CEA,
++		0x034, 0x000834EA,
++		0x034, 0x000824E7,
++		0x034, 0x0008146A,
++		0x034, 0x0008006B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x000020A2,
++		0x0DF, 0x00000080,
++		0x035, 0x00000192,
++		0x035, 0x00008192,
++		0x035, 0x00010192,
++		0x036, 0x00000024,
++		0x036, 0x00008024,
++		0x036, 0x00010024,
++		0x036, 0x00018024,
++		0x0EF, 0x00000000,
++		0x051, 0x00000C21,
++		0x052, 0x000006D9,
++		0x053, 0x000FC649,
++		0x054, 0x0000017E,
++		0x018, 0x0001012A,
++		0x081, 0x0007FC00,
++		0x089, 0x00050110,
++		0x08A, 0x00043E50,
++		0x08B, 0x0002E180,
++		0x08C, 0x00093C3C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xA0000000,	0x00000000,
++		0x085, 0x000F8000,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xA0000000,	0x00000000,
++		0x08D, 0x000FFFF0,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00001000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00038023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00048000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00040000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00088000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00048000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00030023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00028623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00021633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0001C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00010293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00009593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x00000F8B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0000078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00078023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00044000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00024000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00070023,
++		0x03C, 0x00048000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00068623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00061633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0005C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00050293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00049593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x00040F8B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0004078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xA0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B8023,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00004000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00004000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00060000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00024000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00004000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000B0023,
++	0x80000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x00020000,
++	0xB0000000,	0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A8623,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x000A1633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x0009C633,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00090293,
++		0x03C, 0x00000000,
++		0x03A, 0x0000013C,
++		0x03B, 0x00089593,
++		0x03C, 0x00000000,
++		0x03A, 0x00000148,
++	0x80000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03B, 0x0008138B,
++	0xA0000000,	0x00000000,
++		0x03B, 0x0008078B,
++	0xB0000000,	0x00000000,
++		0x03C, 0x00000000,
++		0x0EF, 0x00000000,
++		0x0EF, 0x00000800,
++		0x03B, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001003,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001803,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000803,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00000803,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00040000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001002,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000001,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000802,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001803,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001000,
++	0xB0000000,	0x00000000,
++		0x03B, 0x00080000,
++	0x80000007,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001802,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00001000,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x03A, 0x00000802,
++	0xA0000000,	0x00000000,
++		0x03A, 0x00001002,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000006,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x00013124,
++		0x0EF, 0x00000100,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3EB,
++		0x034, 0x0004938B,
++		0x034, 0x000481AC,
++		0x034, 0x000471A9,
++		0x034, 0x000460AC,
++		0x034, 0x000450A9,
++		0x034, 0x0004402E,
++		0x034, 0x0004302B,
++		0x034, 0x00042028,
++		0x034, 0x0004100B,
++		0x034, 0x00040008,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3F4,
++		0x034, 0x000493D2,
++		0x034, 0x000482D1,
++		0x034, 0x000471F1,
++		0x034, 0x000461EE,
++		0x034, 0x000451EB,
++		0x034, 0x000441E8,
++		0x034, 0x0004314B,
++		0x034, 0x00042148,
++		0x034, 0x0004104B,
++		0x034, 0x00040048,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004AFF7,
++		0x034, 0x00049FF6,
++		0x034, 0x00048FF3,
++		0x034, 0x00047FF0,
++		0x034, 0x00046FED,
++		0x034, 0x00045FEA,
++		0x034, 0x00044FE7,
++		0x034, 0x00043CB1,
++		0x034, 0x00042CAE,
++		0x034, 0x00041CAB,
++		0x034, 0x00040CA8,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0004A3AD,
++		0x034, 0x0004938A,
++		0x034, 0x0004818C,
++		0x034, 0x00047189,
++		0x034, 0x0004606D,
++		0x034, 0x0004506A,
++		0x034, 0x0004402C,
++		0x034, 0x00043029,
++		0x034, 0x00042026,
++		0x034, 0x00041009,
++		0x034, 0x00040006,
++	0xA0000000,	0x00000000,
++		0x034, 0x0004AFF4,
++		0x034, 0x00049FF1,
++		0x034, 0x00048FEE,
++		0x034, 0x00047FEB,
++		0x034, 0x00046FE8,
++		0x034, 0x00045DEA,
++		0x034, 0x00044CED,
++		0x034, 0x00043CEA,
++		0x034, 0x00042C6C,
++		0x034, 0x00041C69,
++		0x034, 0x00040C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3EE,
++		0x034, 0x000293EB,
++		0x034, 0x0002838B,
++		0x034, 0x000271AC,
++		0x034, 0x000261A9,
++		0x034, 0x000250AC,
++		0x034, 0x000240A9,
++		0x034, 0x000230A6,
++		0x034, 0x0002202C,
++		0x034, 0x00021029,
++		0x034, 0x00020026,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3F5,
++		0x034, 0x000293D2,
++		0x034, 0x000283CE,
++		0x034, 0x00027290,
++		0x034, 0x0002628D,
++		0x034, 0x0002528A,
++		0x034, 0x00024287,
++		0x034, 0x0002308D,
++		0x034, 0x0002208A,
++		0x034, 0x00021087,
++		0x034, 0x00020048,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002AFF7,
++		0x034, 0x00029FF6,
++		0x034, 0x00028FF3,
++		0x034, 0x00027FF0,
++		0x034, 0x00026FED,
++		0x034, 0x00025FEA,
++		0x034, 0x00024FE7,
++		0x034, 0x00023DEA,
++		0x034, 0x00022DE7,
++		0x034, 0x00021DE4,
++		0x034, 0x00020D48,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0002A3AD,
++		0x034, 0x0002938A,
++		0x034, 0x0002818C,
++		0x034, 0x00027189,
++		0x034, 0x0002606D,
++		0x034, 0x0002504C,
++		0x034, 0x0002402C,
++		0x034, 0x00023029,
++		0x034, 0x00022026,
++		0x034, 0x00021023,
++		0x034, 0x00020006,
++	0xA0000000,	0x00000000,
++		0x034, 0x0002AFF4,
++		0x034, 0x00029FF1,
++		0x034, 0x00028FEE,
++		0x034, 0x00027FEB,
++		0x034, 0x00026FE8,
++		0x034, 0x00025DEA,
++		0x034, 0x00024CED,
++		0x034, 0x00023CEA,
++		0x034, 0x00022C6C,
++		0x034, 0x00021C69,
++		0x034, 0x00020C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EF,
++		0x034, 0x000093EC,
++		0x034, 0x0000838C,
++		0x034, 0x000071AD,
++		0x034, 0x000061AA,
++		0x034, 0x000050AD,
++		0x034, 0x000040AA,
++		0x034, 0x0000306A,
++		0x034, 0x0000202D,
++		0x034, 0x0000102A,
++		0x034, 0x00000027,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3F1,
++		0x034, 0x000092B1,
++		0x034, 0x000081CF,
++		0x034, 0x00007170,
++		0x034, 0x0000616D,
++		0x034, 0x0000516A,
++		0x034, 0x00004167,
++		0x034, 0x0000302F,
++		0x034, 0x0000202C,
++		0x034, 0x00001029,
++		0x034, 0x00000026,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000AFF7,
++		0x034, 0x00009FF6,
++		0x034, 0x00008FF3,
++		0x034, 0x00007FF0,
++		0x034, 0x00006FED,
++		0x034, 0x00005FEA,
++		0x034, 0x00004FE7,
++		0x034, 0x00003EC7,
++		0x034, 0x00002EC4,
++		0x034, 0x00001D4B,
++		0x034, 0x00000D48,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0000A3EE,
++		0x034, 0x000093AC,
++		0x034, 0x0000838A,
++		0x034, 0x0000718C,
++		0x034, 0x00006189,
++		0x034, 0x0000506D,
++		0x034, 0x0000406A,
++		0x034, 0x0000302C,
++		0x034, 0x00002029,
++		0x034, 0x00001026,
++		0x034, 0x00000023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0000AFF4,
++		0x034, 0x00009FF1,
++		0x034, 0x00008FEE,
++		0x034, 0x00007FEB,
++		0x034, 0x00006FE8,
++		0x034, 0x00005DEA,
++		0x034, 0x00004CED,
++		0x034, 0x00003CEA,
++		0x034, 0x00002C6C,
++		0x034, 0x00001C69,
++		0x034, 0x00000C2B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3EB,
++		0x034, 0x000C938B,
++		0x034, 0x000C81AC,
++		0x034, 0x000C71A9,
++		0x034, 0x000C60AC,
++		0x034, 0x000C50A9,
++		0x034, 0x000C402E,
++		0x034, 0x000C302B,
++		0x034, 0x000C2028,
++		0x034, 0x000C100B,
++		0x034, 0x000C0008,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3F4,
++		0x034, 0x000C93D2,
++		0x034, 0x000C82D1,
++		0x034, 0x000C71F1,
++		0x034, 0x000C61EE,
++		0x034, 0x000C51EB,
++		0x034, 0x000C41E8,
++		0x034, 0x000C314B,
++		0x034, 0x000C2148,
++		0x034, 0x000C104B,
++		0x034, 0x000C0048,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CAFF7,
++		0x034, 0x000C9FF6,
++		0x034, 0x000C8FF3,
++		0x034, 0x000C7FF0,
++		0x034, 0x000C6FED,
++		0x034, 0x000C5FEA,
++		0x034, 0x000C4FE7,
++		0x034, 0x000C3CB1,
++		0x034, 0x000C2CAE,
++		0x034, 0x000C1CAB,
++		0x034, 0x000C0CA8,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000CA3AD,
++		0x034, 0x000C938A,
++		0x034, 0x000C818C,
++		0x034, 0x000C7189,
++		0x034, 0x000C606D,
++		0x034, 0x000C506A,
++		0x034, 0x000C402C,
++		0x034, 0x000C3029,
++		0x034, 0x000C2026,
++		0x034, 0x000C1009,
++		0x034, 0x000C0006,
++	0xA0000000,	0x00000000,
++		0x034, 0x000CA794,
++		0x034, 0x000C9791,
++		0x034, 0x000C878E,
++		0x034, 0x000C778B,
++		0x034, 0x000C658D,
++		0x034, 0x000C558A,
++		0x034, 0x000C448D,
++		0x034, 0x000C348A,
++		0x034, 0x000C244C,
++		0x034, 0x000C1449,
++		0x034, 0x000C042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3EE,
++		0x034, 0x000A93EB,
++		0x034, 0x000A838B,
++		0x034, 0x000A71AC,
++		0x034, 0x000A61A9,
++		0x034, 0x000A50AC,
++		0x034, 0x000A40A9,
++		0x034, 0x000A30A6,
++		0x034, 0x000A202C,
++		0x034, 0x000A1029,
++		0x034, 0x000A0026,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3F5,
++		0x034, 0x000A93D2,
++		0x034, 0x000A83CE,
++		0x034, 0x000A7290,
++		0x034, 0x000A628D,
++		0x034, 0x000A528A,
++		0x034, 0x000A4287,
++		0x034, 0x000A308D,
++		0x034, 0x000A208A,
++		0x034, 0x000A1087,
++		0x034, 0x000A0048,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AAFF7,
++		0x034, 0x000A9FF6,
++		0x034, 0x000A8FF3,
++		0x034, 0x000A7FF0,
++		0x034, 0x000A6FED,
++		0x034, 0x000A5FEA,
++		0x034, 0x000A4FE7,
++		0x034, 0x000A3DEA,
++		0x034, 0x000A2DE7,
++		0x034, 0x000A1DE4,
++		0x034, 0x000A0D48,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x000AA3AD,
++		0x034, 0x000A938A,
++		0x034, 0x000A818C,
++		0x034, 0x000A7189,
++		0x034, 0x000A606D,
++		0x034, 0x000A504C,
++		0x034, 0x000A402C,
++		0x034, 0x000A3029,
++		0x034, 0x000A2026,
++		0x034, 0x000A1023,
++		0x034, 0x000A0006,
++	0xA0000000,	0x00000000,
++		0x034, 0x000AA794,
++		0x034, 0x000A9791,
++		0x034, 0x000A878E,
++		0x034, 0x000A778B,
++		0x034, 0x000A658D,
++		0x034, 0x000A558A,
++		0x034, 0x000A448D,
++		0x034, 0x000A348A,
++		0x034, 0x000A244C,
++		0x034, 0x000A1449,
++		0x034, 0x000A042B,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EF,
++		0x034, 0x000893EC,
++		0x034, 0x0008838C,
++		0x034, 0x000871AD,
++		0x034, 0x000861AA,
++		0x034, 0x000850AD,
++		0x034, 0x000840AA,
++		0x034, 0x0008306A,
++		0x034, 0x0008202D,
++		0x034, 0x0008102A,
++		0x034, 0x00080027,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3F1,
++		0x034, 0x000892B1,
++		0x034, 0x000881CF,
++		0x034, 0x00087170,
++		0x034, 0x0008616D,
++		0x034, 0x0008516A,
++		0x034, 0x00084167,
++		0x034, 0x0008302F,
++		0x034, 0x0008202C,
++		0x034, 0x00081029,
++		0x034, 0x00080026,
++	0x90000009,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008AFF7,
++		0x034, 0x00089FF6,
++		0x034, 0x00088FF3,
++		0x034, 0x00087FF0,
++		0x034, 0x00086FED,
++		0x034, 0x00085FEA,
++		0x034, 0x00084FE7,
++		0x034, 0x00083EC7,
++		0x034, 0x00082EC4,
++		0x034, 0x00081D4B,
++		0x034, 0x00080D48,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x034, 0x0008A3EE,
++		0x034, 0x000893AC,
++		0x034, 0x0008838A,
++		0x034, 0x0008718C,
++		0x034, 0x00086189,
++		0x034, 0x0008506D,
++		0x034, 0x0008406A,
++		0x034, 0x0008302C,
++		0x034, 0x00082029,
++		0x034, 0x00081026,
++		0x034, 0x00080023,
++	0xA0000000,	0x00000000,
++		0x034, 0x0008A794,
++		0x034, 0x00089791,
++		0x034, 0x0008878E,
++		0x034, 0x0008778B,
++		0x034, 0x0008658D,
++		0x034, 0x0008558A,
++		0x034, 0x0008448D,
++		0x034, 0x0008348A,
++		0x034, 0x0008244C,
++		0x034, 0x00081449,
++		0x034, 0x0008042B,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000040,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x035, 0x000006CC,
++		0x035, 0x000086CC,
++		0x035, 0x000106CC,
++		0x035, 0x000206CC,
++		0x035, 0x000286CC,
++		0x035, 0x000306CC,
++		0x035, 0x000406CC,
++		0x035, 0x000486CC,
++		0x035, 0x000506CC,
++		0x035, 0x000806CC,
++		0x035, 0x000886CC,
++		0x035, 0x000906CC,
++		0x035, 0x000A06CC,
++		0x035, 0x000A86CC,
++		0x035, 0x000B06CC,
++		0x035, 0x000C06CC,
++		0x035, 0x000C86CC,
++		0x035, 0x000D06CC,
++	0xA0000000,	0x00000000,
++		0x035, 0x00000484,
++		0x035, 0x00008484,
++		0x035, 0x00010484,
++		0x035, 0x00020584,
++		0x035, 0x00028584,
++		0x035, 0x00030584,
++		0x035, 0x00040584,
++		0x035, 0x00048584,
++		0x035, 0x00050584,
++		0x035, 0x000805FB,
++		0x035, 0x000885FB,
++		0x035, 0x000905FB,
++		0x035, 0x000A05FB,
++		0x035, 0x000A85FB,
++		0x035, 0x000B05FB,
++		0x035, 0x000C05FB,
++		0x035, 0x000C85FB,
++		0x035, 0x000D05FB,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x0DF, 0x00000001,
++	0xA0000000,	0x00000000,
++		0x0DF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x018, 0x0001712A,
++		0x0EF, 0x00000010,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000473,
++		0x036, 0x00008473,
++		0x036, 0x00010473,
++		0x036, 0x00020473,
++		0x036, 0x00028473,
++		0x036, 0x00030473,
++		0x036, 0x00040473,
++		0x036, 0x00048473,
++		0x036, 0x00050473,
++		0x036, 0x00080473,
++		0x036, 0x00088473,
++		0x036, 0x00090473,
++		0x036, 0x000A0473,
++		0x036, 0x000A8473,
++		0x036, 0x000B0473,
++		0x036, 0x000C0473,
++		0x036, 0x000C8473,
++		0x036, 0x000D0473,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x036, 0x00000475,
++		0x036, 0x00008475,
++		0x036, 0x00010475,
++		0x036, 0x00020475,
++		0x036, 0x00028475,
++		0x036, 0x00030475,
++		0x036, 0x00040475,
++		0x036, 0x00048475,
++		0x036, 0x00050475,
++		0x036, 0x00080475,
++		0x036, 0x00088475,
++		0x036, 0x00090475,
++		0x036, 0x000A0475,
++		0x036, 0x000A8475,
++		0x036, 0x000B0475,
++		0x036, 0x000C0475,
++		0x036, 0x000C8475,
++		0x036, 0x000D0475,
++	0xA0000000,	0x00000000,
++		0x036, 0x00000474,
++		0x036, 0x00008474,
++		0x036, 0x00010474,
++		0x036, 0x00020474,
++		0x036, 0x00028474,
++		0x036, 0x00030474,
++		0x036, 0x00040474,
++		0x036, 0x00048474,
++		0x036, 0x00050474,
++		0x036, 0x00080474,
++		0x036, 0x00088474,
++		0x036, 0x00090474,
++		0x036, 0x000A0474,
++		0x036, 0x000A8474,
++		0x036, 0x000B0474,
++		0x036, 0x000C0474,
++		0x036, 0x000C8474,
++		0x036, 0x000D0474,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x0EF, 0x00000004,
++		0x037, 0x00000000,
++		0x038, 0x0000514E,
++		0x037, 0x00004000,
++		0x038, 0x0000514E,
++		0x037, 0x00008000,
++		0x038, 0x0000514E,
++		0x037, 0x00010000,
++		0x038, 0x0000514E,
++		0x037, 0x00014000,
++		0x038, 0x0000514E,
++		0x037, 0x00018000,
++		0x038, 0x0000514E,
++		0x037, 0x0001C000,
++		0x038, 0x0000514E,
++		0x037, 0x00020000,
++		0x038, 0x0000514E,
++		0x037, 0x00024000,
++		0x038, 0x0000514E,
++		0x037, 0x00028000,
++		0x038, 0x0000514E,
++		0x037, 0x0002C000,
++		0x038, 0x0000714E,
++		0x037, 0x00030000,
++		0x038, 0x0000514E,
++		0x037, 0x00034000,
++		0x038, 0x0000514E,
++		0x037, 0x00038000,
++		0x038, 0x0000514E,
++		0x037, 0x0003C000,
++		0x038, 0x0000514E,
++		0x037, 0x00040000,
++		0x038, 0x0000514E,
++		0x037, 0x00044000,
++		0x038, 0x0000514E,
++		0x037, 0x00048000,
++		0x038, 0x0000514E,
++		0x037, 0x00080000,
++		0x038, 0x00005ECE,
++		0x037, 0x00084000,
++		0x038, 0x00005ECE,
++		0x037, 0x00088000,
++		0x038, 0x00005ECE,
++		0x037, 0x00090000,
++		0x038, 0x00005ECE,
++		0x037, 0x00094000,
++		0x038, 0x00005ECE,
++		0x037, 0x00098000,
++		0x038, 0x00005ECE,
++		0x037, 0x0009C000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000A8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000AC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000B8000,
++		0x038, 0x00005ECE,
++		0x037, 0x000BC000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C0000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C4000,
++		0x038, 0x00005ECE,
++		0x037, 0x000C8000,
++		0x038, 0x00005ECE,
++		0x0EF, 0x00000000,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000008,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000007D,
++		0x03C, 0x0000047D,
++		0x03C, 0x0000087D,
++		0x03C, 0x0000107D,
++		0x03C, 0x0000147D,
++		0x03C, 0x0000187D,
++	0xB0000000,	0x00000000,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x00000275,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x00001275,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x00002275,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x03C, 0x0000027F,
++		0x03C, 0x00000542,
++		0x03C, 0x00000821,
++		0x03C, 0x0000127F,
++		0x03C, 0x00001542,
++		0x03C, 0x00001821,
++		0x03C, 0x0000227F,
++		0x03C, 0x00002542,
++		0x03C, 0x00002821,
++	0xA0000000,	0x00000000,
++		0x03C, 0x0000037E,
++		0x03C, 0x00000575,
++		0x03C, 0x00000971,
++		0x03C, 0x0000127E,
++		0x03C, 0x00001575,
++		0x03C, 0x00001871,
++		0x03C, 0x0000217E,
++		0x03C, 0x00002575,
++		0x03C, 0x00002871,
++	0xB0000000,	0x00000000,
++		0x0EF, 0x00000000,
++		0x061, 0x000C0D47,
++		0x062, 0x0000133C,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x063, 0x000750E7,
++	0xA0000000,	0x00000000,
++		0x063, 0x0007D0E7,
++	0xB0000000,	0x00000000,
++		0x064, 0x00014FEC,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++		0x065, 0x000920D0,
++	0xA0000000,	0x00000000,
++		0x065, 0x000923FF,
++	0xB0000000,	0x00000000,
++		0x066, 0x00000040,
++		0x057, 0x00050000,
++		0x056, 0x00051DF0,
++	0x80000001,	0x00000000,	0x40000000,	0x00000000,
++	0x90000002,	0x00000000,	0x40000000,	0x00000000,
++	0x90000003,	0x00000000,	0x40000000,	0x00000000,
++	0x90000004,	0x00000000,	0x40000000,	0x00000000,
++	0x90000005,	0x00000000,	0x40000000,	0x00000000,
++	0x90000008,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000a,	0x00000000,	0x40000000,	0x00000000,
++	0x9000000b,	0x00000000,	0x40000000,	0x00000000,
++	0xA0000000,	0x00000000,
++		0x055, 0x00082060,
++	0xB0000000,	0x00000000,
++};
++
++RTW_DECL_TABLE_RF_RADIO(rtw8814a_rf_d, D);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt[] = {
++	{ 0, 0, 0, 0, 1, 36, },
++	{ 2, 0, 0, 0, 1, 32, },
++	{ 1, 0, 0, 0, 1, 32, },
++	{ 0, 0, 0, 0, 2, 36, },
++	{ 2, 0, 0, 0, 2, 32, },
++	{ 1, 0, 0, 0, 2, 32, },
++	{ 0, 0, 0, 0, 3, 36, },
++	{ 2, 0, 0, 0, 3, 32, },
++	{ 1, 0, 0, 0, 3, 32, },
++	{ 0, 0, 0, 0, 4, 36, },
++	{ 2, 0, 0, 0, 4, 32, },
++	{ 1, 0, 0, 0, 4, 32, },
++	{ 0, 0, 0, 0, 5, 36, },
++	{ 2, 0, 0, 0, 5, 32, },
++	{ 1, 0, 0, 0, 5, 32, },
++	{ 0, 0, 0, 0, 6, 36, },
++	{ 2, 0, 0, 0, 6, 32, },
++	{ 1, 0, 0, 0, 6, 32, },
++	{ 0, 0, 0, 0, 7, 36, },
++	{ 2, 0, 0, 0, 7, 32, },
++	{ 1, 0, 0, 0, 7, 32, },
++	{ 0, 0, 0, 0, 8, 36, },
++	{ 2, 0, 0, 0, 8, 32, },
++	{ 1, 0, 0, 0, 8, 32, },
++	{ 0, 0, 0, 0, 9, 36, },
++	{ 2, 0, 0, 0, 9, 32, },
++	{ 1, 0, 0, 0, 9, 32, },
++	{ 0, 0, 0, 0, 10, 36, },
++	{ 2, 0, 0, 0, 10, 32, },
++	{ 1, 0, 0, 0, 10, 32, },
++	{ 0, 0, 0, 0, 11, 36, },
++	{ 2, 0, 0, 0, 11, 32, },
++	{ 1, 0, 0, 0, 11, 32, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 32, },
++	{ 1, 0, 0, 0, 12, 32, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 32, },
++	{ 1, 0, 0, 0, 13, 32, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 32, },
++	{ 0, 0, 0, 1, 1, 34, },
++	{ 2, 0, 0, 1, 1, 32, },
++	{ 1, 0, 0, 1, 1, 32, },
++	{ 0, 0, 0, 1, 2, 36, },
++	{ 2, 0, 0, 1, 2, 32, },
++	{ 1, 0, 0, 1, 2, 32, },
++	{ 0, 0, 0, 1, 3, 36, },
++	{ 2, 0, 0, 1, 3, 32, },
++	{ 1, 0, 0, 1, 3, 32, },
++	{ 0, 0, 0, 1, 4, 36, },
++	{ 2, 0, 0, 1, 4, 32, },
++	{ 1, 0, 0, 1, 4, 32, },
++	{ 0, 0, 0, 1, 5, 36, },
++	{ 2, 0, 0, 1, 5, 32, },
++	{ 1, 0, 0, 1, 5, 32, },
++	{ 0, 0, 0, 1, 6, 36, },
++	{ 2, 0, 0, 1, 6, 32, },
++	{ 1, 0, 0, 1, 6, 32, },
++	{ 0, 0, 0, 1, 7, 36, },
++	{ 2, 0, 0, 1, 7, 32, },
++	{ 1, 0, 0, 1, 7, 32, },
++	{ 0, 0, 0, 1, 8, 36, },
++	{ 2, 0, 0, 1, 8, 32, },
++	{ 1, 0, 0, 1, 8, 32, },
++	{ 0, 0, 0, 1, 9, 36, },
++	{ 2, 0, 0, 1, 9, 32, },
++	{ 1, 0, 0, 1, 9, 32, },
++	{ 0, 0, 0, 1, 10, 36, },
++	{ 2, 0, 0, 1, 10, 32, },
++	{ 1, 0, 0, 1, 10, 32, },
++	{ 0, 0, 0, 1, 11, 32, },
++	{ 2, 0, 0, 1, 11, 32, },
++	{ 1, 0, 0, 1, 11, 32, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 32, },
++	{ 1, 0, 0, 1, 12, 32, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 32, },
++	{ 1, 0, 0, 1, 13, 32, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 34, },
++	{ 2, 0, 0, 2, 1, 32, },
++	{ 1, 0, 0, 2, 1, 32, },
++	{ 0, 0, 0, 2, 2, 36, },
++	{ 2, 0, 0, 2, 2, 32, },
++	{ 1, 0, 0, 2, 2, 32, },
++	{ 0, 0, 0, 2, 3, 36, },
++	{ 2, 0, 0, 2, 3, 32, },
++	{ 1, 0, 0, 2, 3, 32, },
++	{ 0, 0, 0, 2, 4, 36, },
++	{ 2, 0, 0, 2, 4, 32, },
++	{ 1, 0, 0, 2, 4, 32, },
++	{ 0, 0, 0, 2, 5, 36, },
++	{ 2, 0, 0, 2, 5, 32, },
++	{ 1, 0, 0, 2, 5, 32, },
++	{ 0, 0, 0, 2, 6, 36, },
++	{ 2, 0, 0, 2, 6, 32, },
++	{ 1, 0, 0, 2, 6, 32, },
++	{ 0, 0, 0, 2, 7, 36, },
++	{ 2, 0, 0, 2, 7, 32, },
++	{ 1, 0, 0, 2, 7, 32, },
++	{ 0, 0, 0, 2, 8, 36, },
++	{ 2, 0, 0, 2, 8, 32, },
++	{ 1, 0, 0, 2, 8, 32, },
++	{ 0, 0, 0, 2, 9, 36, },
++	{ 2, 0, 0, 2, 9, 32, },
++	{ 1, 0, 0, 2, 9, 32, },
++	{ 0, 0, 0, 2, 10, 36, },
++	{ 2, 0, 0, 2, 10, 32, },
++	{ 1, 0, 0, 2, 10, 32, },
++	{ 0, 0, 0, 2, 11, 32, },
++	{ 2, 0, 0, 2, 11, 32, },
++	{ 1, 0, 0, 2, 11, 32, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 32, },
++	{ 1, 0, 0, 2, 12, 32, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 32, },
++	{ 1, 0, 0, 2, 13, 32, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 32, },
++	{ 2, 0, 0, 3, 1, 30, },
++	{ 1, 0, 0, 3, 1, 30, },
++	{ 0, 0, 0, 3, 2, 34, },
++	{ 2, 0, 0, 3, 2, 30, },
++	{ 1, 0, 0, 3, 2, 30, },
++	{ 0, 0, 0, 3, 3, 34, },
++	{ 2, 0, 0, 3, 3, 30, },
++	{ 1, 0, 0, 3, 3, 30, },
++	{ 0, 0, 0, 3, 4, 34, },
++	{ 2, 0, 0, 3, 4, 30, },
++	{ 1, 0, 0, 3, 4, 30, },
++	{ 0, 0, 0, 3, 5, 34, },
++	{ 2, 0, 0, 3, 5, 30, },
++	{ 1, 0, 0, 3, 5, 30, },
++	{ 0, 0, 0, 3, 6, 34, },
++	{ 2, 0, 0, 3, 6, 30, },
++	{ 1, 0, 0, 3, 6, 30, },
++	{ 0, 0, 0, 3, 7, 34, },
++	{ 2, 0, 0, 3, 7, 30, },
++	{ 1, 0, 0, 3, 7, 30, },
++	{ 0, 0, 0, 3, 8, 34, },
++	{ 2, 0, 0, 3, 8, 30, },
++	{ 1, 0, 0, 3, 8, 30, },
++	{ 0, 0, 0, 3, 9, 34, },
++	{ 2, 0, 0, 3, 9, 30, },
++	{ 1, 0, 0, 3, 9, 30, },
++	{ 0, 0, 0, 3, 10, 34, },
++	{ 2, 0, 0, 3, 10, 30, },
++	{ 1, 0, 0, 3, 10, 30, },
++	{ 0, 0, 0, 3, 11, 30, },
++	{ 2, 0, 0, 3, 11, 30, },
++	{ 1, 0, 0, 3, 11, 30, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 30, },
++	{ 1, 0, 0, 3, 12, 30, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 30, },
++	{ 1, 0, 0, 3, 13, 30, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 30, },
++	{ 2, 0, 0, 6, 1, 28, },
++	{ 1, 0, 0, 6, 1, 28, },
++	{ 0, 0, 0, 6, 2, 32, },
++	{ 2, 0, 0, 6, 2, 28, },
++	{ 1, 0, 0, 6, 2, 28, },
++	{ 0, 0, 0, 6, 3, 32, },
++	{ 2, 0, 0, 6, 3, 28, },
++	{ 1, 0, 0, 6, 3, 28, },
++	{ 0, 0, 0, 6, 4, 32, },
++	{ 2, 0, 0, 6, 4, 28, },
++	{ 1, 0, 0, 6, 4, 28, },
++	{ 0, 0, 0, 6, 5, 32, },
++	{ 2, 0, 0, 6, 5, 28, },
++	{ 1, 0, 0, 6, 5, 28, },
++	{ 0, 0, 0, 6, 6, 32, },
++	{ 2, 0, 0, 6, 6, 28, },
++	{ 1, 0, 0, 6, 6, 28, },
++	{ 0, 0, 0, 6, 7, 32, },
++	{ 2, 0, 0, 6, 7, 28, },
++	{ 1, 0, 0, 6, 7, 28, },
++	{ 0, 0, 0, 6, 8, 32, },
++	{ 2, 0, 0, 6, 8, 28, },
++	{ 1, 0, 0, 6, 8, 28, },
++	{ 0, 0, 0, 6, 9, 32, },
++	{ 2, 0, 0, 6, 9, 28, },
++	{ 1, 0, 0, 6, 9, 28, },
++	{ 0, 0, 0, 6, 10, 32, },
++	{ 2, 0, 0, 6, 10, 28, },
++	{ 1, 0, 0, 6, 10, 28, },
++	{ 0, 0, 0, 6, 11, 28, },
++	{ 2, 0, 0, 6, 11, 28, },
++	{ 1, 0, 0, 6, 11, 28, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 28, },
++	{ 1, 0, 0, 6, 12, 28, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 28, },
++	{ 1, 0, 0, 6, 13, 28, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 28, },
++	{ 2, 0, 0, 7, 1, 26, },
++	{ 1, 0, 0, 7, 1, 26, },
++	{ 0, 0, 0, 7, 2, 30, },
++	{ 2, 0, 0, 7, 2, 26, },
++	{ 1, 0, 0, 7, 2, 26, },
++	{ 0, 0, 0, 7, 3, 30, },
++	{ 2, 0, 0, 7, 3, 26, },
++	{ 1, 0, 0, 7, 3, 26, },
++	{ 0, 0, 0, 7, 4, 30, },
++	{ 2, 0, 0, 7, 4, 26, },
++	{ 1, 0, 0, 7, 4, 26, },
++	{ 0, 0, 0, 7, 5, 30, },
++	{ 2, 0, 0, 7, 5, 26, },
++	{ 1, 0, 0, 7, 5, 26, },
++	{ 0, 0, 0, 7, 6, 30, },
++	{ 2, 0, 0, 7, 6, 26, },
++	{ 1, 0, 0, 7, 6, 26, },
++	{ 0, 0, 0, 7, 7, 30, },
++	{ 2, 0, 0, 7, 7, 26, },
++	{ 1, 0, 0, 7, 7, 26, },
++	{ 0, 0, 0, 7, 8, 30, },
++	{ 2, 0, 0, 7, 8, 26, },
++	{ 1, 0, 0, 7, 8, 26, },
++	{ 0, 0, 0, 7, 9, 30, },
++	{ 2, 0, 0, 7, 9, 26, },
++	{ 1, 0, 0, 7, 9, 26, },
++	{ 0, 0, 0, 7, 10, 30, },
++	{ 2, 0, 0, 7, 10, 26, },
++	{ 1, 0, 0, 7, 10, 26, },
++	{ 0, 0, 0, 7, 11, 26, },
++	{ 2, 0, 0, 7, 11, 26, },
++	{ 1, 0, 0, 7, 11, 26, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 26, },
++	{ 1, 0, 0, 7, 12, 26, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 26, },
++	{ 1, 0, 0, 7, 13, 26, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 32, },
++	{ 2, 0, 1, 2, 3, 32, },
++	{ 1, 0, 1, 2, 3, 32, },
++	{ 0, 0, 1, 2, 4, 36, },
++	{ 2, 0, 1, 2, 4, 32, },
++	{ 1, 0, 1, 2, 4, 32, },
++	{ 0, 0, 1, 2, 5, 36, },
++	{ 2, 0, 1, 2, 5, 32, },
++	{ 1, 0, 1, 2, 5, 32, },
++	{ 0, 0, 1, 2, 6, 36, },
++	{ 2, 0, 1, 2, 6, 32, },
++	{ 1, 0, 1, 2, 6, 32, },
++	{ 0, 0, 1, 2, 7, 36, },
++	{ 2, 0, 1, 2, 7, 32, },
++	{ 1, 0, 1, 2, 7, 32, },
++	{ 0, 0, 1, 2, 8, 36, },
++	{ 2, 0, 1, 2, 8, 32, },
++	{ 1, 0, 1, 2, 8, 32, },
++	{ 0, 0, 1, 2, 9, 36, },
++	{ 2, 0, 1, 2, 9, 32, },
++	{ 1, 0, 1, 2, 9, 32, },
++	{ 0, 0, 1, 2, 10, 36, },
++	{ 2, 0, 1, 2, 10, 32, },
++	{ 1, 0, 1, 2, 10, 32, },
++	{ 0, 0, 1, 2, 11, 32, },
++	{ 2, 0, 1, 2, 11, 32, },
++	{ 1, 0, 1, 2, 11, 32, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 32, },
++	{ 1, 0, 1, 2, 12, 32, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 32, },
++	{ 1, 0, 1, 2, 13, 32, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 30, },
++	{ 2, 0, 1, 3, 3, 30, },
++	{ 1, 0, 1, 3, 3, 30, },
++	{ 0, 0, 1, 3, 4, 34, },
++	{ 2, 0, 1, 3, 4, 30, },
++	{ 1, 0, 1, 3, 4, 30, },
++	{ 0, 0, 1, 3, 5, 34, },
++	{ 2, 0, 1, 3, 5, 30, },
++	{ 1, 0, 1, 3, 5, 30, },
++	{ 0, 0, 1, 3, 6, 34, },
++	{ 2, 0, 1, 3, 6, 30, },
++	{ 1, 0, 1, 3, 6, 30, },
++	{ 0, 0, 1, 3, 7, 34, },
++	{ 2, 0, 1, 3, 7, 30, },
++	{ 1, 0, 1, 3, 7, 30, },
++	{ 0, 0, 1, 3, 8, 34, },
++	{ 2, 0, 1, 3, 8, 30, },
++	{ 1, 0, 1, 3, 8, 30, },
++	{ 0, 0, 1, 3, 9, 34, },
++	{ 2, 0, 1, 3, 9, 30, },
++	{ 1, 0, 1, 3, 9, 30, },
++	{ 0, 0, 1, 3, 10, 34, },
++	{ 2, 0, 1, 3, 10, 30, },
++	{ 1, 0, 1, 3, 10, 30, },
++	{ 0, 0, 1, 3, 11, 30, },
++	{ 2, 0, 1, 3, 11, 30, },
++	{ 1, 0, 1, 3, 11, 30, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 30, },
++	{ 1, 0, 1, 3, 12, 30, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 30, },
++	{ 1, 0, 1, 3, 13, 30, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 28, },
++	{ 2, 0, 1, 6, 3, 28, },
++	{ 1, 0, 1, 6, 3, 28, },
++	{ 0, 0, 1, 6, 4, 32, },
++	{ 2, 0, 1, 6, 4, 28, },
++	{ 1, 0, 1, 6, 4, 28, },
++	{ 0, 0, 1, 6, 5, 32, },
++	{ 2, 0, 1, 6, 5, 28, },
++	{ 1, 0, 1, 6, 5, 28, },
++	{ 0, 0, 1, 6, 6, 32, },
++	{ 2, 0, 1, 6, 6, 28, },
++	{ 1, 0, 1, 6, 6, 28, },
++	{ 0, 0, 1, 6, 7, 32, },
++	{ 2, 0, 1, 6, 7, 28, },
++	{ 1, 0, 1, 6, 7, 28, },
++	{ 0, 0, 1, 6, 8, 32, },
++	{ 2, 0, 1, 6, 8, 28, },
++	{ 1, 0, 1, 6, 8, 28, },
++	{ 0, 0, 1, 6, 9, 32, },
++	{ 2, 0, 1, 6, 9, 28, },
++	{ 1, 0, 1, 6, 9, 28, },
++	{ 0, 0, 1, 6, 10, 32, },
++	{ 2, 0, 1, 6, 10, 28, },
++	{ 1, 0, 1, 6, 10, 28, },
++	{ 0, 0, 1, 6, 11, 28, },
++	{ 2, 0, 1, 6, 11, 28, },
++	{ 1, 0, 1, 6, 11, 28, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 28, },
++	{ 1, 0, 1, 6, 12, 28, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 28, },
++	{ 1, 0, 1, 6, 13, 28, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 26, },
++	{ 2, 0, 1, 7, 3, 26, },
++	{ 1, 0, 1, 7, 3, 26, },
++	{ 0, 0, 1, 7, 4, 30, },
++	{ 2, 0, 1, 7, 4, 26, },
++	{ 1, 0, 1, 7, 4, 26, },
++	{ 0, 0, 1, 7, 5, 30, },
++	{ 2, 0, 1, 7, 5, 26, },
++	{ 1, 0, 1, 7, 5, 26, },
++	{ 0, 0, 1, 7, 6, 30, },
++	{ 2, 0, 1, 7, 6, 26, },
++	{ 1, 0, 1, 7, 6, 26, },
++	{ 0, 0, 1, 7, 7, 30, },
++	{ 2, 0, 1, 7, 7, 26, },
++	{ 1, 0, 1, 7, 7, 26, },
++	{ 0, 0, 1, 7, 8, 30, },
++	{ 2, 0, 1, 7, 8, 26, },
++	{ 1, 0, 1, 7, 8, 26, },
++	{ 0, 0, 1, 7, 9, 30, },
++	{ 2, 0, 1, 7, 9, 26, },
++	{ 1, 0, 1, 7, 9, 26, },
++	{ 0, 0, 1, 7, 10, 30, },
++	{ 2, 0, 1, 7, 10, 26, },
++	{ 1, 0, 1, 7, 10, 26, },
++	{ 0, 0, 1, 7, 11, 26, },
++	{ 2, 0, 1, 7, 11, 26, },
++	{ 1, 0, 1, 7, 11, 26, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 26, },
++	{ 1, 0, 1, 7, 12, 26, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 26, },
++	{ 1, 0, 1, 7, 13, 26, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 30, },
++	{ 2, 1, 0, 1, 36, 32, },
++	{ 1, 1, 0, 1, 36, 32, },
++	{ 0, 1, 0, 1, 40, 30, },
++	{ 2, 1, 0, 1, 40, 32, },
++	{ 1, 1, 0, 1, 40, 32, },
++	{ 0, 1, 0, 1, 44, 30, },
++	{ 2, 1, 0, 1, 44, 32, },
++	{ 1, 1, 0, 1, 44, 32, },
++	{ 0, 1, 0, 1, 48, 30, },
++	{ 2, 1, 0, 1, 48, 32, },
++	{ 1, 1, 0, 1, 48, 32, },
++	{ 0, 1, 0, 1, 52, 36, },
++	{ 2, 1, 0, 1, 52, 32, },
++	{ 1, 1, 0, 1, 52, 32, },
++	{ 0, 1, 0, 1, 56, 34, },
++	{ 2, 1, 0, 1, 56, 32, },
++	{ 1, 1, 0, 1, 56, 32, },
++	{ 0, 1, 0, 1, 60, 32, },
++	{ 2, 1, 0, 1, 60, 32, },
++	{ 1, 1, 0, 1, 60, 32, },
++	{ 0, 1, 0, 1, 64, 28, },
++	{ 2, 1, 0, 1, 64, 32, },
++	{ 1, 1, 0, 1, 64, 32, },
++	{ 0, 1, 0, 1, 100, 30, },
++	{ 2, 1, 0, 1, 100, 32, },
++	{ 1, 1, 0, 1, 100, 32, },
++	{ 0, 1, 0, 1, 104, 30, },
++	{ 2, 1, 0, 1, 104, 32, },
++	{ 1, 1, 0, 1, 104, 32, },
++	{ 0, 1, 0, 1, 108, 32, },
++	{ 2, 1, 0, 1, 108, 32, },
++	{ 1, 1, 0, 1, 108, 32, },
++	{ 0, 1, 0, 1, 112, 34, },
++	{ 2, 1, 0, 1, 112, 32, },
++	{ 1, 1, 0, 1, 112, 32, },
++	{ 0, 1, 0, 1, 116, 34, },
++	{ 2, 1, 0, 1, 116, 32, },
++	{ 1, 1, 0, 1, 116, 32, },
++	{ 0, 1, 0, 1, 120, 36, },
++	{ 2, 1, 0, 1, 120, 32, },
++	{ 1, 1, 0, 1, 120, 32, },
++	{ 0, 1, 0, 1, 124, 34, },
++	{ 2, 1, 0, 1, 124, 32, },
++	{ 1, 1, 0, 1, 124, 32, },
++	{ 0, 1, 0, 1, 128, 32, },
++	{ 2, 1, 0, 1, 128, 32, },
++	{ 1, 1, 0, 1, 128, 32, },
++	{ 0, 1, 0, 1, 132, 30, },
++	{ 2, 1, 0, 1, 132, 32, },
++	{ 1, 1, 0, 1, 132, 32, },
++	{ 0, 1, 0, 1, 136, 30, },
++	{ 2, 1, 0, 1, 136, 32, },
++	{ 1, 1, 0, 1, 136, 32, },
++	{ 0, 1, 0, 1, 140, 28, },
++	{ 2, 1, 0, 1, 140, 32, },
++	{ 1, 1, 0, 1, 140, 32, },
++	{ 0, 1, 0, 1, 149, 36, },
++	{ 2, 1, 0, 1, 149, 32, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 36, },
++	{ 2, 1, 0, 1, 153, 32, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 36, },
++	{ 2, 1, 0, 1, 157, 32, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 36, },
++	{ 2, 1, 0, 1, 161, 32, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 36, },
++	{ 2, 1, 0, 1, 165, 32, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 30, },
++	{ 2, 1, 0, 2, 36, 32, },
++	{ 1, 1, 0, 2, 36, 32, },
++	{ 0, 1, 0, 2, 40, 30, },
++	{ 2, 1, 0, 2, 40, 32, },
++	{ 1, 1, 0, 2, 40, 32, },
++	{ 0, 1, 0, 2, 44, 30, },
++	{ 2, 1, 0, 2, 44, 32, },
++	{ 1, 1, 0, 2, 44, 32, },
++	{ 0, 1, 0, 2, 48, 30, },
++	{ 2, 1, 0, 2, 48, 32, },
++	{ 1, 1, 0, 2, 48, 32, },
++	{ 0, 1, 0, 2, 52, 36, },
++	{ 2, 1, 0, 2, 52, 32, },
++	{ 1, 1, 0, 2, 52, 32, },
++	{ 0, 1, 0, 2, 56, 34, },
++	{ 2, 1, 0, 2, 56, 32, },
++	{ 1, 1, 0, 2, 56, 32, },
++	{ 0, 1, 0, 2, 60, 32, },
++	{ 2, 1, 0, 2, 60, 32, },
++	{ 1, 1, 0, 2, 60, 32, },
++	{ 0, 1, 0, 2, 64, 28, },
++	{ 2, 1, 0, 2, 64, 32, },
++	{ 1, 1, 0, 2, 64, 32, },
++	{ 0, 1, 0, 2, 100, 30, },
++	{ 2, 1, 0, 2, 100, 32, },
++	{ 1, 1, 0, 2, 100, 32, },
++	{ 0, 1, 0, 2, 104, 30, },
++	{ 2, 1, 0, 2, 104, 32, },
++	{ 1, 1, 0, 2, 104, 32, },
++	{ 0, 1, 0, 2, 108, 32, },
++	{ 2, 1, 0, 2, 108, 32, },
++	{ 1, 1, 0, 2, 108, 32, },
++	{ 0, 1, 0, 2, 112, 34, },
++	{ 2, 1, 0, 2, 112, 32, },
++	{ 1, 1, 0, 2, 112, 32, },
++	{ 0, 1, 0, 2, 116, 34, },
++	{ 2, 1, 0, 2, 116, 32, },
++	{ 1, 1, 0, 2, 116, 32, },
++	{ 0, 1, 0, 2, 120, 36, },
++	{ 2, 1, 0, 2, 120, 32, },
++	{ 1, 1, 0, 2, 120, 32, },
++	{ 0, 1, 0, 2, 124, 34, },
++	{ 2, 1, 0, 2, 124, 32, },
++	{ 1, 1, 0, 2, 124, 32, },
++	{ 0, 1, 0, 2, 128, 32, },
++	{ 2, 1, 0, 2, 128, 32, },
++	{ 1, 1, 0, 2, 128, 32, },
++	{ 0, 1, 0, 2, 132, 30, },
++	{ 2, 1, 0, 2, 132, 32, },
++	{ 1, 1, 0, 2, 132, 32, },
++	{ 0, 1, 0, 2, 136, 30, },
++	{ 2, 1, 0, 2, 136, 32, },
++	{ 1, 1, 0, 2, 136, 32, },
++	{ 0, 1, 0, 2, 140, 28, },
++	{ 2, 1, 0, 2, 140, 32, },
++	{ 1, 1, 0, 2, 140, 32, },
++	{ 0, 1, 0, 2, 149, 36, },
++	{ 2, 1, 0, 2, 149, 32, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 36, },
++	{ 2, 1, 0, 2, 153, 32, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 36, },
++	{ 2, 1, 0, 2, 157, 32, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 36, },
++	{ 2, 1, 0, 2, 161, 32, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 36, },
++	{ 2, 1, 0, 2, 165, 32, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 28, },
++	{ 2, 1, 0, 3, 36, 30, },
++	{ 1, 1, 0, 3, 36, 30, },
++	{ 0, 1, 0, 3, 40, 28, },
++	{ 2, 1, 0, 3, 40, 30, },
++	{ 1, 1, 0, 3, 40, 30, },
++	{ 0, 1, 0, 3, 44, 28, },
++	{ 2, 1, 0, 3, 44, 30, },
++	{ 1, 1, 0, 3, 44, 30, },
++	{ 0, 1, 0, 3, 48, 28, },
++	{ 2, 1, 0, 3, 48, 30, },
++	{ 1, 1, 0, 3, 48, 30, },
++	{ 0, 1, 0, 3, 52, 34, },
++	{ 2, 1, 0, 3, 52, 30, },
++	{ 1, 1, 0, 3, 52, 30, },
++	{ 0, 1, 0, 3, 56, 32, },
++	{ 2, 1, 0, 3, 56, 30, },
++	{ 1, 1, 0, 3, 56, 30, },
++	{ 0, 1, 0, 3, 60, 30, },
++	{ 2, 1, 0, 3, 60, 30, },
++	{ 1, 1, 0, 3, 60, 30, },
++	{ 0, 1, 0, 3, 64, 26, },
++	{ 2, 1, 0, 3, 64, 30, },
++	{ 1, 1, 0, 3, 64, 30, },
++	{ 0, 1, 0, 3, 100, 28, },
++	{ 2, 1, 0, 3, 100, 30, },
++	{ 1, 1, 0, 3, 100, 30, },
++	{ 0, 1, 0, 3, 104, 28, },
++	{ 2, 1, 0, 3, 104, 30, },
++	{ 1, 1, 0, 3, 104, 30, },
++	{ 0, 1, 0, 3, 108, 30, },
++	{ 2, 1, 0, 3, 108, 30, },
++	{ 1, 1, 0, 3, 108, 30, },
++	{ 0, 1, 0, 3, 112, 32, },
++	{ 2, 1, 0, 3, 112, 30, },
++	{ 1, 1, 0, 3, 112, 30, },
++	{ 0, 1, 0, 3, 116, 32, },
++	{ 2, 1, 0, 3, 116, 30, },
++	{ 1, 1, 0, 3, 116, 30, },
++	{ 0, 1, 0, 3, 120, 34, },
++	{ 2, 1, 0, 3, 120, 30, },
++	{ 1, 1, 0, 3, 120, 30, },
++	{ 0, 1, 0, 3, 124, 32, },
++	{ 2, 1, 0, 3, 124, 30, },
++	{ 1, 1, 0, 3, 124, 30, },
++	{ 0, 1, 0, 3, 128, 30, },
++	{ 2, 1, 0, 3, 128, 30, },
++	{ 1, 1, 0, 3, 128, 30, },
++	{ 0, 1, 0, 3, 132, 28, },
++	{ 2, 1, 0, 3, 132, 30, },
++	{ 1, 1, 0, 3, 132, 30, },
++	{ 0, 1, 0, 3, 136, 28, },
++	{ 2, 1, 0, 3, 136, 30, },
++	{ 1, 1, 0, 3, 136, 30, },
++	{ 0, 1, 0, 3, 140, 26, },
++	{ 2, 1, 0, 3, 140, 30, },
++	{ 1, 1, 0, 3, 140, 30, },
++	{ 0, 1, 0, 3, 149, 34, },
++	{ 2, 1, 0, 3, 149, 30, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 34, },
++	{ 2, 1, 0, 3, 153, 30, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 34, },
++	{ 2, 1, 0, 3, 157, 30, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 34, },
++	{ 2, 1, 0, 3, 161, 30, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 34, },
++	{ 2, 1, 0, 3, 165, 30, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 26, },
++	{ 2, 1, 0, 6, 36, 28, },
++	{ 1, 1, 0, 6, 36, 28, },
++	{ 0, 1, 0, 6, 40, 26, },
++	{ 2, 1, 0, 6, 40, 28, },
++	{ 1, 1, 0, 6, 40, 28, },
++	{ 0, 1, 0, 6, 44, 26, },
++	{ 2, 1, 0, 6, 44, 28, },
++	{ 1, 1, 0, 6, 44, 28, },
++	{ 0, 1, 0, 6, 48, 26, },
++	{ 2, 1, 0, 6, 48, 28, },
++	{ 1, 1, 0, 6, 48, 28, },
++	{ 0, 1, 0, 6, 52, 32, },
++	{ 2, 1, 0, 6, 52, 28, },
++	{ 1, 1, 0, 6, 52, 28, },
++	{ 0, 1, 0, 6, 56, 30, },
++	{ 2, 1, 0, 6, 56, 28, },
++	{ 1, 1, 0, 6, 56, 28, },
++	{ 0, 1, 0, 6, 60, 28, },
++	{ 2, 1, 0, 6, 60, 28, },
++	{ 1, 1, 0, 6, 60, 28, },
++	{ 0, 1, 0, 6, 64, 24, },
++	{ 2, 1, 0, 6, 64, 28, },
++	{ 1, 1, 0, 6, 64, 28, },
++	{ 0, 1, 0, 6, 100, 26, },
++	{ 2, 1, 0, 6, 100, 28, },
++	{ 1, 1, 0, 6, 100, 28, },
++	{ 0, 1, 0, 6, 104, 26, },
++	{ 2, 1, 0, 6, 104, 28, },
++	{ 1, 1, 0, 6, 104, 28, },
++	{ 0, 1, 0, 6, 108, 28, },
++	{ 2, 1, 0, 6, 108, 28, },
++	{ 1, 1, 0, 6, 108, 28, },
++	{ 0, 1, 0, 6, 112, 30, },
++	{ 2, 1, 0, 6, 112, 28, },
++	{ 1, 1, 0, 6, 112, 28, },
++	{ 0, 1, 0, 6, 116, 30, },
++	{ 2, 1, 0, 6, 116, 28, },
++	{ 1, 1, 0, 6, 116, 28, },
++	{ 0, 1, 0, 6, 120, 32, },
++	{ 2, 1, 0, 6, 120, 28, },
++	{ 1, 1, 0, 6, 120, 28, },
++	{ 0, 1, 0, 6, 124, 30, },
++	{ 2, 1, 0, 6, 124, 28, },
++	{ 1, 1, 0, 6, 124, 28, },
++	{ 0, 1, 0, 6, 128, 28, },
++	{ 2, 1, 0, 6, 128, 28, },
++	{ 1, 1, 0, 6, 128, 28, },
++	{ 0, 1, 0, 6, 132, 26, },
++	{ 2, 1, 0, 6, 132, 28, },
++	{ 1, 1, 0, 6, 132, 28, },
++	{ 0, 1, 0, 6, 136, 26, },
++	{ 2, 1, 0, 6, 136, 28, },
++	{ 1, 1, 0, 6, 136, 28, },
++	{ 0, 1, 0, 6, 140, 24, },
++	{ 2, 1, 0, 6, 140, 28, },
++	{ 1, 1, 0, 6, 140, 28, },
++	{ 0, 1, 0, 6, 149, 32, },
++	{ 2, 1, 0, 6, 149, 28, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 32, },
++	{ 2, 1, 0, 6, 153, 28, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 32, },
++	{ 2, 1, 0, 6, 157, 28, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 32, },
++	{ 2, 1, 0, 6, 161, 28, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 32, },
++	{ 2, 1, 0, 6, 165, 28, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 24, },
++	{ 2, 1, 0, 7, 36, 26, },
++	{ 1, 1, 0, 7, 36, 26, },
++	{ 0, 1, 0, 7, 40, 24, },
++	{ 2, 1, 0, 7, 40, 26, },
++	{ 1, 1, 0, 7, 40, 26, },
++	{ 0, 1, 0, 7, 44, 24, },
++	{ 2, 1, 0, 7, 44, 26, },
++	{ 1, 1, 0, 7, 44, 26, },
++	{ 0, 1, 0, 7, 48, 24, },
++	{ 2, 1, 0, 7, 48, 26, },
++	{ 1, 1, 0, 7, 48, 26, },
++	{ 0, 1, 0, 7, 52, 30, },
++	{ 2, 1, 0, 7, 52, 26, },
++	{ 1, 1, 0, 7, 52, 26, },
++	{ 0, 1, 0, 7, 56, 28, },
++	{ 2, 1, 0, 7, 56, 26, },
++	{ 1, 1, 0, 7, 56, 26, },
++	{ 0, 1, 0, 7, 60, 26, },
++	{ 2, 1, 0, 7, 60, 26, },
++	{ 1, 1, 0, 7, 60, 26, },
++	{ 0, 1, 0, 7, 64, 22, },
++	{ 2, 1, 0, 7, 64, 26, },
++	{ 1, 1, 0, 7, 64, 26, },
++	{ 0, 1, 0, 7, 100, 24, },
++	{ 2, 1, 0, 7, 100, 26, },
++	{ 1, 1, 0, 7, 100, 26, },
++	{ 0, 1, 0, 7, 104, 24, },
++	{ 2, 1, 0, 7, 104, 26, },
++	{ 1, 1, 0, 7, 104, 26, },
++	{ 0, 1, 0, 7, 108, 26, },
++	{ 2, 1, 0, 7, 108, 26, },
++	{ 1, 1, 0, 7, 108, 26, },
++	{ 0, 1, 0, 7, 112, 28, },
++	{ 2, 1, 0, 7, 112, 26, },
++	{ 1, 1, 0, 7, 112, 26, },
++	{ 0, 1, 0, 7, 116, 28, },
++	{ 2, 1, 0, 7, 116, 26, },
++	{ 1, 1, 0, 7, 116, 26, },
++	{ 0, 1, 0, 7, 120, 30, },
++	{ 2, 1, 0, 7, 120, 26, },
++	{ 1, 1, 0, 7, 120, 26, },
++	{ 0, 1, 0, 7, 124, 28, },
++	{ 2, 1, 0, 7, 124, 26, },
++	{ 1, 1, 0, 7, 124, 26, },
++	{ 0, 1, 0, 7, 128, 26, },
++	{ 2, 1, 0, 7, 128, 26, },
++	{ 1, 1, 0, 7, 128, 26, },
++	{ 0, 1, 0, 7, 132, 24, },
++	{ 2, 1, 0, 7, 132, 26, },
++	{ 1, 1, 0, 7, 132, 26, },
++	{ 0, 1, 0, 7, 136, 24, },
++	{ 2, 1, 0, 7, 136, 26, },
++	{ 1, 1, 0, 7, 136, 26, },
++	{ 0, 1, 0, 7, 140, 22, },
++	{ 2, 1, 0, 7, 140, 26, },
++	{ 1, 1, 0, 7, 140, 26, },
++	{ 0, 1, 0, 7, 149, 30, },
++	{ 2, 1, 0, 7, 149, 26, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 30, },
++	{ 2, 1, 0, 7, 153, 26, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 30, },
++	{ 2, 1, 0, 7, 157, 26, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 30, },
++	{ 2, 1, 0, 7, 161, 26, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 30, },
++	{ 2, 1, 0, 7, 165, 26, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 30, },
++	{ 2, 1, 1, 2, 38, 32, },
++	{ 1, 1, 1, 2, 38, 32, },
++	{ 0, 1, 1, 2, 46, 30, },
++	{ 2, 1, 1, 2, 46, 32, },
++	{ 1, 1, 1, 2, 46, 32, },
++	{ 0, 1, 1, 2, 54, 32, },
++	{ 2, 1, 1, 2, 54, 32, },
++	{ 1, 1, 1, 2, 54, 32, },
++	{ 0, 1, 1, 2, 62, 32, },
++	{ 2, 1, 1, 2, 62, 32, },
++	{ 1, 1, 1, 2, 62, 32, },
++	{ 0, 1, 1, 2, 102, 28, },
++	{ 2, 1, 1, 2, 102, 32, },
++	{ 1, 1, 1, 2, 102, 32, },
++	{ 0, 1, 1, 2, 110, 32, },
++	{ 2, 1, 1, 2, 110, 32, },
++	{ 1, 1, 1, 2, 110, 32, },
++	{ 0, 1, 1, 2, 118, 36, },
++	{ 2, 1, 1, 2, 118, 32, },
++	{ 1, 1, 1, 2, 118, 32, },
++	{ 0, 1, 1, 2, 126, 34, },
++	{ 2, 1, 1, 2, 126, 32, },
++	{ 1, 1, 1, 2, 126, 32, },
++	{ 0, 1, 1, 2, 134, 32, },
++	{ 2, 1, 1, 2, 134, 32, },
++	{ 1, 1, 1, 2, 134, 32, },
++	{ 0, 1, 1, 2, 151, 36, },
++	{ 2, 1, 1, 2, 151, 32, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 36, },
++	{ 2, 1, 1, 2, 159, 32, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 28, },
++	{ 2, 1, 1, 3, 38, 30, },
++	{ 1, 1, 1, 3, 38, 30, },
++	{ 0, 1, 1, 3, 46, 28, },
++	{ 2, 1, 1, 3, 46, 30, },
++	{ 1, 1, 1, 3, 46, 30, },
++	{ 0, 1, 1, 3, 54, 30, },
++	{ 2, 1, 1, 3, 54, 30, },
++	{ 1, 1, 1, 3, 54, 30, },
++	{ 0, 1, 1, 3, 62, 30, },
++	{ 2, 1, 1, 3, 62, 30, },
++	{ 1, 1, 1, 3, 62, 30, },
++	{ 0, 1, 1, 3, 102, 26, },
++	{ 2, 1, 1, 3, 102, 30, },
++	{ 1, 1, 1, 3, 102, 30, },
++	{ 0, 1, 1, 3, 110, 30, },
++	{ 2, 1, 1, 3, 110, 30, },
++	{ 1, 1, 1, 3, 110, 30, },
++	{ 0, 1, 1, 3, 118, 34, },
++	{ 2, 1, 1, 3, 118, 30, },
++	{ 1, 1, 1, 3, 118, 30, },
++	{ 0, 1, 1, 3, 126, 32, },
++	{ 2, 1, 1, 3, 126, 30, },
++	{ 1, 1, 1, 3, 126, 30, },
++	{ 0, 1, 1, 3, 134, 30, },
++	{ 2, 1, 1, 3, 134, 30, },
++	{ 1, 1, 1, 3, 134, 30, },
++	{ 0, 1, 1, 3, 151, 34, },
++	{ 2, 1, 1, 3, 151, 30, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 34, },
++	{ 2, 1, 1, 3, 159, 30, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 26, },
++	{ 2, 1, 1, 6, 38, 28, },
++	{ 1, 1, 1, 6, 38, 28, },
++	{ 0, 1, 1, 6, 46, 26, },
++	{ 2, 1, 1, 6, 46, 28, },
++	{ 1, 1, 1, 6, 46, 28, },
++	{ 0, 1, 1, 6, 54, 28, },
++	{ 2, 1, 1, 6, 54, 28, },
++	{ 1, 1, 1, 6, 54, 28, },
++	{ 0, 1, 1, 6, 62, 28, },
++	{ 2, 1, 1, 6, 62, 28, },
++	{ 1, 1, 1, 6, 62, 28, },
++	{ 0, 1, 1, 6, 102, 24, },
++	{ 2, 1, 1, 6, 102, 28, },
++	{ 1, 1, 1, 6, 102, 28, },
++	{ 0, 1, 1, 6, 110, 28, },
++	{ 2, 1, 1, 6, 110, 28, },
++	{ 1, 1, 1, 6, 110, 28, },
++	{ 0, 1, 1, 6, 118, 32, },
++	{ 2, 1, 1, 6, 118, 28, },
++	{ 1, 1, 1, 6, 118, 28, },
++	{ 0, 1, 1, 6, 126, 30, },
++	{ 2, 1, 1, 6, 126, 28, },
++	{ 1, 1, 1, 6, 126, 28, },
++	{ 0, 1, 1, 6, 134, 28, },
++	{ 2, 1, 1, 6, 134, 28, },
++	{ 1, 1, 1, 6, 134, 28, },
++	{ 0, 1, 1, 6, 151, 32, },
++	{ 2, 1, 1, 6, 151, 28, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 32, },
++	{ 2, 1, 1, 6, 159, 28, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 24, },
++	{ 2, 1, 1, 7, 38, 26, },
++	{ 1, 1, 1, 7, 38, 26, },
++	{ 0, 1, 1, 7, 46, 24, },
++	{ 2, 1, 1, 7, 46, 26, },
++	{ 1, 1, 1, 7, 46, 26, },
++	{ 0, 1, 1, 7, 54, 26, },
++	{ 2, 1, 1, 7, 54, 26, },
++	{ 1, 1, 1, 7, 54, 26, },
++	{ 0, 1, 1, 7, 62, 26, },
++	{ 2, 1, 1, 7, 62, 26, },
++	{ 1, 1, 1, 7, 62, 26, },
++	{ 0, 1, 1, 7, 102, 22, },
++	{ 2, 1, 1, 7, 102, 26, },
++	{ 1, 1, 1, 7, 102, 26, },
++	{ 0, 1, 1, 7, 110, 26, },
++	{ 2, 1, 1, 7, 110, 26, },
++	{ 1, 1, 1, 7, 110, 26, },
++	{ 0, 1, 1, 7, 118, 30, },
++	{ 2, 1, 1, 7, 118, 26, },
++	{ 1, 1, 1, 7, 118, 26, },
++	{ 0, 1, 1, 7, 126, 28, },
++	{ 2, 1, 1, 7, 126, 26, },
++	{ 1, 1, 1, 7, 126, 26, },
++	{ 0, 1, 1, 7, 134, 26, },
++	{ 2, 1, 1, 7, 134, 26, },
++	{ 1, 1, 1, 7, 134, 26, },
++	{ 0, 1, 1, 7, 151, 30, },
++	{ 2, 1, 1, 7, 151, 26, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 30, },
++	{ 2, 1, 1, 7, 159, 26, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 30, },
++	{ 2, 1, 2, 4, 42, 32, },
++	{ 1, 1, 2, 4, 42, 32, },
++	{ 0, 1, 2, 4, 58, 28, },
++	{ 2, 1, 2, 4, 58, 32, },
++	{ 1, 1, 2, 4, 58, 32, },
++	{ 0, 1, 2, 4, 106, 30, },
++	{ 2, 1, 2, 4, 106, 32, },
++	{ 1, 1, 2, 4, 106, 32, },
++	{ 0, 1, 2, 4, 122, 34, },
++	{ 2, 1, 2, 4, 122, 32, },
++	{ 1, 1, 2, 4, 122, 32, },
++	{ 0, 1, 2, 4, 155, 36, },
++	{ 2, 1, 2, 4, 155, 32, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 28, },
++	{ 2, 1, 2, 5, 42, 30, },
++	{ 1, 1, 2, 5, 42, 30, },
++	{ 0, 1, 2, 5, 58, 26, },
++	{ 2, 1, 2, 5, 58, 30, },
++	{ 1, 1, 2, 5, 58, 30, },
++	{ 0, 1, 2, 5, 106, 28, },
++	{ 2, 1, 2, 5, 106, 30, },
++	{ 1, 1, 2, 5, 106, 30, },
++	{ 0, 1, 2, 5, 122, 32, },
++	{ 2, 1, 2, 5, 122, 30, },
++	{ 1, 1, 2, 5, 122, 30, },
++	{ 0, 1, 2, 5, 155, 34, },
++	{ 2, 1, 2, 5, 155, 30, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 26, },
++	{ 2, 1, 2, 8, 42, 28, },
++	{ 1, 1, 2, 8, 42, 28, },
++	{ 0, 1, 2, 8, 58, 24, },
++	{ 2, 1, 2, 8, 58, 28, },
++	{ 1, 1, 2, 8, 58, 28, },
++	{ 0, 1, 2, 8, 106, 26, },
++	{ 2, 1, 2, 8, 106, 28, },
++	{ 1, 1, 2, 8, 106, 28, },
++	{ 0, 1, 2, 8, 122, 30, },
++	{ 2, 1, 2, 8, 122, 28, },
++	{ 1, 1, 2, 8, 122, 28, },
++	{ 0, 1, 2, 8, 155, 32, },
++	{ 2, 1, 2, 8, 155, 28, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 24, },
++	{ 2, 1, 2, 9, 42, 26, },
++	{ 1, 1, 2, 9, 42, 26, },
++	{ 0, 1, 2, 9, 58, 22, },
++	{ 2, 1, 2, 9, 58, 26, },
++	{ 1, 1, 2, 9, 58, 26, },
++	{ 0, 1, 2, 9, 106, 24, },
++	{ 2, 1, 2, 9, 106, 26, },
++	{ 1, 1, 2, 9, 106, 26, },
++	{ 0, 1, 2, 9, 122, 28, },
++	{ 2, 1, 2, 9, 122, 26, },
++	{ 1, 1, 2, 9, 122, 26, },
++	{ 0, 1, 2, 9, 155, 30, },
++	{ 2, 1, 2, 9, 155, 26, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type0[] = {
++	{ 0, 0, 0, 0, 1, 32, },
++	{ 2, 0, 0, 0, 1, 32, },
++	{ 1, 0, 0, 0, 1, 32, },
++	{ 0, 0, 0, 0, 2, 32, },
++	{ 2, 0, 0, 0, 2, 32, },
++	{ 1, 0, 0, 0, 2, 32, },
++	{ 0, 0, 0, 0, 3, 32, },
++	{ 2, 0, 0, 0, 3, 32, },
++	{ 1, 0, 0, 0, 3, 32, },
++	{ 0, 0, 0, 0, 4, 32, },
++	{ 2, 0, 0, 0, 4, 32, },
++	{ 1, 0, 0, 0, 4, 32, },
++	{ 0, 0, 0, 0, 5, 32, },
++	{ 2, 0, 0, 0, 5, 32, },
++	{ 1, 0, 0, 0, 5, 32, },
++	{ 0, 0, 0, 0, 6, 32, },
++	{ 2, 0, 0, 0, 6, 32, },
++	{ 1, 0, 0, 0, 6, 32, },
++	{ 0, 0, 0, 0, 7, 32, },
++	{ 2, 0, 0, 0, 7, 32, },
++	{ 1, 0, 0, 0, 7, 32, },
++	{ 0, 0, 0, 0, 8, 32, },
++	{ 2, 0, 0, 0, 8, 32, },
++	{ 1, 0, 0, 0, 8, 32, },
++	{ 0, 0, 0, 0, 9, 32, },
++	{ 2, 0, 0, 0, 9, 32, },
++	{ 1, 0, 0, 0, 9, 32, },
++	{ 0, 0, 0, 0, 10, 32, },
++	{ 2, 0, 0, 0, 10, 32, },
++	{ 1, 0, 0, 0, 10, 32, },
++	{ 0, 0, 0, 0, 11, 32, },
++	{ 2, 0, 0, 0, 11, 32, },
++	{ 1, 0, 0, 0, 11, 32, },
++	{ 0, 0, 0, 0, 12, 24, },
++	{ 2, 0, 0, 0, 12, 32, },
++	{ 1, 0, 0, 0, 12, 32, },
++	{ 0, 0, 0, 0, 13, 16, },
++	{ 2, 0, 0, 0, 13, 32, },
++	{ 1, 0, 0, 0, 13, 32, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 32, },
++	{ 0, 0, 0, 1, 1, 28, },
++	{ 2, 0, 0, 1, 1, 32, },
++	{ 1, 0, 0, 1, 1, 32, },
++	{ 0, 0, 0, 1, 2, 32, },
++	{ 2, 0, 0, 1, 2, 32, },
++	{ 1, 0, 0, 1, 2, 32, },
++	{ 0, 0, 0, 1, 3, 32, },
++	{ 2, 0, 0, 1, 3, 32, },
++	{ 1, 0, 0, 1, 3, 32, },
++	{ 0, 0, 0, 1, 4, 32, },
++	{ 2, 0, 0, 1, 4, 32, },
++	{ 1, 0, 0, 1, 4, 32, },
++	{ 0, 0, 0, 1, 5, 32, },
++	{ 2, 0, 0, 1, 5, 32, },
++	{ 1, 0, 0, 1, 5, 32, },
++	{ 0, 0, 0, 1, 6, 32, },
++	{ 2, 0, 0, 1, 6, 32, },
++	{ 1, 0, 0, 1, 6, 32, },
++	{ 0, 0, 0, 1, 7, 32, },
++	{ 2, 0, 0, 1, 7, 32, },
++	{ 1, 0, 0, 1, 7, 32, },
++	{ 0, 0, 0, 1, 8, 32, },
++	{ 2, 0, 0, 1, 8, 32, },
++	{ 1, 0, 0, 1, 8, 32, },
++	{ 0, 0, 0, 1, 9, 32, },
++	{ 2, 0, 0, 1, 9, 32, },
++	{ 1, 0, 0, 1, 9, 32, },
++	{ 0, 0, 0, 1, 10, 32, },
++	{ 2, 0, 0, 1, 10, 32, },
++	{ 1, 0, 0, 1, 10, 32, },
++	{ 0, 0, 0, 1, 11, 28, },
++	{ 2, 0, 0, 1, 11, 32, },
++	{ 1, 0, 0, 1, 11, 32, },
++	{ 0, 0, 0, 1, 12, 18, },
++	{ 2, 0, 0, 1, 12, 32, },
++	{ 1, 0, 0, 1, 12, 32, },
++	{ 0, 0, 0, 1, 13, 8, },
++	{ 2, 0, 0, 1, 13, 32, },
++	{ 1, 0, 0, 1, 13, 32, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 26, },
++	{ 2, 0, 0, 2, 1, 32, },
++	{ 1, 0, 0, 2, 1, 32, },
++	{ 0, 0, 0, 2, 2, 32, },
++	{ 2, 0, 0, 2, 2, 32, },
++	{ 1, 0, 0, 2, 2, 32, },
++	{ 0, 0, 0, 2, 3, 32, },
++	{ 2, 0, 0, 2, 3, 32, },
++	{ 1, 0, 0, 2, 3, 32, },
++	{ 0, 0, 0, 2, 4, 32, },
++	{ 2, 0, 0, 2, 4, 32, },
++	{ 1, 0, 0, 2, 4, 32, },
++	{ 0, 0, 0, 2, 5, 32, },
++	{ 2, 0, 0, 2, 5, 32, },
++	{ 1, 0, 0, 2, 5, 32, },
++	{ 0, 0, 0, 2, 6, 32, },
++	{ 2, 0, 0, 2, 6, 32, },
++	{ 1, 0, 0, 2, 6, 32, },
++	{ 0, 0, 0, 2, 7, 32, },
++	{ 2, 0, 0, 2, 7, 32, },
++	{ 1, 0, 0, 2, 7, 32, },
++	{ 0, 0, 0, 2, 8, 32, },
++	{ 2, 0, 0, 2, 8, 32, },
++	{ 1, 0, 0, 2, 8, 32, },
++	{ 0, 0, 0, 2, 9, 32, },
++	{ 2, 0, 0, 2, 9, 32, },
++	{ 1, 0, 0, 2, 9, 32, },
++	{ 0, 0, 0, 2, 10, 32, },
++	{ 2, 0, 0, 2, 10, 32, },
++	{ 1, 0, 0, 2, 10, 32, },
++	{ 0, 0, 0, 2, 11, 26, },
++	{ 2, 0, 0, 2, 11, 32, },
++	{ 1, 0, 0, 2, 11, 32, },
++	{ 0, 0, 0, 2, 12, 16, },
++	{ 2, 0, 0, 2, 12, 32, },
++	{ 1, 0, 0, 2, 12, 32, },
++	{ 0, 0, 0, 2, 13, 6, },
++	{ 2, 0, 0, 2, 13, 32, },
++	{ 1, 0, 0, 2, 13, 32, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 24, },
++	{ 2, 0, 0, 3, 1, 30, },
++	{ 1, 0, 0, 3, 1, 30, },
++	{ 0, 0, 0, 3, 2, 30, },
++	{ 2, 0, 0, 3, 2, 30, },
++	{ 1, 0, 0, 3, 2, 30, },
++	{ 0, 0, 0, 3, 3, 30, },
++	{ 2, 0, 0, 3, 3, 30, },
++	{ 1, 0, 0, 3, 3, 30, },
++	{ 0, 0, 0, 3, 4, 30, },
++	{ 2, 0, 0, 3, 4, 30, },
++	{ 1, 0, 0, 3, 4, 30, },
++	{ 0, 0, 0, 3, 5, 30, },
++	{ 2, 0, 0, 3, 5, 30, },
++	{ 1, 0, 0, 3, 5, 30, },
++	{ 0, 0, 0, 3, 6, 30, },
++	{ 2, 0, 0, 3, 6, 30, },
++	{ 1, 0, 0, 3, 6, 30, },
++	{ 0, 0, 0, 3, 7, 30, },
++	{ 2, 0, 0, 3, 7, 30, },
++	{ 1, 0, 0, 3, 7, 30, },
++	{ 0, 0, 0, 3, 8, 30, },
++	{ 2, 0, 0, 3, 8, 30, },
++	{ 1, 0, 0, 3, 8, 30, },
++	{ 0, 0, 0, 3, 9, 30, },
++	{ 2, 0, 0, 3, 9, 30, },
++	{ 1, 0, 0, 3, 9, 30, },
++	{ 0, 0, 0, 3, 10, 30, },
++	{ 2, 0, 0, 3, 10, 30, },
++	{ 1, 0, 0, 3, 10, 30, },
++	{ 0, 0, 0, 3, 11, 24, },
++	{ 2, 0, 0, 3, 11, 30, },
++	{ 1, 0, 0, 3, 11, 30, },
++	{ 0, 0, 0, 3, 12, 14, },
++	{ 2, 0, 0, 3, 12, 30, },
++	{ 1, 0, 0, 3, 12, 30, },
++	{ 0, 0, 0, 3, 13, 4, },
++	{ 2, 0, 0, 3, 13, 30, },
++	{ 1, 0, 0, 3, 13, 30, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 22, },
++	{ 2, 0, 0, 6, 1, 28, },
++	{ 1, 0, 0, 6, 1, 28, },
++	{ 0, 0, 0, 6, 2, 28, },
++	{ 2, 0, 0, 6, 2, 28, },
++	{ 1, 0, 0, 6, 2, 28, },
++	{ 0, 0, 0, 6, 3, 28, },
++	{ 2, 0, 0, 6, 3, 28, },
++	{ 1, 0, 0, 6, 3, 28, },
++	{ 0, 0, 0, 6, 4, 28, },
++	{ 2, 0, 0, 6, 4, 28, },
++	{ 1, 0, 0, 6, 4, 28, },
++	{ 0, 0, 0, 6, 5, 28, },
++	{ 2, 0, 0, 6, 5, 28, },
++	{ 1, 0, 0, 6, 5, 28, },
++	{ 0, 0, 0, 6, 6, 28, },
++	{ 2, 0, 0, 6, 6, 28, },
++	{ 1, 0, 0, 6, 6, 28, },
++	{ 0, 0, 0, 6, 7, 28, },
++	{ 2, 0, 0, 6, 7, 28, },
++	{ 1, 0, 0, 6, 7, 28, },
++	{ 0, 0, 0, 6, 8, 28, },
++	{ 2, 0, 0, 6, 8, 28, },
++	{ 1, 0, 0, 6, 8, 28, },
++	{ 0, 0, 0, 6, 9, 28, },
++	{ 2, 0, 0, 6, 9, 28, },
++	{ 1, 0, 0, 6, 9, 28, },
++	{ 0, 0, 0, 6, 10, 28, },
++	{ 2, 0, 0, 6, 10, 28, },
++	{ 1, 0, 0, 6, 10, 28, },
++	{ 0, 0, 0, 6, 11, 22, },
++	{ 2, 0, 0, 6, 11, 28, },
++	{ 1, 0, 0, 6, 11, 28, },
++	{ 0, 0, 0, 6, 12, 14, },
++	{ 2, 0, 0, 6, 12, 28, },
++	{ 1, 0, 0, 6, 12, 28, },
++	{ 0, 0, 0, 6, 13, 4, },
++	{ 2, 0, 0, 6, 13, 28, },
++	{ 1, 0, 0, 6, 13, 28, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 20, },
++	{ 2, 0, 0, 7, 1, 26, },
++	{ 1, 0, 0, 7, 1, 26, },
++	{ 0, 0, 0, 7, 2, 26, },
++	{ 2, 0, 0, 7, 2, 26, },
++	{ 1, 0, 0, 7, 2, 26, },
++	{ 0, 0, 0, 7, 3, 26, },
++	{ 2, 0, 0, 7, 3, 26, },
++	{ 1, 0, 0, 7, 3, 26, },
++	{ 0, 0, 0, 7, 4, 26, },
++	{ 2, 0, 0, 7, 4, 26, },
++	{ 1, 0, 0, 7, 4, 26, },
++	{ 0, 0, 0, 7, 5, 26, },
++	{ 2, 0, 0, 7, 5, 26, },
++	{ 1, 0, 0, 7, 5, 26, },
++	{ 0, 0, 0, 7, 6, 26, },
++	{ 2, 0, 0, 7, 6, 26, },
++	{ 1, 0, 0, 7, 6, 26, },
++	{ 0, 0, 0, 7, 7, 26, },
++	{ 2, 0, 0, 7, 7, 26, },
++	{ 1, 0, 0, 7, 7, 26, },
++	{ 0, 0, 0, 7, 8, 26, },
++	{ 2, 0, 0, 7, 8, 26, },
++	{ 1, 0, 0, 7, 8, 26, },
++	{ 0, 0, 0, 7, 9, 26, },
++	{ 2, 0, 0, 7, 9, 26, },
++	{ 1, 0, 0, 7, 9, 26, },
++	{ 0, 0, 0, 7, 10, 26, },
++	{ 2, 0, 0, 7, 10, 26, },
++	{ 1, 0, 0, 7, 10, 26, },
++	{ 0, 0, 0, 7, 11, 20, },
++	{ 2, 0, 0, 7, 11, 26, },
++	{ 1, 0, 0, 7, 11, 26, },
++	{ 0, 0, 0, 7, 12, 14, },
++	{ 2, 0, 0, 7, 12, 26, },
++	{ 1, 0, 0, 7, 12, 26, },
++	{ 0, 0, 0, 7, 13, 4, },
++	{ 2, 0, 0, 7, 13, 26, },
++	{ 1, 0, 0, 7, 13, 26, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 26, },
++	{ 2, 0, 1, 2, 3, 32, },
++	{ 1, 0, 1, 2, 3, 32, },
++	{ 0, 0, 1, 2, 4, 32, },
++	{ 2, 0, 1, 2, 4, 32, },
++	{ 1, 0, 1, 2, 4, 32, },
++	{ 0, 0, 1, 2, 5, 32, },
++	{ 2, 0, 1, 2, 5, 32, },
++	{ 1, 0, 1, 2, 5, 32, },
++	{ 0, 0, 1, 2, 6, 32, },
++	{ 2, 0, 1, 2, 6, 32, },
++	{ 1, 0, 1, 2, 6, 32, },
++	{ 0, 0, 1, 2, 7, 32, },
++	{ 2, 0, 1, 2, 7, 32, },
++	{ 1, 0, 1, 2, 7, 32, },
++	{ 0, 0, 1, 2, 8, 32, },
++	{ 2, 0, 1, 2, 8, 32, },
++	{ 1, 0, 1, 2, 8, 32, },
++	{ 0, 0, 1, 2, 9, 32, },
++	{ 2, 0, 1, 2, 9, 32, },
++	{ 1, 0, 1, 2, 9, 32, },
++	{ 0, 0, 1, 2, 10, 32, },
++	{ 2, 0, 1, 2, 10, 32, },
++	{ 1, 0, 1, 2, 10, 32, },
++	{ 0, 0, 1, 2, 11, 26, },
++	{ 2, 0, 1, 2, 11, 32, },
++	{ 1, 0, 1, 2, 11, 32, },
++	{ 0, 0, 1, 2, 12, 16, },
++	{ 2, 0, 1, 2, 12, 32, },
++	{ 1, 0, 1, 2, 12, 32, },
++	{ 0, 0, 1, 2, 13, 10, },
++	{ 2, 0, 1, 2, 13, 32, },
++	{ 1, 0, 1, 2, 13, 32, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 24, },
++	{ 2, 0, 1, 3, 3, 30, },
++	{ 1, 0, 1, 3, 3, 30, },
++	{ 0, 0, 1, 3, 4, 30, },
++	{ 2, 0, 1, 3, 4, 30, },
++	{ 1, 0, 1, 3, 4, 30, },
++	{ 0, 0, 1, 3, 5, 30, },
++	{ 2, 0, 1, 3, 5, 30, },
++	{ 1, 0, 1, 3, 5, 30, },
++	{ 0, 0, 1, 3, 6, 30, },
++	{ 2, 0, 1, 3, 6, 30, },
++	{ 1, 0, 1, 3, 6, 30, },
++	{ 0, 0, 1, 3, 7, 30, },
++	{ 2, 0, 1, 3, 7, 30, },
++	{ 1, 0, 1, 3, 7, 30, },
++	{ 0, 0, 1, 3, 8, 30, },
++	{ 2, 0, 1, 3, 8, 30, },
++	{ 1, 0, 1, 3, 8, 30, },
++	{ 0, 0, 1, 3, 9, 30, },
++	{ 2, 0, 1, 3, 9, 30, },
++	{ 1, 0, 1, 3, 9, 30, },
++	{ 0, 0, 1, 3, 10, 30, },
++	{ 2, 0, 1, 3, 10, 30, },
++	{ 1, 0, 1, 3, 10, 30, },
++	{ 0, 0, 1, 3, 11, 24, },
++	{ 2, 0, 1, 3, 11, 30, },
++	{ 1, 0, 1, 3, 11, 30, },
++	{ 0, 0, 1, 3, 12, 14, },
++	{ 2, 0, 1, 3, 12, 30, },
++	{ 1, 0, 1, 3, 12, 30, },
++	{ 0, 0, 1, 3, 13, 8, },
++	{ 2, 0, 1, 3, 13, 30, },
++	{ 1, 0, 1, 3, 13, 30, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 22, },
++	{ 2, 0, 1, 6, 3, 28, },
++	{ 1, 0, 1, 6, 3, 28, },
++	{ 0, 0, 1, 6, 4, 28, },
++	{ 2, 0, 1, 6, 4, 28, },
++	{ 1, 0, 1, 6, 4, 28, },
++	{ 0, 0, 1, 6, 5, 28, },
++	{ 2, 0, 1, 6, 5, 28, },
++	{ 1, 0, 1, 6, 5, 28, },
++	{ 0, 0, 1, 6, 6, 28, },
++	{ 2, 0, 1, 6, 6, 28, },
++	{ 1, 0, 1, 6, 6, 28, },
++	{ 0, 0, 1, 6, 7, 28, },
++	{ 2, 0, 1, 6, 7, 28, },
++	{ 1, 0, 1, 6, 7, 28, },
++	{ 0, 0, 1, 6, 8, 28, },
++	{ 2, 0, 1, 6, 8, 28, },
++	{ 1, 0, 1, 6, 8, 28, },
++	{ 0, 0, 1, 6, 9, 28, },
++	{ 2, 0, 1, 6, 9, 28, },
++	{ 1, 0, 1, 6, 9, 28, },
++	{ 0, 0, 1, 6, 10, 28, },
++	{ 2, 0, 1, 6, 10, 28, },
++	{ 1, 0, 1, 6, 10, 28, },
++	{ 0, 0, 1, 6, 11, 22, },
++	{ 2, 0, 1, 6, 11, 28, },
++	{ 1, 0, 1, 6, 11, 28, },
++	{ 0, 0, 1, 6, 12, 14, },
++	{ 2, 0, 1, 6, 12, 28, },
++	{ 1, 0, 1, 6, 12, 28, },
++	{ 0, 0, 1, 6, 13, 8, },
++	{ 2, 0, 1, 6, 13, 28, },
++	{ 1, 0, 1, 6, 13, 28, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 20, },
++	{ 2, 0, 1, 7, 3, 26, },
++	{ 1, 0, 1, 7, 3, 26, },
++	{ 0, 0, 1, 7, 4, 26, },
++	{ 2, 0, 1, 7, 4, 26, },
++	{ 1, 0, 1, 7, 4, 26, },
++	{ 0, 0, 1, 7, 5, 26, },
++	{ 2, 0, 1, 7, 5, 26, },
++	{ 1, 0, 1, 7, 5, 26, },
++	{ 0, 0, 1, 7, 6, 26, },
++	{ 2, 0, 1, 7, 6, 26, },
++	{ 1, 0, 1, 7, 6, 26, },
++	{ 0, 0, 1, 7, 7, 26, },
++	{ 2, 0, 1, 7, 7, 26, },
++	{ 1, 0, 1, 7, 7, 26, },
++	{ 0, 0, 1, 7, 8, 26, },
++	{ 2, 0, 1, 7, 8, 26, },
++	{ 1, 0, 1, 7, 8, 26, },
++	{ 0, 0, 1, 7, 9, 26, },
++	{ 2, 0, 1, 7, 9, 26, },
++	{ 1, 0, 1, 7, 9, 26, },
++	{ 0, 0, 1, 7, 10, 26, },
++	{ 2, 0, 1, 7, 10, 26, },
++	{ 1, 0, 1, 7, 10, 26, },
++	{ 0, 0, 1, 7, 11, 20, },
++	{ 2, 0, 1, 7, 11, 26, },
++	{ 1, 0, 1, 7, 11, 26, },
++	{ 0, 0, 1, 7, 12, 14, },
++	{ 2, 0, 1, 7, 12, 26, },
++	{ 1, 0, 1, 7, 12, 26, },
++	{ 0, 0, 1, 7, 13, 8, },
++	{ 2, 0, 1, 7, 13, 26, },
++	{ 1, 0, 1, 7, 13, 26, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 28, },
++	{ 2, 1, 0, 1, 36, 32, },
++	{ 1, 1, 0, 1, 36, 32, },
++	{ 0, 1, 0, 1, 40, 32, },
++	{ 2, 1, 0, 1, 40, 32, },
++	{ 1, 1, 0, 1, 40, 32, },
++	{ 0, 1, 0, 1, 44, 32, },
++	{ 2, 1, 0, 1, 44, 32, },
++	{ 1, 1, 0, 1, 44, 32, },
++	{ 0, 1, 0, 1, 48, 32, },
++	{ 2, 1, 0, 1, 48, 32, },
++	{ 1, 1, 0, 1, 48, 32, },
++	{ 0, 1, 0, 1, 52, 32, },
++	{ 2, 1, 0, 1, 52, 32, },
++	{ 1, 1, 0, 1, 52, 32, },
++	{ 0, 1, 0, 1, 56, 32, },
++	{ 2, 1, 0, 1, 56, 32, },
++	{ 1, 1, 0, 1, 56, 32, },
++	{ 0, 1, 0, 1, 60, 32, },
++	{ 2, 1, 0, 1, 60, 32, },
++	{ 1, 1, 0, 1, 60, 32, },
++	{ 0, 1, 0, 1, 64, 28, },
++	{ 2, 1, 0, 1, 64, 32, },
++	{ 1, 1, 0, 1, 64, 32, },
++	{ 0, 1, 0, 1, 100, 28, },
++	{ 2, 1, 0, 1, 100, 32, },
++	{ 1, 1, 0, 1, 100, 32, },
++	{ 0, 1, 0, 1, 104, 32, },
++	{ 2, 1, 0, 1, 104, 32, },
++	{ 1, 1, 0, 1, 104, 32, },
++	{ 0, 1, 0, 1, 108, 32, },
++	{ 2, 1, 0, 1, 108, 32, },
++	{ 1, 1, 0, 1, 108, 32, },
++	{ 0, 1, 0, 1, 112, 32, },
++	{ 2, 1, 0, 1, 112, 32, },
++	{ 1, 1, 0, 1, 112, 32, },
++	{ 0, 1, 0, 1, 116, 32, },
++	{ 2, 1, 0, 1, 116, 32, },
++	{ 1, 1, 0, 1, 116, 32, },
++	{ 0, 1, 0, 1, 120, 32, },
++	{ 2, 1, 0, 1, 120, 32, },
++	{ 1, 1, 0, 1, 120, 32, },
++	{ 0, 1, 0, 1, 124, 32, },
++	{ 2, 1, 0, 1, 124, 32, },
++	{ 1, 1, 0, 1, 124, 32, },
++	{ 0, 1, 0, 1, 128, 32, },
++	{ 2, 1, 0, 1, 128, 32, },
++	{ 1, 1, 0, 1, 128, 32, },
++	{ 0, 1, 0, 1, 132, 32, },
++	{ 2, 1, 0, 1, 132, 32, },
++	{ 1, 1, 0, 1, 132, 32, },
++	{ 0, 1, 0, 1, 136, 32, },
++	{ 2, 1, 0, 1, 136, 32, },
++	{ 1, 1, 0, 1, 136, 32, },
++	{ 0, 1, 0, 1, 140, 28, },
++	{ 2, 1, 0, 1, 140, 32, },
++	{ 1, 1, 0, 1, 140, 32, },
++	{ 0, 1, 0, 1, 149, 28, },
++	{ 2, 1, 0, 1, 149, 32, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 32, },
++	{ 2, 1, 0, 1, 153, 32, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 32, },
++	{ 2, 1, 0, 1, 157, 32, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 32, },
++	{ 2, 1, 0, 1, 161, 32, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 32, },
++	{ 2, 1, 0, 1, 165, 32, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 26, },
++	{ 2, 1, 0, 2, 36, 32, },
++	{ 1, 1, 0, 2, 36, 32, },
++	{ 0, 1, 0, 2, 40, 32, },
++	{ 2, 1, 0, 2, 40, 32, },
++	{ 1, 1, 0, 2, 40, 32, },
++	{ 0, 1, 0, 2, 44, 32, },
++	{ 2, 1, 0, 2, 44, 32, },
++	{ 1, 1, 0, 2, 44, 32, },
++	{ 0, 1, 0, 2, 48, 32, },
++	{ 2, 1, 0, 2, 48, 32, },
++	{ 1, 1, 0, 2, 48, 32, },
++	{ 0, 1, 0, 2, 52, 32, },
++	{ 2, 1, 0, 2, 52, 32, },
++	{ 1, 1, 0, 2, 52, 32, },
++	{ 0, 1, 0, 2, 56, 32, },
++	{ 2, 1, 0, 2, 56, 32, },
++	{ 1, 1, 0, 2, 56, 32, },
++	{ 0, 1, 0, 2, 60, 32, },
++	{ 2, 1, 0, 2, 60, 32, },
++	{ 1, 1, 0, 2, 60, 32, },
++	{ 0, 1, 0, 2, 64, 26, },
++	{ 2, 1, 0, 2, 64, 32, },
++	{ 1, 1, 0, 2, 64, 32, },
++	{ 0, 1, 0, 2, 100, 26, },
++	{ 2, 1, 0, 2, 100, 32, },
++	{ 1, 1, 0, 2, 100, 32, },
++	{ 0, 1, 0, 2, 104, 32, },
++	{ 2, 1, 0, 2, 104, 32, },
++	{ 1, 1, 0, 2, 104, 32, },
++	{ 0, 1, 0, 2, 108, 32, },
++	{ 2, 1, 0, 2, 108, 32, },
++	{ 1, 1, 0, 2, 108, 32, },
++	{ 0, 1, 0, 2, 112, 32, },
++	{ 2, 1, 0, 2, 112, 32, },
++	{ 1, 1, 0, 2, 112, 32, },
++	{ 0, 1, 0, 2, 116, 32, },
++	{ 2, 1, 0, 2, 116, 32, },
++	{ 1, 1, 0, 2, 116, 32, },
++	{ 0, 1, 0, 2, 120, 32, },
++	{ 2, 1, 0, 2, 120, 32, },
++	{ 1, 1, 0, 2, 120, 32, },
++	{ 0, 1, 0, 2, 124, 32, },
++	{ 2, 1, 0, 2, 124, 32, },
++	{ 1, 1, 0, 2, 124, 32, },
++	{ 0, 1, 0, 2, 128, 32, },
++	{ 2, 1, 0, 2, 128, 32, },
++	{ 1, 1, 0, 2, 128, 32, },
++	{ 0, 1, 0, 2, 132, 32, },
++	{ 2, 1, 0, 2, 132, 32, },
++	{ 1, 1, 0, 2, 132, 32, },
++	{ 0, 1, 0, 2, 136, 32, },
++	{ 2, 1, 0, 2, 136, 32, },
++	{ 1, 1, 0, 2, 136, 32, },
++	{ 0, 1, 0, 2, 140, 26, },
++	{ 2, 1, 0, 2, 140, 32, },
++	{ 1, 1, 0, 2, 140, 32, },
++	{ 0, 1, 0, 2, 149, 26, },
++	{ 2, 1, 0, 2, 149, 32, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 32, },
++	{ 2, 1, 0, 2, 153, 32, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 32, },
++	{ 2, 1, 0, 2, 157, 32, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 32, },
++	{ 2, 1, 0, 2, 161, 32, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 32, },
++	{ 2, 1, 0, 2, 165, 32, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 24, },
++	{ 2, 1, 0, 3, 36, 28, },
++	{ 1, 1, 0, 3, 36, 28, },
++	{ 0, 1, 0, 3, 40, 28, },
++	{ 2, 1, 0, 3, 40, 28, },
++	{ 1, 1, 0, 3, 40, 28, },
++	{ 0, 1, 0, 3, 44, 28, },
++	{ 2, 1, 0, 3, 44, 28, },
++	{ 1, 1, 0, 3, 44, 28, },
++	{ 0, 1, 0, 3, 48, 28, },
++	{ 2, 1, 0, 3, 48, 28, },
++	{ 1, 1, 0, 3, 48, 28, },
++	{ 0, 1, 0, 3, 52, 28, },
++	{ 2, 1, 0, 3, 52, 28, },
++	{ 1, 1, 0, 3, 52, 28, },
++	{ 0, 1, 0, 3, 56, 28, },
++	{ 2, 1, 0, 3, 56, 28, },
++	{ 1, 1, 0, 3, 56, 28, },
++	{ 0, 1, 0, 3, 60, 28, },
++	{ 2, 1, 0, 3, 60, 28, },
++	{ 1, 1, 0, 3, 60, 28, },
++	{ 0, 1, 0, 3, 64, 24, },
++	{ 2, 1, 0, 3, 64, 28, },
++	{ 1, 1, 0, 3, 64, 28, },
++	{ 0, 1, 0, 3, 100, 24, },
++	{ 2, 1, 0, 3, 100, 28, },
++	{ 1, 1, 0, 3, 100, 28, },
++	{ 0, 1, 0, 3, 104, 28, },
++	{ 2, 1, 0, 3, 104, 28, },
++	{ 1, 1, 0, 3, 104, 28, },
++	{ 0, 1, 0, 3, 108, 28, },
++	{ 2, 1, 0, 3, 108, 28, },
++	{ 1, 1, 0, 3, 108, 28, },
++	{ 0, 1, 0, 3, 112, 28, },
++	{ 2, 1, 0, 3, 112, 28, },
++	{ 1, 1, 0, 3, 112, 28, },
++	{ 0, 1, 0, 3, 116, 28, },
++	{ 2, 1, 0, 3, 116, 28, },
++	{ 1, 1, 0, 3, 116, 28, },
++	{ 0, 1, 0, 3, 120, 28, },
++	{ 2, 1, 0, 3, 120, 28, },
++	{ 1, 1, 0, 3, 120, 28, },
++	{ 0, 1, 0, 3, 124, 28, },
++	{ 2, 1, 0, 3, 124, 28, },
++	{ 1, 1, 0, 3, 124, 28, },
++	{ 0, 1, 0, 3, 128, 28, },
++	{ 2, 1, 0, 3, 128, 28, },
++	{ 1, 1, 0, 3, 128, 28, },
++	{ 0, 1, 0, 3, 132, 28, },
++	{ 2, 1, 0, 3, 132, 28, },
++	{ 1, 1, 0, 3, 132, 28, },
++	{ 0, 1, 0, 3, 136, 28, },
++	{ 2, 1, 0, 3, 136, 28, },
++	{ 1, 1, 0, 3, 136, 28, },
++	{ 0, 1, 0, 3, 140, 24, },
++	{ 2, 1, 0, 3, 140, 28, },
++	{ 1, 1, 0, 3, 140, 28, },
++	{ 0, 1, 0, 3, 149, 24, },
++	{ 2, 1, 0, 3, 149, 28, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 28, },
++	{ 2, 1, 0, 3, 153, 28, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 28, },
++	{ 2, 1, 0, 3, 157, 28, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 28, },
++	{ 2, 1, 0, 3, 161, 28, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 28, },
++	{ 2, 1, 0, 3, 165, 28, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 22, },
++	{ 2, 1, 0, 6, 36, 26, },
++	{ 1, 1, 0, 6, 36, 26, },
++	{ 0, 1, 0, 6, 40, 26, },
++	{ 2, 1, 0, 6, 40, 26, },
++	{ 1, 1, 0, 6, 40, 26, },
++	{ 0, 1, 0, 6, 44, 26, },
++	{ 2, 1, 0, 6, 44, 26, },
++	{ 1, 1, 0, 6, 44, 26, },
++	{ 0, 1, 0, 6, 48, 26, },
++	{ 2, 1, 0, 6, 48, 26, },
++	{ 1, 1, 0, 6, 48, 26, },
++	{ 0, 1, 0, 6, 52, 26, },
++	{ 2, 1, 0, 6, 52, 26, },
++	{ 1, 1, 0, 6, 52, 26, },
++	{ 0, 1, 0, 6, 56, 26, },
++	{ 2, 1, 0, 6, 56, 26, },
++	{ 1, 1, 0, 6, 56, 26, },
++	{ 0, 1, 0, 6, 60, 26, },
++	{ 2, 1, 0, 6, 60, 26, },
++	{ 1, 1, 0, 6, 60, 26, },
++	{ 0, 1, 0, 6, 64, 22, },
++	{ 2, 1, 0, 6, 64, 26, },
++	{ 1, 1, 0, 6, 64, 26, },
++	{ 0, 1, 0, 6, 100, 22, },
++	{ 2, 1, 0, 6, 100, 26, },
++	{ 1, 1, 0, 6, 100, 26, },
++	{ 0, 1, 0, 6, 104, 26, },
++	{ 2, 1, 0, 6, 104, 26, },
++	{ 1, 1, 0, 6, 104, 26, },
++	{ 0, 1, 0, 6, 108, 26, },
++	{ 2, 1, 0, 6, 108, 26, },
++	{ 1, 1, 0, 6, 108, 26, },
++	{ 0, 1, 0, 6, 112, 26, },
++	{ 2, 1, 0, 6, 112, 26, },
++	{ 1, 1, 0, 6, 112, 26, },
++	{ 0, 1, 0, 6, 116, 26, },
++	{ 2, 1, 0, 6, 116, 26, },
++	{ 1, 1, 0, 6, 116, 26, },
++	{ 0, 1, 0, 6, 120, 26, },
++	{ 2, 1, 0, 6, 120, 26, },
++	{ 1, 1, 0, 6, 120, 26, },
++	{ 0, 1, 0, 6, 124, 26, },
++	{ 2, 1, 0, 6, 124, 26, },
++	{ 1, 1, 0, 6, 124, 26, },
++	{ 0, 1, 0, 6, 128, 26, },
++	{ 2, 1, 0, 6, 128, 26, },
++	{ 1, 1, 0, 6, 128, 26, },
++	{ 0, 1, 0, 6, 132, 26, },
++	{ 2, 1, 0, 6, 132, 26, },
++	{ 1, 1, 0, 6, 132, 26, },
++	{ 0, 1, 0, 6, 136, 26, },
++	{ 2, 1, 0, 6, 136, 26, },
++	{ 1, 1, 0, 6, 136, 26, },
++	{ 0, 1, 0, 6, 140, 22, },
++	{ 2, 1, 0, 6, 140, 26, },
++	{ 1, 1, 0, 6, 140, 26, },
++	{ 0, 1, 0, 6, 149, 22, },
++	{ 2, 1, 0, 6, 149, 26, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 26, },
++	{ 2, 1, 0, 6, 153, 26, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 26, },
++	{ 2, 1, 0, 6, 157, 26, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 26, },
++	{ 2, 1, 0, 6, 161, 26, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 26, },
++	{ 2, 1, 0, 6, 165, 26, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 20, },
++	{ 2, 1, 0, 7, 36, 24, },
++	{ 1, 1, 0, 7, 36, 24, },
++	{ 0, 1, 0, 7, 40, 24, },
++	{ 2, 1, 0, 7, 40, 24, },
++	{ 1, 1, 0, 7, 40, 24, },
++	{ 0, 1, 0, 7, 44, 24, },
++	{ 2, 1, 0, 7, 44, 24, },
++	{ 1, 1, 0, 7, 44, 24, },
++	{ 0, 1, 0, 7, 48, 24, },
++	{ 2, 1, 0, 7, 48, 24, },
++	{ 1, 1, 0, 7, 48, 24, },
++	{ 0, 1, 0, 7, 52, 24, },
++	{ 2, 1, 0, 7, 52, 24, },
++	{ 1, 1, 0, 7, 52, 24, },
++	{ 0, 1, 0, 7, 56, 24, },
++	{ 2, 1, 0, 7, 56, 24, },
++	{ 1, 1, 0, 7, 56, 24, },
++	{ 0, 1, 0, 7, 60, 24, },
++	{ 2, 1, 0, 7, 60, 24, },
++	{ 1, 1, 0, 7, 60, 24, },
++	{ 0, 1, 0, 7, 64, 20, },
++	{ 2, 1, 0, 7, 64, 24, },
++	{ 1, 1, 0, 7, 64, 24, },
++	{ 0, 1, 0, 7, 100, 20, },
++	{ 2, 1, 0, 7, 100, 24, },
++	{ 1, 1, 0, 7, 100, 24, },
++	{ 0, 1, 0, 7, 104, 24, },
++	{ 2, 1, 0, 7, 104, 24, },
++	{ 1, 1, 0, 7, 104, 24, },
++	{ 0, 1, 0, 7, 108, 24, },
++	{ 2, 1, 0, 7, 108, 24, },
++	{ 1, 1, 0, 7, 108, 24, },
++	{ 0, 1, 0, 7, 112, 24, },
++	{ 2, 1, 0, 7, 112, 24, },
++	{ 1, 1, 0, 7, 112, 24, },
++	{ 0, 1, 0, 7, 116, 24, },
++	{ 2, 1, 0, 7, 116, 24, },
++	{ 1, 1, 0, 7, 116, 24, },
++	{ 0, 1, 0, 7, 120, 24, },
++	{ 2, 1, 0, 7, 120, 24, },
++	{ 1, 1, 0, 7, 120, 24, },
++	{ 0, 1, 0, 7, 124, 24, },
++	{ 2, 1, 0, 7, 124, 24, },
++	{ 1, 1, 0, 7, 124, 24, },
++	{ 0, 1, 0, 7, 128, 24, },
++	{ 2, 1, 0, 7, 128, 24, },
++	{ 1, 1, 0, 7, 128, 24, },
++	{ 0, 1, 0, 7, 132, 24, },
++	{ 2, 1, 0, 7, 132, 24, },
++	{ 1, 1, 0, 7, 132, 24, },
++	{ 0, 1, 0, 7, 136, 24, },
++	{ 2, 1, 0, 7, 136, 24, },
++	{ 1, 1, 0, 7, 136, 24, },
++	{ 0, 1, 0, 7, 140, 20, },
++	{ 2, 1, 0, 7, 140, 24, },
++	{ 1, 1, 0, 7, 140, 24, },
++	{ 0, 1, 0, 7, 149, 20, },
++	{ 2, 1, 0, 7, 149, 24, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 24, },
++	{ 2, 1, 0, 7, 153, 24, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 24, },
++	{ 2, 1, 0, 7, 157, 24, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 24, },
++	{ 2, 1, 0, 7, 161, 24, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 24, },
++	{ 2, 1, 0, 7, 165, 24, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 26, },
++	{ 2, 1, 1, 2, 38, 32, },
++	{ 1, 1, 1, 2, 38, 32, },
++	{ 0, 1, 1, 2, 46, 32, },
++	{ 2, 1, 1, 2, 46, 32, },
++	{ 1, 1, 1, 2, 46, 32, },
++	{ 0, 1, 1, 2, 54, 32, },
++	{ 2, 1, 1, 2, 54, 32, },
++	{ 1, 1, 1, 2, 54, 32, },
++	{ 0, 1, 1, 2, 62, 26, },
++	{ 2, 1, 1, 2, 62, 32, },
++	{ 1, 1, 1, 2, 62, 32, },
++	{ 0, 1, 1, 2, 102, 26, },
++	{ 2, 1, 1, 2, 102, 32, },
++	{ 1, 1, 1, 2, 102, 32, },
++	{ 0, 1, 1, 2, 110, 32, },
++	{ 2, 1, 1, 2, 110, 32, },
++	{ 1, 1, 1, 2, 110, 32, },
++	{ 0, 1, 1, 2, 118, 32, },
++	{ 2, 1, 1, 2, 118, 32, },
++	{ 1, 1, 1, 2, 118, 32, },
++	{ 0, 1, 1, 2, 126, 32, },
++	{ 2, 1, 1, 2, 126, 32, },
++	{ 1, 1, 1, 2, 126, 32, },
++	{ 0, 1, 1, 2, 134, 32, },
++	{ 2, 1, 1, 2, 134, 32, },
++	{ 1, 1, 1, 2, 134, 32, },
++	{ 0, 1, 1, 2, 151, 26, },
++	{ 2, 1, 1, 2, 151, 32, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 32, },
++	{ 2, 1, 1, 2, 159, 32, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 24, },
++	{ 2, 1, 1, 3, 38, 28, },
++	{ 1, 1, 1, 3, 38, 28, },
++	{ 0, 1, 1, 3, 46, 28, },
++	{ 2, 1, 1, 3, 46, 28, },
++	{ 1, 1, 1, 3, 46, 28, },
++	{ 0, 1, 1, 3, 54, 28, },
++	{ 2, 1, 1, 3, 54, 28, },
++	{ 1, 1, 1, 3, 54, 28, },
++	{ 0, 1, 1, 3, 62, 24, },
++	{ 2, 1, 1, 3, 62, 28, },
++	{ 1, 1, 1, 3, 62, 28, },
++	{ 0, 1, 1, 3, 102, 24, },
++	{ 2, 1, 1, 3, 102, 28, },
++	{ 1, 1, 1, 3, 102, 28, },
++	{ 0, 1, 1, 3, 110, 28, },
++	{ 2, 1, 1, 3, 110, 28, },
++	{ 1, 1, 1, 3, 110, 28, },
++	{ 0, 1, 1, 3, 118, 28, },
++	{ 2, 1, 1, 3, 118, 28, },
++	{ 1, 1, 1, 3, 118, 28, },
++	{ 0, 1, 1, 3, 126, 28, },
++	{ 2, 1, 1, 3, 126, 28, },
++	{ 1, 1, 1, 3, 126, 28, },
++	{ 0, 1, 1, 3, 134, 28, },
++	{ 2, 1, 1, 3, 134, 28, },
++	{ 1, 1, 1, 3, 134, 28, },
++	{ 0, 1, 1, 3, 151, 24, },
++	{ 2, 1, 1, 3, 151, 28, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 28, },
++	{ 2, 1, 1, 3, 159, 28, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 20, },
++	{ 2, 1, 1, 6, 38, 26, },
++	{ 1, 1, 1, 6, 38, 26, },
++	{ 0, 1, 1, 6, 46, 26, },
++	{ 2, 1, 1, 6, 46, 26, },
++	{ 1, 1, 1, 6, 46, 26, },
++	{ 0, 1, 1, 6, 54, 26, },
++	{ 2, 1, 1, 6, 54, 26, },
++	{ 1, 1, 1, 6, 54, 26, },
++	{ 0, 1, 1, 6, 62, 20, },
++	{ 2, 1, 1, 6, 62, 26, },
++	{ 1, 1, 1, 6, 62, 26, },
++	{ 0, 1, 1, 6, 102, 20, },
++	{ 2, 1, 1, 6, 102, 26, },
++	{ 1, 1, 1, 6, 102, 26, },
++	{ 0, 1, 1, 6, 110, 26, },
++	{ 2, 1, 1, 6, 110, 26, },
++	{ 1, 1, 1, 6, 110, 26, },
++	{ 0, 1, 1, 6, 118, 26, },
++	{ 2, 1, 1, 6, 118, 26, },
++	{ 1, 1, 1, 6, 118, 26, },
++	{ 0, 1, 1, 6, 126, 26, },
++	{ 2, 1, 1, 6, 126, 26, },
++	{ 1, 1, 1, 6, 126, 26, },
++	{ 0, 1, 1, 6, 134, 26, },
++	{ 2, 1, 1, 6, 134, 26, },
++	{ 1, 1, 1, 6, 134, 26, },
++	{ 0, 1, 1, 6, 151, 20, },
++	{ 2, 1, 1, 6, 151, 26, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 26, },
++	{ 2, 1, 1, 6, 159, 26, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 18, },
++	{ 2, 1, 1, 7, 38, 24, },
++	{ 1, 1, 1, 7, 38, 24, },
++	{ 0, 1, 1, 7, 46, 24, },
++	{ 2, 1, 1, 7, 46, 24, },
++	{ 1, 1, 1, 7, 46, 24, },
++	{ 0, 1, 1, 7, 54, 24, },
++	{ 2, 1, 1, 7, 54, 24, },
++	{ 1, 1, 1, 7, 54, 24, },
++	{ 0, 1, 1, 7, 62, 18, },
++	{ 2, 1, 1, 7, 62, 24, },
++	{ 1, 1, 1, 7, 62, 24, },
++	{ 0, 1, 1, 7, 102, 18, },
++	{ 2, 1, 1, 7, 102, 24, },
++	{ 1, 1, 1, 7, 102, 24, },
++	{ 0, 1, 1, 7, 110, 24, },
++	{ 2, 1, 1, 7, 110, 24, },
++	{ 1, 1, 1, 7, 110, 24, },
++	{ 0, 1, 1, 7, 118, 24, },
++	{ 2, 1, 1, 7, 118, 24, },
++	{ 1, 1, 1, 7, 118, 24, },
++	{ 0, 1, 1, 7, 126, 24, },
++	{ 2, 1, 1, 7, 126, 24, },
++	{ 1, 1, 1, 7, 126, 24, },
++	{ 0, 1, 1, 7, 134, 24, },
++	{ 2, 1, 1, 7, 134, 24, },
++	{ 1, 1, 1, 7, 134, 24, },
++	{ 0, 1, 1, 7, 151, 18, },
++	{ 2, 1, 1, 7, 151, 24, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 24, },
++	{ 2, 1, 1, 7, 159, 24, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 22, },
++	{ 2, 1, 2, 4, 42, 30, },
++	{ 1, 1, 2, 4, 42, 30, },
++	{ 0, 1, 2, 4, 58, 22, },
++	{ 2, 1, 2, 4, 58, 30, },
++	{ 1, 1, 2, 4, 58, 30, },
++	{ 0, 1, 2, 4, 106, 22, },
++	{ 2, 1, 2, 4, 106, 30, },
++	{ 1, 1, 2, 4, 106, 30, },
++	{ 0, 1, 2, 4, 122, 30, },
++	{ 2, 1, 2, 4, 122, 30, },
++	{ 1, 1, 2, 4, 122, 30, },
++	{ 0, 1, 2, 4, 155, 22, },
++	{ 2, 1, 2, 4, 155, 30, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 20, },
++	{ 2, 1, 2, 5, 42, 28, },
++	{ 1, 1, 2, 5, 42, 28, },
++	{ 0, 1, 2, 5, 58, 20, },
++	{ 2, 1, 2, 5, 58, 28, },
++	{ 1, 1, 2, 5, 58, 28, },
++	{ 0, 1, 2, 5, 106, 20, },
++	{ 2, 1, 2, 5, 106, 28, },
++	{ 1, 1, 2, 5, 106, 28, },
++	{ 0, 1, 2, 5, 122, 28, },
++	{ 2, 1, 2, 5, 122, 28, },
++	{ 1, 1, 2, 5, 122, 28, },
++	{ 0, 1, 2, 5, 155, 20, },
++	{ 2, 1, 2, 5, 155, 28, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 18, },
++	{ 2, 1, 2, 8, 42, 26, },
++	{ 1, 1, 2, 8, 42, 26, },
++	{ 0, 1, 2, 8, 58, 18, },
++	{ 2, 1, 2, 8, 58, 26, },
++	{ 1, 1, 2, 8, 58, 26, },
++	{ 0, 1, 2, 8, 106, 18, },
++	{ 2, 1, 2, 8, 106, 26, },
++	{ 1, 1, 2, 8, 106, 26, },
++	{ 0, 1, 2, 8, 122, 26, },
++	{ 2, 1, 2, 8, 122, 26, },
++	{ 1, 1, 2, 8, 122, 26, },
++	{ 0, 1, 2, 8, 155, 18, },
++	{ 2, 1, 2, 8, 155, 26, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 16, },
++	{ 2, 1, 2, 9, 42, 24, },
++	{ 1, 1, 2, 9, 42, 24, },
++	{ 0, 1, 2, 9, 58, 16, },
++	{ 2, 1, 2, 9, 58, 24, },
++	{ 1, 1, 2, 9, 58, 24, },
++	{ 0, 1, 2, 9, 106, 16, },
++	{ 2, 1, 2, 9, 106, 24, },
++	{ 1, 1, 2, 9, 106, 24, },
++	{ 0, 1, 2, 9, 122, 24, },
++	{ 2, 1, 2, 9, 122, 24, },
++	{ 1, 1, 2, 9, 122, 24, },
++	{ 0, 1, 2, 9, 155, 16, },
++	{ 2, 1, 2, 9, 155, 24, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type0);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type1[] = {
++		{ 0, 0, 0, 0, 1, 34, },
++	{ 2, 0, 0, 0, 1, 32, },
++	{ 1, 0, 0, 0, 1, 32, },
++	{ 0, 0, 0, 0, 2, 34, },
++	{ 2, 0, 0, 0, 2, 32, },
++	{ 1, 0, 0, 0, 2, 32, },
++	{ 0, 0, 0, 0, 3, 34, },
++	{ 2, 0, 0, 0, 3, 32, },
++	{ 1, 0, 0, 0, 3, 32, },
++	{ 0, 0, 0, 0, 4, 34, },
++	{ 2, 0, 0, 0, 4, 32, },
++	{ 1, 0, 0, 0, 4, 32, },
++	{ 0, 0, 0, 0, 5, 34, },
++	{ 2, 0, 0, 0, 5, 32, },
++	{ 1, 0, 0, 0, 5, 32, },
++	{ 0, 0, 0, 0, 6, 34, },
++	{ 2, 0, 0, 0, 6, 32, },
++	{ 1, 0, 0, 0, 6, 32, },
++	{ 0, 0, 0, 0, 7, 34, },
++	{ 2, 0, 0, 0, 7, 32, },
++	{ 1, 0, 0, 0, 7, 32, },
++	{ 0, 0, 0, 0, 8, 34, },
++	{ 2, 0, 0, 0, 8, 32, },
++	{ 1, 0, 0, 0, 8, 32, },
++	{ 0, 0, 0, 0, 9, 34, },
++	{ 2, 0, 0, 0, 9, 32, },
++	{ 1, 0, 0, 0, 9, 32, },
++	{ 0, 0, 0, 0, 10, 34, },
++	{ 2, 0, 0, 0, 10, 32, },
++	{ 1, 0, 0, 0, 10, 32, },
++	{ 0, 0, 0, 0, 11, 34, },
++	{ 2, 0, 0, 0, 11, 32, },
++	{ 1, 0, 0, 0, 11, 32, },
++	{ 0, 0, 0, 0, 12, 24, },
++	{ 2, 0, 0, 0, 12, 32, },
++	{ 1, 0, 0, 0, 12, 32, },
++	{ 0, 0, 0, 0, 13, 16, },
++	{ 2, 0, 0, 0, 13, 32, },
++	{ 1, 0, 0, 0, 13, 32, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 32, },
++	{ 0, 0, 0, 1, 1, 30, },
++	{ 2, 0, 0, 1, 1, 32, },
++	{ 1, 0, 0, 1, 1, 32, },
++	{ 0, 0, 0, 1, 2, 32, },
++	{ 2, 0, 0, 1, 2, 32, },
++	{ 1, 0, 0, 1, 2, 32, },
++	{ 0, 0, 0, 1, 3, 32, },
++	{ 2, 0, 0, 1, 3, 32, },
++	{ 1, 0, 0, 1, 3, 32, },
++	{ 0, 0, 0, 1, 4, 32, },
++	{ 2, 0, 0, 1, 4, 32, },
++	{ 1, 0, 0, 1, 4, 32, },
++	{ 0, 0, 0, 1, 5, 32, },
++	{ 2, 0, 0, 1, 5, 32, },
++	{ 1, 0, 0, 1, 5, 32, },
++	{ 0, 0, 0, 1, 6, 32, },
++	{ 2, 0, 0, 1, 6, 32, },
++	{ 1, 0, 0, 1, 6, 32, },
++	{ 0, 0, 0, 1, 7, 32, },
++	{ 2, 0, 0, 1, 7, 32, },
++	{ 1, 0, 0, 1, 7, 32, },
++	{ 0, 0, 0, 1, 8, 32, },
++	{ 2, 0, 0, 1, 8, 32, },
++	{ 1, 0, 0, 1, 8, 32, },
++	{ 0, 0, 0, 1, 9, 32, },
++	{ 2, 0, 0, 1, 9, 32, },
++	{ 1, 0, 0, 1, 9, 32, },
++	{ 0, 0, 0, 1, 10, 32, },
++	{ 2, 0, 0, 1, 10, 32, },
++	{ 1, 0, 0, 1, 10, 32, },
++	{ 0, 0, 0, 1, 11, 30, },
++	{ 2, 0, 0, 1, 11, 32, },
++	{ 1, 0, 0, 1, 11, 32, },
++	{ 0, 0, 0, 1, 12, 18, },
++	{ 2, 0, 0, 1, 12, 32, },
++	{ 1, 0, 0, 1, 12, 32, },
++	{ 0, 0, 0, 1, 13, 8, },
++	{ 2, 0, 0, 1, 13, 32, },
++	{ 1, 0, 0, 1, 13, 32, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 28, },
++	{ 2, 0, 0, 2, 1, 32, },
++	{ 1, 0, 0, 2, 1, 32, },
++	{ 0, 0, 0, 2, 2, 32, },
++	{ 2, 0, 0, 2, 2, 32, },
++	{ 1, 0, 0, 2, 2, 32, },
++	{ 0, 0, 0, 2, 3, 32, },
++	{ 2, 0, 0, 2, 3, 32, },
++	{ 1, 0, 0, 2, 3, 32, },
++	{ 0, 0, 0, 2, 4, 32, },
++	{ 2, 0, 0, 2, 4, 32, },
++	{ 1, 0, 0, 2, 4, 32, },
++	{ 0, 0, 0, 2, 5, 32, },
++	{ 2, 0, 0, 2, 5, 32, },
++	{ 1, 0, 0, 2, 5, 32, },
++	{ 0, 0, 0, 2, 6, 32, },
++	{ 2, 0, 0, 2, 6, 32, },
++	{ 1, 0, 0, 2, 6, 32, },
++	{ 0, 0, 0, 2, 7, 32, },
++	{ 2, 0, 0, 2, 7, 32, },
++	{ 1, 0, 0, 2, 7, 32, },
++	{ 0, 0, 0, 2, 8, 32, },
++	{ 2, 0, 0, 2, 8, 32, },
++	{ 1, 0, 0, 2, 8, 32, },
++	{ 0, 0, 0, 2, 9, 32, },
++	{ 2, 0, 0, 2, 9, 32, },
++	{ 1, 0, 0, 2, 9, 32, },
++	{ 0, 0, 0, 2, 10, 32, },
++	{ 2, 0, 0, 2, 10, 32, },
++	{ 1, 0, 0, 2, 10, 32, },
++	{ 0, 0, 0, 2, 11, 28, },
++	{ 2, 0, 0, 2, 11, 32, },
++	{ 1, 0, 0, 2, 11, 32, },
++	{ 0, 0, 0, 2, 12, 16, },
++	{ 2, 0, 0, 2, 12, 32, },
++	{ 1, 0, 0, 2, 12, 32, },
++	{ 0, 0, 0, 2, 13, 6, },
++	{ 2, 0, 0, 2, 13, 32, },
++	{ 1, 0, 0, 2, 13, 32, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 26, },
++	{ 2, 0, 0, 3, 1, 30, },
++	{ 1, 0, 0, 3, 1, 30, },
++	{ 0, 0, 0, 3, 2, 30, },
++	{ 2, 0, 0, 3, 2, 30, },
++	{ 1, 0, 0, 3, 2, 30, },
++	{ 0, 0, 0, 3, 3, 30, },
++	{ 2, 0, 0, 3, 3, 30, },
++	{ 1, 0, 0, 3, 3, 30, },
++	{ 0, 0, 0, 3, 4, 30, },
++	{ 2, 0, 0, 3, 4, 30, },
++	{ 1, 0, 0, 3, 4, 30, },
++	{ 0, 0, 0, 3, 5, 30, },
++	{ 2, 0, 0, 3, 5, 30, },
++	{ 1, 0, 0, 3, 5, 30, },
++	{ 0, 0, 0, 3, 6, 30, },
++	{ 2, 0, 0, 3, 6, 30, },
++	{ 1, 0, 0, 3, 6, 30, },
++	{ 0, 0, 0, 3, 7, 30, },
++	{ 2, 0, 0, 3, 7, 30, },
++	{ 1, 0, 0, 3, 7, 30, },
++	{ 0, 0, 0, 3, 8, 30, },
++	{ 2, 0, 0, 3, 8, 30, },
++	{ 1, 0, 0, 3, 8, 30, },
++	{ 0, 0, 0, 3, 9, 30, },
++	{ 2, 0, 0, 3, 9, 30, },
++	{ 1, 0, 0, 3, 9, 30, },
++	{ 0, 0, 0, 3, 10, 30, },
++	{ 2, 0, 0, 3, 10, 30, },
++	{ 1, 0, 0, 3, 10, 30, },
++	{ 0, 0, 0, 3, 11, 26, },
++	{ 2, 0, 0, 3, 11, 30, },
++	{ 1, 0, 0, 3, 11, 30, },
++	{ 0, 0, 0, 3, 12, 14, },
++	{ 2, 0, 0, 3, 12, 30, },
++	{ 1, 0, 0, 3, 12, 30, },
++	{ 0, 0, 0, 3, 13, 4, },
++	{ 2, 0, 0, 3, 13, 30, },
++	{ 1, 0, 0, 3, 13, 30, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 24, },
++	{ 2, 0, 0, 6, 1, 28, },
++	{ 1, 0, 0, 6, 1, 28, },
++	{ 0, 0, 0, 6, 2, 28, },
++	{ 2, 0, 0, 6, 2, 28, },
++	{ 1, 0, 0, 6, 2, 28, },
++	{ 0, 0, 0, 6, 3, 28, },
++	{ 2, 0, 0, 6, 3, 28, },
++	{ 1, 0, 0, 6, 3, 28, },
++	{ 0, 0, 0, 6, 4, 28, },
++	{ 2, 0, 0, 6, 4, 28, },
++	{ 1, 0, 0, 6, 4, 28, },
++	{ 0, 0, 0, 6, 5, 28, },
++	{ 2, 0, 0, 6, 5, 28, },
++	{ 1, 0, 0, 6, 5, 28, },
++	{ 0, 0, 0, 6, 6, 28, },
++	{ 2, 0, 0, 6, 6, 28, },
++	{ 1, 0, 0, 6, 6, 28, },
++	{ 0, 0, 0, 6, 7, 28, },
++	{ 2, 0, 0, 6, 7, 28, },
++	{ 1, 0, 0, 6, 7, 28, },
++	{ 0, 0, 0, 6, 8, 28, },
++	{ 2, 0, 0, 6, 8, 28, },
++	{ 1, 0, 0, 6, 8, 28, },
++	{ 0, 0, 0, 6, 9, 28, },
++	{ 2, 0, 0, 6, 9, 28, },
++	{ 1, 0, 0, 6, 9, 28, },
++	{ 0, 0, 0, 6, 10, 28, },
++	{ 2, 0, 0, 6, 10, 28, },
++	{ 1, 0, 0, 6, 10, 28, },
++	{ 0, 0, 0, 6, 11, 24, },
++	{ 2, 0, 0, 6, 11, 28, },
++	{ 1, 0, 0, 6, 11, 28, },
++	{ 0, 0, 0, 6, 12, 14, },
++	{ 2, 0, 0, 6, 12, 28, },
++	{ 1, 0, 0, 6, 12, 28, },
++	{ 0, 0, 0, 6, 13, 4, },
++	{ 2, 0, 0, 6, 13, 28, },
++	{ 1, 0, 0, 6, 13, 28, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 22, },
++	{ 2, 0, 0, 7, 1, 26, },
++	{ 1, 0, 0, 7, 1, 26, },
++	{ 0, 0, 0, 7, 2, 26, },
++	{ 2, 0, 0, 7, 2, 26, },
++	{ 1, 0, 0, 7, 2, 26, },
++	{ 0, 0, 0, 7, 3, 26, },
++	{ 2, 0, 0, 7, 3, 26, },
++	{ 1, 0, 0, 7, 3, 26, },
++	{ 0, 0, 0, 7, 4, 26, },
++	{ 2, 0, 0, 7, 4, 26, },
++	{ 1, 0, 0, 7, 4, 26, },
++	{ 0, 0, 0, 7, 5, 26, },
++	{ 2, 0, 0, 7, 5, 26, },
++	{ 1, 0, 0, 7, 5, 26, },
++	{ 0, 0, 0, 7, 6, 26, },
++	{ 2, 0, 0, 7, 6, 26, },
++	{ 1, 0, 0, 7, 6, 26, },
++	{ 0, 0, 0, 7, 7, 26, },
++	{ 2, 0, 0, 7, 7, 26, },
++	{ 1, 0, 0, 7, 7, 26, },
++	{ 0, 0, 0, 7, 8, 26, },
++	{ 2, 0, 0, 7, 8, 26, },
++	{ 1, 0, 0, 7, 8, 26, },
++	{ 0, 0, 0, 7, 9, 26, },
++	{ 2, 0, 0, 7, 9, 26, },
++	{ 1, 0, 0, 7, 9, 26, },
++	{ 0, 0, 0, 7, 10, 26, },
++	{ 2, 0, 0, 7, 10, 26, },
++	{ 1, 0, 0, 7, 10, 26, },
++	{ 0, 0, 0, 7, 11, 22, },
++	{ 2, 0, 0, 7, 11, 26, },
++	{ 1, 0, 0, 7, 11, 26, },
++	{ 0, 0, 0, 7, 12, 14, },
++	{ 2, 0, 0, 7, 12, 26, },
++	{ 1, 0, 0, 7, 12, 26, },
++	{ 0, 0, 0, 7, 13, 4, },
++	{ 2, 0, 0, 7, 13, 26, },
++	{ 1, 0, 0, 7, 13, 26, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 28, },
++	{ 2, 0, 1, 2, 3, 32, },
++	{ 1, 0, 1, 2, 3, 32, },
++	{ 0, 0, 1, 2, 4, 32, },
++	{ 2, 0, 1, 2, 4, 32, },
++	{ 1, 0, 1, 2, 4, 32, },
++	{ 0, 0, 1, 2, 5, 32, },
++	{ 2, 0, 1, 2, 5, 32, },
++	{ 1, 0, 1, 2, 5, 32, },
++	{ 0, 0, 1, 2, 6, 32, },
++	{ 2, 0, 1, 2, 6, 32, },
++	{ 1, 0, 1, 2, 6, 32, },
++	{ 0, 0, 1, 2, 7, 32, },
++	{ 2, 0, 1, 2, 7, 32, },
++	{ 1, 0, 1, 2, 7, 32, },
++	{ 0, 0, 1, 2, 8, 32, },
++	{ 2, 0, 1, 2, 8, 32, },
++	{ 1, 0, 1, 2, 8, 32, },
++	{ 0, 0, 1, 2, 9, 32, },
++	{ 2, 0, 1, 2, 9, 32, },
++	{ 1, 0, 1, 2, 9, 32, },
++	{ 0, 0, 1, 2, 10, 32, },
++	{ 2, 0, 1, 2, 10, 32, },
++	{ 1, 0, 1, 2, 10, 32, },
++	{ 0, 0, 1, 2, 11, 28, },
++	{ 2, 0, 1, 2, 11, 32, },
++	{ 1, 0, 1, 2, 11, 32, },
++	{ 0, 0, 1, 2, 12, 16, },
++	{ 2, 0, 1, 2, 12, 32, },
++	{ 1, 0, 1, 2, 12, 32, },
++	{ 0, 0, 1, 2, 13, 10, },
++	{ 2, 0, 1, 2, 13, 32, },
++	{ 1, 0, 1, 2, 13, 32, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 26, },
++	{ 2, 0, 1, 3, 3, 30, },
++	{ 1, 0, 1, 3, 3, 30, },
++	{ 0, 0, 1, 3, 4, 30, },
++	{ 2, 0, 1, 3, 4, 30, },
++	{ 1, 0, 1, 3, 4, 30, },
++	{ 0, 0, 1, 3, 5, 30, },
++	{ 2, 0, 1, 3, 5, 30, },
++	{ 1, 0, 1, 3, 5, 30, },
++	{ 0, 0, 1, 3, 6, 30, },
++	{ 2, 0, 1, 3, 6, 30, },
++	{ 1, 0, 1, 3, 6, 30, },
++	{ 0, 0, 1, 3, 7, 30, },
++	{ 2, 0, 1, 3, 7, 30, },
++	{ 1, 0, 1, 3, 7, 30, },
++	{ 0, 0, 1, 3, 8, 30, },
++	{ 2, 0, 1, 3, 8, 30, },
++	{ 1, 0, 1, 3, 8, 30, },
++	{ 0, 0, 1, 3, 9, 30, },
++	{ 2, 0, 1, 3, 9, 30, },
++	{ 1, 0, 1, 3, 9, 30, },
++	{ 0, 0, 1, 3, 10, 30, },
++	{ 2, 0, 1, 3, 10, 30, },
++	{ 1, 0, 1, 3, 10, 30, },
++	{ 0, 0, 1, 3, 11, 26, },
++	{ 2, 0, 1, 3, 11, 30, },
++	{ 1, 0, 1, 3, 11, 30, },
++	{ 0, 0, 1, 3, 12, 14, },
++	{ 2, 0, 1, 3, 12, 30, },
++	{ 1, 0, 1, 3, 12, 30, },
++	{ 0, 0, 1, 3, 13, 8, },
++	{ 2, 0, 1, 3, 13, 30, },
++	{ 1, 0, 1, 3, 13, 30, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 24, },
++	{ 2, 0, 1, 6, 3, 28, },
++	{ 1, 0, 1, 6, 3, 28, },
++	{ 0, 0, 1, 6, 4, 28, },
++	{ 2, 0, 1, 6, 4, 28, },
++	{ 1, 0, 1, 6, 4, 28, },
++	{ 0, 0, 1, 6, 5, 28, },
++	{ 2, 0, 1, 6, 5, 28, },
++	{ 1, 0, 1, 6, 5, 28, },
++	{ 0, 0, 1, 6, 6, 28, },
++	{ 2, 0, 1, 6, 6, 28, },
++	{ 1, 0, 1, 6, 6, 28, },
++	{ 0, 0, 1, 6, 7, 28, },
++	{ 2, 0, 1, 6, 7, 28, },
++	{ 1, 0, 1, 6, 7, 28, },
++	{ 0, 0, 1, 6, 8, 28, },
++	{ 2, 0, 1, 6, 8, 28, },
++	{ 1, 0, 1, 6, 8, 28, },
++	{ 0, 0, 1, 6, 9, 28, },
++	{ 2, 0, 1, 6, 9, 28, },
++	{ 1, 0, 1, 6, 9, 28, },
++	{ 0, 0, 1, 6, 10, 28, },
++	{ 2, 0, 1, 6, 10, 28, },
++	{ 1, 0, 1, 6, 10, 28, },
++	{ 0, 0, 1, 6, 11, 24, },
++	{ 2, 0, 1, 6, 11, 28, },
++	{ 1, 0, 1, 6, 11, 28, },
++	{ 0, 0, 1, 6, 12, 14, },
++	{ 2, 0, 1, 6, 12, 28, },
++	{ 1, 0, 1, 6, 12, 28, },
++	{ 0, 0, 1, 6, 13, 8, },
++	{ 2, 0, 1, 6, 13, 28, },
++	{ 1, 0, 1, 6, 13, 28, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 22, },
++	{ 2, 0, 1, 7, 3, 26, },
++	{ 1, 0, 1, 7, 3, 26, },
++	{ 0, 0, 1, 7, 4, 26, },
++	{ 2, 0, 1, 7, 4, 26, },
++	{ 1, 0, 1, 7, 4, 26, },
++	{ 0, 0, 1, 7, 5, 26, },
++	{ 2, 0, 1, 7, 5, 26, },
++	{ 1, 0, 1, 7, 5, 26, },
++	{ 0, 0, 1, 7, 6, 26, },
++	{ 2, 0, 1, 7, 6, 26, },
++	{ 1, 0, 1, 7, 6, 26, },
++	{ 0, 0, 1, 7, 7, 26, },
++	{ 2, 0, 1, 7, 7, 26, },
++	{ 1, 0, 1, 7, 7, 26, },
++	{ 0, 0, 1, 7, 8, 26, },
++	{ 2, 0, 1, 7, 8, 26, },
++	{ 1, 0, 1, 7, 8, 26, },
++	{ 0, 0, 1, 7, 9, 26, },
++	{ 2, 0, 1, 7, 9, 26, },
++	{ 1, 0, 1, 7, 9, 26, },
++	{ 0, 0, 1, 7, 10, 26, },
++	{ 2, 0, 1, 7, 10, 26, },
++	{ 1, 0, 1, 7, 10, 26, },
++	{ 0, 0, 1, 7, 11, 22, },
++	{ 2, 0, 1, 7, 11, 26, },
++	{ 1, 0, 1, 7, 11, 26, },
++	{ 0, 0, 1, 7, 12, 14, },
++	{ 2, 0, 1, 7, 12, 26, },
++	{ 1, 0, 1, 7, 12, 26, },
++	{ 0, 0, 1, 7, 13, 8, },
++	{ 2, 0, 1, 7, 13, 26, },
++	{ 1, 0, 1, 7, 13, 26, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 28, },
++	{ 2, 1, 0, 1, 36, 32, },
++	{ 1, 1, 0, 1, 36, 32, },
++	{ 0, 1, 0, 1, 40, 32, },
++	{ 2, 1, 0, 1, 40, 32, },
++	{ 1, 1, 0, 1, 40, 32, },
++	{ 0, 1, 0, 1, 44, 32, },
++	{ 2, 1, 0, 1, 44, 32, },
++	{ 1, 1, 0, 1, 44, 32, },
++	{ 0, 1, 0, 1, 48, 32, },
++	{ 2, 1, 0, 1, 48, 32, },
++	{ 1, 1, 0, 1, 48, 32, },
++	{ 0, 1, 0, 1, 52, 32, },
++	{ 2, 1, 0, 1, 52, 32, },
++	{ 1, 1, 0, 1, 52, 32, },
++	{ 0, 1, 0, 1, 56, 32, },
++	{ 2, 1, 0, 1, 56, 32, },
++	{ 1, 1, 0, 1, 56, 32, },
++	{ 0, 1, 0, 1, 60, 32, },
++	{ 2, 1, 0, 1, 60, 32, },
++	{ 1, 1, 0, 1, 60, 32, },
++	{ 0, 1, 0, 1, 64, 30, },
++	{ 2, 1, 0, 1, 64, 32, },
++	{ 1, 1, 0, 1, 64, 32, },
++	{ 0, 1, 0, 1, 100, 28, },
++	{ 2, 1, 0, 1, 100, 32, },
++	{ 1, 1, 0, 1, 100, 32, },
++	{ 0, 1, 0, 1, 104, 32, },
++	{ 2, 1, 0, 1, 104, 32, },
++	{ 1, 1, 0, 1, 104, 32, },
++	{ 0, 1, 0, 1, 108, 32, },
++	{ 2, 1, 0, 1, 108, 32, },
++	{ 1, 1, 0, 1, 108, 32, },
++	{ 0, 1, 0, 1, 112, 32, },
++	{ 2, 1, 0, 1, 112, 32, },
++	{ 1, 1, 0, 1, 112, 32, },
++	{ 0, 1, 0, 1, 116, 32, },
++	{ 2, 1, 0, 1, 116, 32, },
++	{ 1, 1, 0, 1, 116, 32, },
++	{ 0, 1, 0, 1, 120, 32, },
++	{ 2, 1, 0, 1, 120, 32, },
++	{ 1, 1, 0, 1, 120, 32, },
++	{ 0, 1, 0, 1, 124, 32, },
++	{ 2, 1, 0, 1, 124, 32, },
++	{ 1, 1, 0, 1, 124, 32, },
++	{ 0, 1, 0, 1, 128, 32, },
++	{ 2, 1, 0, 1, 128, 32, },
++	{ 1, 1, 0, 1, 128, 32, },
++	{ 0, 1, 0, 1, 132, 32, },
++	{ 2, 1, 0, 1, 132, 32, },
++	{ 1, 1, 0, 1, 132, 32, },
++	{ 0, 1, 0, 1, 136, 32, },
++	{ 2, 1, 0, 1, 136, 32, },
++	{ 1, 1, 0, 1, 136, 32, },
++	{ 0, 1, 0, 1, 140, 28, },
++	{ 2, 1, 0, 1, 140, 32, },
++	{ 1, 1, 0, 1, 140, 32, },
++	{ 0, 1, 0, 1, 149, 28, },
++	{ 2, 1, 0, 1, 149, 32, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 32, },
++	{ 2, 1, 0, 1, 153, 32, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 32, },
++	{ 2, 1, 0, 1, 157, 32, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 32, },
++	{ 2, 1, 0, 1, 161, 32, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 32, },
++	{ 2, 1, 0, 1, 165, 32, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 28, },
++	{ 2, 1, 0, 2, 36, 32, },
++	{ 1, 1, 0, 2, 36, 32, },
++	{ 0, 1, 0, 2, 40, 32, },
++	{ 2, 1, 0, 2, 40, 32, },
++	{ 1, 1, 0, 2, 40, 32, },
++	{ 0, 1, 0, 2, 44, 32, },
++	{ 2, 1, 0, 2, 44, 32, },
++	{ 1, 1, 0, 2, 44, 32, },
++	{ 0, 1, 0, 2, 48, 32, },
++	{ 2, 1, 0, 2, 48, 32, },
++	{ 1, 1, 0, 2, 48, 32, },
++	{ 0, 1, 0, 2, 52, 32, },
++	{ 2, 1, 0, 2, 52, 32, },
++	{ 1, 1, 0, 2, 52, 32, },
++	{ 0, 1, 0, 2, 56, 32, },
++	{ 2, 1, 0, 2, 56, 32, },
++	{ 1, 1, 0, 2, 56, 32, },
++	{ 0, 1, 0, 2, 60, 32, },
++	{ 2, 1, 0, 2, 60, 32, },
++	{ 1, 1, 0, 2, 60, 32, },
++	{ 0, 1, 0, 2, 64, 30, },
++	{ 2, 1, 0, 2, 64, 32, },
++	{ 1, 1, 0, 2, 64, 32, },
++	{ 0, 1, 0, 2, 100, 28, },
++	{ 2, 1, 0, 2, 100, 32, },
++	{ 1, 1, 0, 2, 100, 32, },
++	{ 0, 1, 0, 2, 104, 32, },
++	{ 2, 1, 0, 2, 104, 32, },
++	{ 1, 1, 0, 2, 104, 32, },
++	{ 0, 1, 0, 2, 108, 32, },
++	{ 2, 1, 0, 2, 108, 32, },
++	{ 1, 1, 0, 2, 108, 32, },
++	{ 0, 1, 0, 2, 112, 32, },
++	{ 2, 1, 0, 2, 112, 32, },
++	{ 1, 1, 0, 2, 112, 32, },
++	{ 0, 1, 0, 2, 116, 32, },
++	{ 2, 1, 0, 2, 116, 32, },
++	{ 1, 1, 0, 2, 116, 32, },
++	{ 0, 1, 0, 2, 120, 32, },
++	{ 2, 1, 0, 2, 120, 32, },
++	{ 1, 1, 0, 2, 120, 32, },
++	{ 0, 1, 0, 2, 124, 32, },
++	{ 2, 1, 0, 2, 124, 32, },
++	{ 1, 1, 0, 2, 124, 32, },
++	{ 0, 1, 0, 2, 128, 32, },
++	{ 2, 1, 0, 2, 128, 32, },
++	{ 1, 1, 0, 2, 128, 32, },
++	{ 0, 1, 0, 2, 132, 32, },
++	{ 2, 1, 0, 2, 132, 32, },
++	{ 1, 1, 0, 2, 132, 32, },
++	{ 0, 1, 0, 2, 136, 32, },
++	{ 2, 1, 0, 2, 136, 32, },
++	{ 1, 1, 0, 2, 136, 32, },
++	{ 0, 1, 0, 2, 140, 28, },
++	{ 2, 1, 0, 2, 140, 32, },
++	{ 1, 1, 0, 2, 140, 32, },
++	{ 0, 1, 0, 2, 149, 28, },
++	{ 2, 1, 0, 2, 149, 32, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 32, },
++	{ 2, 1, 0, 2, 153, 32, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 32, },
++	{ 2, 1, 0, 2, 157, 32, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 32, },
++	{ 2, 1, 0, 2, 161, 32, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 32, },
++	{ 2, 1, 0, 2, 165, 32, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 26, },
++	{ 2, 1, 0, 3, 36, 30, },
++	{ 1, 1, 0, 3, 36, 30, },
++	{ 0, 1, 0, 3, 40, 30, },
++	{ 2, 1, 0, 3, 40, 30, },
++	{ 1, 1, 0, 3, 40, 30, },
++	{ 0, 1, 0, 3, 44, 30, },
++	{ 2, 1, 0, 3, 44, 30, },
++	{ 1, 1, 0, 3, 44, 30, },
++	{ 0, 1, 0, 3, 48, 30, },
++	{ 2, 1, 0, 3, 48, 30, },
++	{ 1, 1, 0, 3, 48, 30, },
++	{ 0, 1, 0, 3, 52, 30, },
++	{ 2, 1, 0, 3, 52, 30, },
++	{ 1, 1, 0, 3, 52, 30, },
++	{ 0, 1, 0, 3, 56, 30, },
++	{ 2, 1, 0, 3, 56, 30, },
++	{ 1, 1, 0, 3, 56, 30, },
++	{ 0, 1, 0, 3, 60, 30, },
++	{ 2, 1, 0, 3, 60, 30, },
++	{ 1, 1, 0, 3, 60, 30, },
++	{ 0, 1, 0, 3, 64, 28, },
++	{ 2, 1, 0, 3, 64, 30, },
++	{ 1, 1, 0, 3, 64, 30, },
++	{ 0, 1, 0, 3, 100, 28, },
++	{ 2, 1, 0, 3, 100, 30, },
++	{ 1, 1, 0, 3, 100, 30, },
++	{ 0, 1, 0, 3, 104, 30, },
++	{ 2, 1, 0, 3, 104, 30, },
++	{ 1, 1, 0, 3, 104, 30, },
++	{ 0, 1, 0, 3, 108, 30, },
++	{ 2, 1, 0, 3, 108, 30, },
++	{ 1, 1, 0, 3, 108, 30, },
++	{ 0, 1, 0, 3, 112, 30, },
++	{ 2, 1, 0, 3, 112, 30, },
++	{ 1, 1, 0, 3, 112, 30, },
++	{ 0, 1, 0, 3, 116, 30, },
++	{ 2, 1, 0, 3, 116, 30, },
++	{ 1, 1, 0, 3, 116, 30, },
++	{ 0, 1, 0, 3, 120, 30, },
++	{ 2, 1, 0, 3, 120, 30, },
++	{ 1, 1, 0, 3, 120, 30, },
++	{ 0, 1, 0, 3, 124, 30, },
++	{ 2, 1, 0, 3, 124, 30, },
++	{ 1, 1, 0, 3, 124, 30, },
++	{ 0, 1, 0, 3, 128, 30, },
++	{ 2, 1, 0, 3, 128, 30, },
++	{ 1, 1, 0, 3, 128, 30, },
++	{ 0, 1, 0, 3, 132, 30, },
++	{ 2, 1, 0, 3, 132, 30, },
++	{ 1, 1, 0, 3, 132, 30, },
++	{ 0, 1, 0, 3, 136, 30, },
++	{ 2, 1, 0, 3, 136, 30, },
++	{ 1, 1, 0, 3, 136, 30, },
++	{ 0, 1, 0, 3, 140, 26, },
++	{ 2, 1, 0, 3, 140, 30, },
++	{ 1, 1, 0, 3, 140, 30, },
++	{ 0, 1, 0, 3, 149, 26, },
++	{ 2, 1, 0, 3, 149, 30, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 30, },
++	{ 2, 1, 0, 3, 153, 30, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 30, },
++	{ 2, 1, 0, 3, 157, 30, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 30, },
++	{ 2, 1, 0, 3, 161, 30, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 30, },
++	{ 2, 1, 0, 3, 165, 30, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 24, },
++	{ 2, 1, 0, 6, 36, 28, },
++	{ 1, 1, 0, 6, 36, 28, },
++	{ 0, 1, 0, 6, 40, 28, },
++	{ 2, 1, 0, 6, 40, 28, },
++	{ 1, 1, 0, 6, 40, 28, },
++	{ 0, 1, 0, 6, 44, 28, },
++	{ 2, 1, 0, 6, 44, 28, },
++	{ 1, 1, 0, 6, 44, 28, },
++	{ 0, 1, 0, 6, 48, 28, },
++	{ 2, 1, 0, 6, 48, 28, },
++	{ 1, 1, 0, 6, 48, 28, },
++	{ 0, 1, 0, 6, 52, 28, },
++	{ 2, 1, 0, 6, 52, 28, },
++	{ 1, 1, 0, 6, 52, 28, },
++	{ 0, 1, 0, 6, 56, 28, },
++	{ 2, 1, 0, 6, 56, 28, },
++	{ 1, 1, 0, 6, 56, 28, },
++	{ 0, 1, 0, 6, 60, 28, },
++	{ 2, 1, 0, 6, 60, 28, },
++	{ 1, 1, 0, 6, 60, 28, },
++	{ 0, 1, 0, 6, 64, 26, },
++	{ 2, 1, 0, 6, 64, 28, },
++	{ 1, 1, 0, 6, 64, 28, },
++	{ 0, 1, 0, 6, 100, 24, },
++	{ 2, 1, 0, 6, 100, 28, },
++	{ 1, 1, 0, 6, 100, 28, },
++	{ 0, 1, 0, 6, 104, 28, },
++	{ 2, 1, 0, 6, 104, 28, },
++	{ 1, 1, 0, 6, 104, 28, },
++	{ 0, 1, 0, 6, 108, 28, },
++	{ 2, 1, 0, 6, 108, 28, },
++	{ 1, 1, 0, 6, 108, 28, },
++	{ 0, 1, 0, 6, 112, 28, },
++	{ 2, 1, 0, 6, 112, 28, },
++	{ 1, 1, 0, 6, 112, 28, },
++	{ 0, 1, 0, 6, 116, 28, },
++	{ 2, 1, 0, 6, 116, 28, },
++	{ 1, 1, 0, 6, 116, 28, },
++	{ 0, 1, 0, 6, 120, 28, },
++	{ 2, 1, 0, 6, 120, 28, },
++	{ 1, 1, 0, 6, 120, 28, },
++	{ 0, 1, 0, 6, 124, 28, },
++	{ 2, 1, 0, 6, 124, 28, },
++	{ 1, 1, 0, 6, 124, 28, },
++	{ 0, 1, 0, 6, 128, 28, },
++	{ 2, 1, 0, 6, 128, 28, },
++	{ 1, 1, 0, 6, 128, 28, },
++	{ 0, 1, 0, 6, 132, 28, },
++	{ 2, 1, 0, 6, 132, 28, },
++	{ 1, 1, 0, 6, 132, 28, },
++	{ 0, 1, 0, 6, 136, 28, },
++	{ 2, 1, 0, 6, 136, 28, },
++	{ 1, 1, 0, 6, 136, 28, },
++	{ 0, 1, 0, 6, 140, 24, },
++	{ 2, 1, 0, 6, 140, 28, },
++	{ 1, 1, 0, 6, 140, 28, },
++	{ 0, 1, 0, 6, 149, 24, },
++	{ 2, 1, 0, 6, 149, 28, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 28, },
++	{ 2, 1, 0, 6, 153, 28, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 28, },
++	{ 2, 1, 0, 6, 157, 28, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 28, },
++	{ 2, 1, 0, 6, 161, 28, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 28, },
++	{ 2, 1, 0, 6, 165, 28, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 22, },
++	{ 2, 1, 0, 7, 36, 26, },
++	{ 1, 1, 0, 7, 36, 26, },
++	{ 0, 1, 0, 7, 40, 26, },
++	{ 2, 1, 0, 7, 40, 26, },
++	{ 1, 1, 0, 7, 40, 26, },
++	{ 0, 1, 0, 7, 44, 26, },
++	{ 2, 1, 0, 7, 44, 26, },
++	{ 1, 1, 0, 7, 44, 26, },
++	{ 0, 1, 0, 7, 48, 26, },
++	{ 2, 1, 0, 7, 48, 26, },
++	{ 1, 1, 0, 7, 48, 26, },
++	{ 0, 1, 0, 7, 52, 26, },
++	{ 2, 1, 0, 7, 52, 26, },
++	{ 1, 1, 0, 7, 52, 26, },
++	{ 0, 1, 0, 7, 56, 26, },
++	{ 2, 1, 0, 7, 56, 26, },
++	{ 1, 1, 0, 7, 56, 26, },
++	{ 0, 1, 0, 7, 60, 26, },
++	{ 2, 1, 0, 7, 60, 26, },
++	{ 1, 1, 0, 7, 60, 26, },
++	{ 0, 1, 0, 7, 64, 24, },
++	{ 2, 1, 0, 7, 64, 26, },
++	{ 1, 1, 0, 7, 64, 26, },
++	{ 0, 1, 0, 7, 100, 22, },
++	{ 2, 1, 0, 7, 100, 26, },
++	{ 1, 1, 0, 7, 100, 26, },
++	{ 0, 1, 0, 7, 104, 26, },
++	{ 2, 1, 0, 7, 104, 26, },
++	{ 1, 1, 0, 7, 104, 26, },
++	{ 0, 1, 0, 7, 108, 26, },
++	{ 2, 1, 0, 7, 108, 26, },
++	{ 1, 1, 0, 7, 108, 26, },
++	{ 0, 1, 0, 7, 112, 26, },
++	{ 2, 1, 0, 7, 112, 26, },
++	{ 1, 1, 0, 7, 112, 26, },
++	{ 0, 1, 0, 7, 116, 26, },
++	{ 2, 1, 0, 7, 116, 26, },
++	{ 1, 1, 0, 7, 116, 26, },
++	{ 0, 1, 0, 7, 120, 26, },
++	{ 2, 1, 0, 7, 120, 26, },
++	{ 1, 1, 0, 7, 120, 26, },
++	{ 0, 1, 0, 7, 124, 26, },
++	{ 2, 1, 0, 7, 124, 26, },
++	{ 1, 1, 0, 7, 124, 26, },
++	{ 0, 1, 0, 7, 128, 26, },
++	{ 2, 1, 0, 7, 128, 26, },
++	{ 1, 1, 0, 7, 128, 26, },
++	{ 0, 1, 0, 7, 132, 26, },
++	{ 2, 1, 0, 7, 132, 26, },
++	{ 1, 1, 0, 7, 132, 26, },
++	{ 0, 1, 0, 7, 136, 26, },
++	{ 2, 1, 0, 7, 136, 26, },
++	{ 1, 1, 0, 7, 136, 26, },
++	{ 0, 1, 0, 7, 140, 22, },
++	{ 2, 1, 0, 7, 140, 26, },
++	{ 1, 1, 0, 7, 140, 26, },
++	{ 0, 1, 0, 7, 149, 22, },
++	{ 2, 1, 0, 7, 149, 26, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 26, },
++	{ 2, 1, 0, 7, 153, 26, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 26, },
++	{ 2, 1, 0, 7, 157, 26, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 26, },
++	{ 2, 1, 0, 7, 161, 26, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 26, },
++	{ 2, 1, 0, 7, 165, 26, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 28, },
++	{ 2, 1, 1, 2, 38, 32, },
++	{ 1, 1, 1, 2, 38, 32, },
++	{ 0, 1, 1, 2, 46, 32, },
++	{ 2, 1, 1, 2, 46, 32, },
++	{ 1, 1, 1, 2, 46, 32, },
++	{ 0, 1, 1, 2, 54, 32, },
++	{ 2, 1, 1, 2, 54, 32, },
++	{ 1, 1, 1, 2, 54, 32, },
++	{ 0, 1, 1, 2, 62, 28, },
++	{ 2, 1, 1, 2, 62, 32, },
++	{ 1, 1, 1, 2, 62, 32, },
++	{ 0, 1, 1, 2, 102, 28, },
++	{ 2, 1, 1, 2, 102, 32, },
++	{ 1, 1, 1, 2, 102, 32, },
++	{ 0, 1, 1, 2, 110, 32, },
++	{ 2, 1, 1, 2, 110, 32, },
++	{ 1, 1, 1, 2, 110, 32, },
++	{ 0, 1, 1, 2, 118, 32, },
++	{ 2, 1, 1, 2, 118, 32, },
++	{ 1, 1, 1, 2, 118, 32, },
++	{ 0, 1, 1, 2, 126, 32, },
++	{ 2, 1, 1, 2, 126, 32, },
++	{ 1, 1, 1, 2, 126, 32, },
++	{ 0, 1, 1, 2, 134, 30, },
++	{ 2, 1, 1, 2, 134, 32, },
++	{ 1, 1, 1, 2, 134, 32, },
++	{ 0, 1, 1, 2, 151, 28, },
++	{ 2, 1, 1, 2, 151, 32, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 32, },
++	{ 2, 1, 1, 2, 159, 32, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 26, },
++	{ 2, 1, 1, 3, 38, 30, },
++	{ 1, 1, 1, 3, 38, 30, },
++	{ 0, 1, 1, 3, 46, 30, },
++	{ 2, 1, 1, 3, 46, 30, },
++	{ 1, 1, 1, 3, 46, 30, },
++	{ 0, 1, 1, 3, 54, 30, },
++	{ 2, 1, 1, 3, 54, 30, },
++	{ 1, 1, 1, 3, 54, 30, },
++	{ 0, 1, 1, 3, 62, 26, },
++	{ 2, 1, 1, 3, 62, 30, },
++	{ 1, 1, 1, 3, 62, 30, },
++	{ 0, 1, 1, 3, 102, 26, },
++	{ 2, 1, 1, 3, 102, 30, },
++	{ 1, 1, 1, 3, 102, 30, },
++	{ 0, 1, 1, 3, 110, 30, },
++	{ 2, 1, 1, 3, 110, 30, },
++	{ 1, 1, 1, 3, 110, 30, },
++	{ 0, 1, 1, 3, 118, 30, },
++	{ 2, 1, 1, 3, 118, 30, },
++	{ 1, 1, 1, 3, 118, 30, },
++	{ 0, 1, 1, 3, 126, 30, },
++	{ 2, 1, 1, 3, 126, 30, },
++	{ 1, 1, 1, 3, 126, 30, },
++	{ 0, 1, 1, 3, 134, 28, },
++	{ 2, 1, 1, 3, 134, 30, },
++	{ 1, 1, 1, 3, 134, 30, },
++	{ 0, 1, 1, 3, 151, 26, },
++	{ 2, 1, 1, 3, 151, 30, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 30, },
++	{ 2, 1, 1, 3, 159, 30, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 20, },
++	{ 2, 1, 1, 6, 38, 28, },
++	{ 1, 1, 1, 6, 38, 28, },
++	{ 0, 1, 1, 6, 46, 28, },
++	{ 2, 1, 1, 6, 46, 28, },
++	{ 1, 1, 1, 6, 46, 28, },
++	{ 0, 1, 1, 6, 54, 28, },
++	{ 2, 1, 1, 6, 54, 28, },
++	{ 1, 1, 1, 6, 54, 28, },
++	{ 0, 1, 1, 6, 62, 20, },
++	{ 2, 1, 1, 6, 62, 28, },
++	{ 1, 1, 1, 6, 62, 28, },
++	{ 0, 1, 1, 6, 102, 22, },
++	{ 2, 1, 1, 6, 102, 28, },
++	{ 1, 1, 1, 6, 102, 28, },
++	{ 0, 1, 1, 6, 110, 28, },
++	{ 2, 1, 1, 6, 110, 28, },
++	{ 1, 1, 1, 6, 110, 28, },
++	{ 0, 1, 1, 6, 118, 28, },
++	{ 2, 1, 1, 6, 118, 28, },
++	{ 1, 1, 1, 6, 118, 28, },
++	{ 0, 1, 1, 6, 126, 28, },
++	{ 2, 1, 1, 6, 126, 28, },
++	{ 1, 1, 1, 6, 126, 28, },
++	{ 0, 1, 1, 6, 134, 26, },
++	{ 2, 1, 1, 6, 134, 28, },
++	{ 1, 1, 1, 6, 134, 28, },
++	{ 0, 1, 1, 6, 151, 22, },
++	{ 2, 1, 1, 6, 151, 28, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 28, },
++	{ 2, 1, 1, 6, 159, 28, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 18, },
++	{ 2, 1, 1, 7, 38, 26, },
++	{ 1, 1, 1, 7, 38, 26, },
++	{ 0, 1, 1, 7, 46, 26, },
++	{ 2, 1, 1, 7, 46, 26, },
++	{ 1, 1, 1, 7, 46, 26, },
++	{ 0, 1, 1, 7, 54, 26, },
++	{ 2, 1, 1, 7, 54, 26, },
++	{ 1, 1, 1, 7, 54, 26, },
++	{ 0, 1, 1, 7, 62, 18, },
++	{ 2, 1, 1, 7, 62, 26, },
++	{ 1, 1, 1, 7, 62, 26, },
++	{ 0, 1, 1, 7, 102, 20, },
++	{ 2, 1, 1, 7, 102, 26, },
++	{ 1, 1, 1, 7, 102, 26, },
++	{ 0, 1, 1, 7, 110, 26, },
++	{ 2, 1, 1, 7, 110, 26, },
++	{ 1, 1, 1, 7, 110, 26, },
++	{ 0, 1, 1, 7, 118, 26, },
++	{ 2, 1, 1, 7, 118, 26, },
++	{ 1, 1, 1, 7, 118, 26, },
++	{ 0, 1, 1, 7, 126, 26, },
++	{ 2, 1, 1, 7, 126, 26, },
++	{ 1, 1, 1, 7, 126, 26, },
++	{ 0, 1, 1, 7, 134, 24, },
++	{ 2, 1, 1, 7, 134, 26, },
++	{ 1, 1, 1, 7, 134, 26, },
++	{ 0, 1, 1, 7, 151, 20, },
++	{ 2, 1, 1, 7, 151, 26, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 26, },
++	{ 2, 1, 1, 7, 159, 26, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 24, },
++	{ 2, 1, 2, 4, 42, 32, },
++	{ 1, 1, 2, 4, 42, 32, },
++	{ 0, 1, 2, 4, 58, 24, },
++	{ 2, 1, 2, 4, 58, 32, },
++	{ 1, 1, 2, 4, 58, 32, },
++	{ 0, 1, 2, 4, 106, 24, },
++	{ 2, 1, 2, 4, 106, 32, },
++	{ 1, 1, 2, 4, 106, 32, },
++	{ 0, 1, 2, 4, 122, 32, },
++	{ 2, 1, 2, 4, 122, 32, },
++	{ 1, 1, 2, 4, 122, 32, },
++	{ 0, 1, 2, 4, 155, 26, },
++	{ 2, 1, 2, 4, 155, 32, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 22, },
++	{ 2, 1, 2, 5, 42, 30, },
++	{ 1, 1, 2, 5, 42, 30, },
++	{ 0, 1, 2, 5, 58, 22, },
++	{ 2, 1, 2, 5, 58, 30, },
++	{ 1, 1, 2, 5, 58, 30, },
++	{ 0, 1, 2, 5, 106, 22, },
++	{ 2, 1, 2, 5, 106, 30, },
++	{ 1, 1, 2, 5, 106, 30, },
++	{ 0, 1, 2, 5, 122, 30, },
++	{ 2, 1, 2, 5, 122, 30, },
++	{ 1, 1, 2, 5, 122, 30, },
++	{ 0, 1, 2, 5, 155, 24, },
++	{ 2, 1, 2, 5, 155, 30, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 20, },
++	{ 2, 1, 2, 8, 42, 28, },
++	{ 1, 1, 2, 8, 42, 28, },
++	{ 0, 1, 2, 8, 58, 20, },
++	{ 2, 1, 2, 8, 58, 28, },
++	{ 1, 1, 2, 8, 58, 28, },
++	{ 0, 1, 2, 8, 106, 20, },
++	{ 2, 1, 2, 8, 106, 28, },
++	{ 1, 1, 2, 8, 106, 28, },
++	{ 0, 1, 2, 8, 122, 28, },
++	{ 2, 1, 2, 8, 122, 28, },
++	{ 1, 1, 2, 8, 122, 28, },
++	{ 0, 1, 2, 8, 155, 20, },
++	{ 2, 1, 2, 8, 155, 28, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 18, },
++	{ 2, 1, 2, 9, 42, 26, },
++	{ 1, 1, 2, 9, 42, 26, },
++	{ 0, 1, 2, 9, 58, 18, },
++	{ 2, 1, 2, 9, 58, 26, },
++	{ 1, 1, 2, 9, 58, 26, },
++	{ 0, 1, 2, 9, 106, 18, },
++	{ 2, 1, 2, 9, 106, 26, },
++	{ 1, 1, 2, 9, 106, 26, },
++	{ 0, 1, 2, 9, 122, 26, },
++	{ 2, 1, 2, 9, 122, 26, },
++	{ 1, 1, 2, 9, 122, 26, },
++	{ 0, 1, 2, 9, 155, 18, },
++	{ 2, 1, 2, 9, 155, 26, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type1);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type2[] = {
++	{ 0, 0, 0, 0, 1, 42, },
++	{ 2, 0, 0, 0, 1, 42, },
++	{ 1, 0, 0, 0, 1, 42, },
++	{ 0, 0, 0, 0, 2, 50, },
++	{ 2, 0, 0, 0, 2, 42, },
++	{ 1, 0, 0, 0, 2, 42, },
++	{ 0, 0, 0, 0, 3, 50, },
++	{ 2, 0, 0, 0, 3, 42, },
++	{ 1, 0, 0, 0, 3, 42, },
++	{ 0, 0, 0, 0, 4, 50, },
++	{ 2, 0, 0, 0, 4, 42, },
++	{ 1, 0, 0, 0, 4, 42, },
++	{ 0, 0, 0, 0, 5, 50, },
++	{ 2, 0, 0, 0, 5, 42, },
++	{ 1, 0, 0, 0, 5, 42, },
++	{ 0, 0, 0, 0, 6, 50, },
++	{ 2, 0, 0, 0, 6, 42, },
++	{ 1, 0, 0, 0, 6, 42, },
++	{ 0, 0, 0, 0, 7, 50, },
++	{ 2, 0, 0, 0, 7, 42, },
++	{ 1, 0, 0, 0, 7, 42, },
++	{ 0, 0, 0, 0, 8, 50, },
++	{ 2, 0, 0, 0, 8, 42, },
++	{ 1, 0, 0, 0, 8, 42, },
++	{ 0, 0, 0, 0, 9, 50, },
++	{ 2, 0, 0, 0, 9, 42, },
++	{ 1, 0, 0, 0, 9, 42, },
++	{ 0, 0, 0, 0, 10, 50, },
++	{ 2, 0, 0, 0, 10, 42, },
++	{ 1, 0, 0, 0, 10, 42, },
++	{ 0, 0, 0, 0, 11, 44, },
++	{ 2, 0, 0, 0, 11, 42, },
++	{ 1, 0, 0, 0, 11, 42, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 42, },
++	{ 1, 0, 0, 0, 12, 42, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 42, },
++	{ 1, 0, 0, 0, 13, 42, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 42, },
++	{ 0, 0, 0, 1, 1, 32, },
++	{ 2, 0, 0, 1, 1, 42, },
++	{ 1, 0, 0, 1, 1, 42, },
++	{ 0, 0, 0, 1, 2, 42, },
++	{ 2, 0, 0, 1, 2, 42, },
++	{ 1, 0, 0, 1, 2, 42, },
++	{ 0, 0, 0, 1, 3, 42, },
++	{ 2, 0, 0, 1, 3, 42, },
++	{ 1, 0, 0, 1, 3, 42, },
++	{ 0, 0, 0, 1, 4, 42, },
++	{ 2, 0, 0, 1, 4, 42, },
++	{ 1, 0, 0, 1, 4, 42, },
++	{ 0, 0, 0, 1, 5, 42, },
++	{ 2, 0, 0, 1, 5, 42, },
++	{ 1, 0, 0, 1, 5, 42, },
++	{ 0, 0, 0, 1, 6, 42, },
++	{ 2, 0, 0, 1, 6, 42, },
++	{ 1, 0, 0, 1, 6, 42, },
++	{ 0, 0, 0, 1, 7, 42, },
++	{ 2, 0, 0, 1, 7, 42, },
++	{ 1, 0, 0, 1, 7, 42, },
++	{ 0, 0, 0, 1, 8, 42, },
++	{ 2, 0, 0, 1, 8, 42, },
++	{ 1, 0, 0, 1, 8, 42, },
++	{ 0, 0, 0, 1, 9, 42, },
++	{ 2, 0, 0, 1, 9, 42, },
++	{ 1, 0, 0, 1, 9, 42, },
++	{ 0, 0, 0, 1, 10, 42, },
++	{ 2, 0, 0, 1, 10, 42, },
++	{ 1, 0, 0, 1, 10, 42, },
++	{ 0, 0, 0, 1, 11, 32, },
++	{ 2, 0, 0, 1, 11, 42, },
++	{ 1, 0, 0, 1, 11, 42, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 42, },
++	{ 1, 0, 0, 1, 12, 42, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 42, },
++	{ 1, 0, 0, 1, 13, 42, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 32, },
++	{ 2, 0, 0, 2, 1, 42, },
++	{ 1, 0, 0, 2, 1, 42, },
++	{ 0, 0, 0, 2, 2, 40, },
++	{ 2, 0, 0, 2, 2, 42, },
++	{ 1, 0, 0, 2, 2, 42, },
++	{ 0, 0, 0, 2, 3, 40, },
++	{ 2, 0, 0, 2, 3, 42, },
++	{ 1, 0, 0, 2, 3, 42, },
++	{ 0, 0, 0, 2, 4, 40, },
++	{ 2, 0, 0, 2, 4, 42, },
++	{ 1, 0, 0, 2, 4, 42, },
++	{ 0, 0, 0, 2, 5, 40, },
++	{ 2, 0, 0, 2, 5, 42, },
++	{ 1, 0, 0, 2, 5, 42, },
++	{ 0, 0, 0, 2, 6, 40, },
++	{ 2, 0, 0, 2, 6, 42, },
++	{ 1, 0, 0, 2, 6, 42, },
++	{ 0, 0, 0, 2, 7, 40, },
++	{ 2, 0, 0, 2, 7, 42, },
++	{ 1, 0, 0, 2, 7, 42, },
++	{ 0, 0, 0, 2, 8, 40, },
++	{ 2, 0, 0, 2, 8, 42, },
++	{ 1, 0, 0, 2, 8, 42, },
++	{ 0, 0, 0, 2, 9, 40, },
++	{ 2, 0, 0, 2, 9, 42, },
++	{ 1, 0, 0, 2, 9, 42, },
++	{ 0, 0, 0, 2, 10, 40, },
++	{ 2, 0, 0, 2, 10, 42, },
++	{ 1, 0, 0, 2, 10, 42, },
++	{ 0, 0, 0, 2, 11, 28, },
++	{ 2, 0, 0, 2, 11, 42, },
++	{ 1, 0, 0, 2, 11, 42, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 42, },
++	{ 1, 0, 0, 2, 12, 42, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 42, },
++	{ 1, 0, 0, 2, 13, 42, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 32, },
++	{ 2, 0, 0, 3, 1, 40, },
++	{ 1, 0, 0, 3, 1, 40, },
++	{ 0, 0, 0, 3, 2, 40, },
++	{ 2, 0, 0, 3, 2, 40, },
++	{ 1, 0, 0, 3, 2, 40, },
++	{ 0, 0, 0, 3, 3, 40, },
++	{ 2, 0, 0, 3, 3, 40, },
++	{ 1, 0, 0, 3, 3, 40, },
++	{ 0, 0, 0, 3, 4, 40, },
++	{ 2, 0, 0, 3, 4, 40, },
++	{ 1, 0, 0, 3, 4, 40, },
++	{ 0, 0, 0, 3, 5, 40, },
++	{ 2, 0, 0, 3, 5, 40, },
++	{ 1, 0, 0, 3, 5, 40, },
++	{ 0, 0, 0, 3, 6, 40, },
++	{ 2, 0, 0, 3, 6, 40, },
++	{ 1, 0, 0, 3, 6, 40, },
++	{ 0, 0, 0, 3, 7, 40, },
++	{ 2, 0, 0, 3, 7, 40, },
++	{ 1, 0, 0, 3, 7, 40, },
++	{ 0, 0, 0, 3, 8, 40, },
++	{ 2, 0, 0, 3, 8, 40, },
++	{ 1, 0, 0, 3, 8, 40, },
++	{ 0, 0, 0, 3, 9, 40, },
++	{ 2, 0, 0, 3, 9, 40, },
++	{ 1, 0, 0, 3, 9, 40, },
++	{ 0, 0, 0, 3, 10, 40, },
++	{ 2, 0, 0, 3, 10, 40, },
++	{ 1, 0, 0, 3, 10, 40, },
++	{ 0, 0, 0, 3, 11, 28, },
++	{ 2, 0, 0, 3, 11, 40, },
++	{ 1, 0, 0, 3, 11, 40, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 40, },
++	{ 1, 0, 0, 3, 12, 40, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 40, },
++	{ 1, 0, 0, 3, 13, 40, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 32, },
++	{ 2, 0, 0, 6, 1, 40, },
++	{ 1, 0, 0, 6, 1, 40, },
++	{ 0, 0, 0, 6, 2, 40, },
++	{ 2, 0, 0, 6, 2, 40, },
++	{ 1, 0, 0, 6, 2, 40, },
++	{ 0, 0, 0, 6, 3, 40, },
++	{ 2, 0, 0, 6, 3, 40, },
++	{ 1, 0, 0, 6, 3, 40, },
++	{ 0, 0, 0, 6, 4, 40, },
++	{ 2, 0, 0, 6, 4, 40, },
++	{ 1, 0, 0, 6, 4, 40, },
++	{ 0, 0, 0, 6, 5, 40, },
++	{ 2, 0, 0, 6, 5, 40, },
++	{ 1, 0, 0, 6, 5, 40, },
++	{ 0, 0, 0, 6, 6, 40, },
++	{ 2, 0, 0, 6, 6, 40, },
++	{ 1, 0, 0, 6, 6, 40, },
++	{ 0, 0, 0, 6, 7, 40, },
++	{ 2, 0, 0, 6, 7, 40, },
++	{ 1, 0, 0, 6, 7, 40, },
++	{ 0, 0, 0, 6, 8, 40, },
++	{ 2, 0, 0, 6, 8, 40, },
++	{ 1, 0, 0, 6, 8, 40, },
++	{ 0, 0, 0, 6, 9, 40, },
++	{ 2, 0, 0, 6, 9, 40, },
++	{ 1, 0, 0, 6, 9, 40, },
++	{ 0, 0, 0, 6, 10, 40, },
++	{ 2, 0, 0, 6, 10, 40, },
++	{ 1, 0, 0, 6, 10, 40, },
++	{ 0, 0, 0, 6, 11, 28, },
++	{ 2, 0, 0, 6, 11, 40, },
++	{ 1, 0, 0, 6, 11, 40, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 40, },
++	{ 1, 0, 0, 6, 12, 40, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 40, },
++	{ 1, 0, 0, 6, 13, 40, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 32, },
++	{ 2, 0, 0, 7, 1, 40, },
++	{ 1, 0, 0, 7, 1, 40, },
++	{ 0, 0, 0, 7, 2, 40, },
++	{ 2, 0, 0, 7, 2, 40, },
++	{ 1, 0, 0, 7, 2, 40, },
++	{ 0, 0, 0, 7, 3, 40, },
++	{ 2, 0, 0, 7, 3, 40, },
++	{ 1, 0, 0, 7, 3, 40, },
++	{ 0, 0, 0, 7, 4, 40, },
++	{ 2, 0, 0, 7, 4, 40, },
++	{ 1, 0, 0, 7, 4, 40, },
++	{ 0, 0, 0, 7, 5, 40, },
++	{ 2, 0, 0, 7, 5, 40, },
++	{ 1, 0, 0, 7, 5, 40, },
++	{ 0, 0, 0, 7, 6, 40, },
++	{ 2, 0, 0, 7, 6, 40, },
++	{ 1, 0, 0, 7, 6, 40, },
++	{ 0, 0, 0, 7, 7, 40, },
++	{ 2, 0, 0, 7, 7, 40, },
++	{ 1, 0, 0, 7, 7, 40, },
++	{ 0, 0, 0, 7, 8, 40, },
++	{ 2, 0, 0, 7, 8, 40, },
++	{ 1, 0, 0, 7, 8, 40, },
++	{ 0, 0, 0, 7, 9, 40, },
++	{ 2, 0, 0, 7, 9, 40, },
++	{ 1, 0, 0, 7, 9, 40, },
++	{ 0, 0, 0, 7, 10, 40, },
++	{ 2, 0, 0, 7, 10, 40, },
++	{ 1, 0, 0, 7, 10, 40, },
++	{ 0, 0, 0, 7, 11, 28, },
++	{ 2, 0, 0, 7, 11, 40, },
++	{ 1, 0, 0, 7, 11, 40, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 40, },
++	{ 1, 0, 0, 7, 12, 40, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 40, },
++	{ 1, 0, 0, 7, 13, 40, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 30, },
++	{ 2, 0, 1, 2, 3, 34, },
++	{ 1, 0, 1, 2, 3, 34, },
++	{ 0, 0, 1, 2, 4, 34, },
++	{ 2, 0, 1, 2, 4, 34, },
++	{ 1, 0, 1, 2, 4, 34, },
++	{ 0, 0, 1, 2, 5, 34, },
++	{ 2, 0, 1, 2, 5, 34, },
++	{ 1, 0, 1, 2, 5, 34, },
++	{ 0, 0, 1, 2, 6, 34, },
++	{ 2, 0, 1, 2, 6, 34, },
++	{ 1, 0, 1, 2, 6, 34, },
++	{ 0, 0, 1, 2, 7, 34, },
++	{ 2, 0, 1, 2, 7, 34, },
++	{ 1, 0, 1, 2, 7, 34, },
++	{ 0, 0, 1, 2, 8, 34, },
++	{ 2, 0, 1, 2, 8, 34, },
++	{ 1, 0, 1, 2, 8, 34, },
++	{ 0, 0, 1, 2, 9, 34, },
++	{ 2, 0, 1, 2, 9, 34, },
++	{ 1, 0, 1, 2, 9, 34, },
++	{ 0, 0, 1, 2, 10, 34, },
++	{ 2, 0, 1, 2, 10, 34, },
++	{ 1, 0, 1, 2, 10, 34, },
++	{ 0, 0, 1, 2, 11, 28, },
++	{ 2, 0, 1, 2, 11, 34, },
++	{ 1, 0, 1, 2, 11, 34, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 34, },
++	{ 1, 0, 1, 2, 12, 34, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 34, },
++	{ 1, 0, 1, 2, 13, 34, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 30, },
++	{ 2, 0, 1, 3, 3, 34, },
++	{ 1, 0, 1, 3, 3, 34, },
++	{ 0, 0, 1, 3, 4, 34, },
++	{ 2, 0, 1, 3, 4, 34, },
++	{ 1, 0, 1, 3, 4, 34, },
++	{ 0, 0, 1, 3, 5, 34, },
++	{ 2, 0, 1, 3, 5, 34, },
++	{ 1, 0, 1, 3, 5, 34, },
++	{ 0, 0, 1, 3, 6, 34, },
++	{ 2, 0, 1, 3, 6, 34, },
++	{ 1, 0, 1, 3, 6, 34, },
++	{ 0, 0, 1, 3, 7, 34, },
++	{ 2, 0, 1, 3, 7, 34, },
++	{ 1, 0, 1, 3, 7, 34, },
++	{ 0, 0, 1, 3, 8, 34, },
++	{ 2, 0, 1, 3, 8, 34, },
++	{ 1, 0, 1, 3, 8, 34, },
++	{ 0, 0, 1, 3, 9, 34, },
++	{ 2, 0, 1, 3, 9, 34, },
++	{ 1, 0, 1, 3, 9, 34, },
++	{ 0, 0, 1, 3, 10, 34, },
++	{ 2, 0, 1, 3, 10, 34, },
++	{ 1, 0, 1, 3, 10, 34, },
++	{ 0, 0, 1, 3, 11, 28, },
++	{ 2, 0, 1, 3, 11, 34, },
++	{ 1, 0, 1, 3, 11, 34, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 34, },
++	{ 1, 0, 1, 3, 12, 34, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 34, },
++	{ 1, 0, 1, 3, 13, 34, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 30, },
++	{ 2, 0, 1, 6, 3, 34, },
++	{ 1, 0, 1, 6, 3, 34, },
++	{ 0, 0, 1, 6, 4, 34, },
++	{ 2, 0, 1, 6, 4, 34, },
++	{ 1, 0, 1, 6, 4, 34, },
++	{ 0, 0, 1, 6, 5, 34, },
++	{ 2, 0, 1, 6, 5, 34, },
++	{ 1, 0, 1, 6, 5, 34, },
++	{ 0, 0, 1, 6, 6, 34, },
++	{ 2, 0, 1, 6, 6, 34, },
++	{ 1, 0, 1, 6, 6, 34, },
++	{ 0, 0, 1, 6, 7, 34, },
++	{ 2, 0, 1, 6, 7, 34, },
++	{ 1, 0, 1, 6, 7, 34, },
++	{ 0, 0, 1, 6, 8, 34, },
++	{ 2, 0, 1, 6, 8, 34, },
++	{ 1, 0, 1, 6, 8, 34, },
++	{ 0, 0, 1, 6, 9, 34, },
++	{ 2, 0, 1, 6, 9, 34, },
++	{ 1, 0, 1, 6, 9, 34, },
++	{ 0, 0, 1, 6, 10, 34, },
++	{ 2, 0, 1, 6, 10, 34, },
++	{ 1, 0, 1, 6, 10, 34, },
++	{ 0, 0, 1, 6, 11, 28, },
++	{ 2, 0, 1, 6, 11, 34, },
++	{ 1, 0, 1, 6, 11, 34, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 34, },
++	{ 1, 0, 1, 6, 12, 34, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 34, },
++	{ 1, 0, 1, 6, 13, 34, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 30, },
++	{ 2, 0, 1, 7, 3, 34, },
++	{ 1, 0, 1, 7, 3, 34, },
++	{ 0, 0, 1, 7, 4, 34, },
++	{ 2, 0, 1, 7, 4, 34, },
++	{ 1, 0, 1, 7, 4, 34, },
++	{ 0, 0, 1, 7, 5, 34, },
++	{ 2, 0, 1, 7, 5, 34, },
++	{ 1, 0, 1, 7, 5, 34, },
++	{ 0, 0, 1, 7, 6, 34, },
++	{ 2, 0, 1, 7, 6, 34, },
++	{ 1, 0, 1, 7, 6, 34, },
++	{ 0, 0, 1, 7, 7, 34, },
++	{ 2, 0, 1, 7, 7, 34, },
++	{ 1, 0, 1, 7, 7, 34, },
++	{ 0, 0, 1, 7, 8, 34, },
++	{ 2, 0, 1, 7, 8, 34, },
++	{ 1, 0, 1, 7, 8, 34, },
++	{ 0, 0, 1, 7, 9, 34, },
++	{ 2, 0, 1, 7, 9, 34, },
++	{ 1, 0, 1, 7, 9, 34, },
++	{ 0, 0, 1, 7, 10, 34, },
++	{ 2, 0, 1, 7, 10, 34, },
++	{ 1, 0, 1, 7, 10, 34, },
++	{ 0, 0, 1, 7, 11, 28, },
++	{ 2, 0, 1, 7, 11, 34, },
++	{ 1, 0, 1, 7, 11, 34, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 34, },
++	{ 1, 0, 1, 7, 12, 34, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 34, },
++	{ 1, 0, 1, 7, 13, 34, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 42, },
++	{ 2, 1, 0, 1, 36, 42, },
++	{ 1, 1, 0, 1, 36, 42, },
++	{ 0, 1, 0, 1, 40, 42, },
++	{ 2, 1, 0, 1, 40, 42, },
++	{ 1, 1, 0, 1, 40, 42, },
++	{ 0, 1, 0, 1, 44, 42, },
++	{ 2, 1, 0, 1, 44, 42, },
++	{ 1, 1, 0, 1, 44, 42, },
++	{ 0, 1, 0, 1, 48, 42, },
++	{ 2, 1, 0, 1, 48, 42, },
++	{ 1, 1, 0, 1, 48, 42, },
++	{ 0, 1, 0, 1, 52, 42, },
++	{ 2, 1, 0, 1, 52, 42, },
++	{ 1, 1, 0, 1, 52, 42, },
++	{ 0, 1, 0, 1, 56, 42, },
++	{ 2, 1, 0, 1, 56, 42, },
++	{ 1, 1, 0, 1, 56, 42, },
++	{ 0, 1, 0, 1, 60, 42, },
++	{ 2, 1, 0, 1, 60, 42, },
++	{ 1, 1, 0, 1, 60, 42, },
++	{ 0, 1, 0, 1, 64, 42, },
++	{ 2, 1, 0, 1, 64, 42, },
++	{ 1, 1, 0, 1, 64, 42, },
++	{ 0, 1, 0, 1, 100, 42, },
++	{ 2, 1, 0, 1, 100, 42, },
++	{ 1, 1, 0, 1, 100, 42, },
++	{ 0, 1, 0, 1, 104, 42, },
++	{ 2, 1, 0, 1, 104, 42, },
++	{ 1, 1, 0, 1, 104, 42, },
++	{ 0, 1, 0, 1, 108, 42, },
++	{ 2, 1, 0, 1, 108, 42, },
++	{ 1, 1, 0, 1, 108, 42, },
++	{ 0, 1, 0, 1, 112, 42, },
++	{ 2, 1, 0, 1, 112, 42, },
++	{ 1, 1, 0, 1, 112, 42, },
++	{ 0, 1, 0, 1, 116, 42, },
++	{ 2, 1, 0, 1, 116, 42, },
++	{ 1, 1, 0, 1, 116, 42, },
++	{ 0, 1, 0, 1, 120, 42, },
++	{ 2, 1, 0, 1, 120, 42, },
++	{ 1, 1, 0, 1, 120, 42, },
++	{ 0, 1, 0, 1, 124, 42, },
++	{ 2, 1, 0, 1, 124, 42, },
++	{ 1, 1, 0, 1, 124, 42, },
++	{ 0, 1, 0, 1, 128, 42, },
++	{ 2, 1, 0, 1, 128, 42, },
++	{ 1, 1, 0, 1, 128, 42, },
++	{ 0, 1, 0, 1, 132, 42, },
++	{ 2, 1, 0, 1, 132, 42, },
++	{ 1, 1, 0, 1, 132, 42, },
++	{ 0, 1, 0, 1, 136, 42, },
++	{ 2, 1, 0, 1, 136, 42, },
++	{ 1, 1, 0, 1, 136, 42, },
++	{ 0, 1, 0, 1, 140, 40, },
++	{ 2, 1, 0, 1, 140, 40, },
++	{ 1, 1, 0, 1, 140, 40, },
++	{ 0, 1, 0, 1, 149, 44, },
++	{ 2, 1, 0, 1, 149, 44, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 44, },
++	{ 2, 1, 0, 1, 153, 44, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 44, },
++	{ 2, 1, 0, 1, 157, 44, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 44, },
++	{ 2, 1, 0, 1, 161, 44, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 44, },
++	{ 2, 1, 0, 1, 165, 44, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 32, },
++	{ 2, 1, 0, 2, 36, 32, },
++	{ 1, 1, 0, 2, 36, 32, },
++	{ 0, 1, 0, 2, 40, 32, },
++	{ 2, 1, 0, 2, 40, 32, },
++	{ 1, 1, 0, 2, 40, 32, },
++	{ 0, 1, 0, 2, 44, 32, },
++	{ 2, 1, 0, 2, 44, 32, },
++	{ 1, 1, 0, 2, 44, 32, },
++	{ 0, 1, 0, 2, 48, 36, },
++	{ 2, 1, 0, 2, 48, 36, },
++	{ 1, 1, 0, 2, 48, 36, },
++	{ 0, 1, 0, 2, 52, 36, },
++	{ 2, 1, 0, 2, 52, 36, },
++	{ 1, 1, 0, 2, 52, 36, },
++	{ 0, 1, 0, 2, 56, 32, },
++	{ 2, 1, 0, 2, 56, 32, },
++	{ 1, 1, 0, 2, 56, 32, },
++	{ 0, 1, 0, 2, 60, 32, },
++	{ 2, 1, 0, 2, 60, 32, },
++	{ 1, 1, 0, 2, 60, 32, },
++	{ 0, 1, 0, 2, 64, 32, },
++	{ 2, 1, 0, 2, 64, 32, },
++	{ 1, 1, 0, 2, 64, 32, },
++	{ 0, 1, 0, 2, 100, 32, },
++	{ 2, 1, 0, 2, 100, 32, },
++	{ 1, 1, 0, 2, 100, 32, },
++	{ 0, 1, 0, 2, 104, 32, },
++	{ 2, 1, 0, 2, 104, 32, },
++	{ 1, 1, 0, 2, 104, 32, },
++	{ 0, 1, 0, 2, 108, 32, },
++	{ 2, 1, 0, 2, 108, 32, },
++	{ 1, 1, 0, 2, 108, 32, },
++	{ 0, 1, 0, 2, 112, 32, },
++	{ 2, 1, 0, 2, 112, 32, },
++	{ 1, 1, 0, 2, 112, 32, },
++	{ 0, 1, 0, 2, 116, 32, },
++	{ 2, 1, 0, 2, 116, 32, },
++	{ 1, 1, 0, 2, 116, 32, },
++	{ 0, 1, 0, 2, 120, 32, },
++	{ 2, 1, 0, 2, 120, 32, },
++	{ 1, 1, 0, 2, 120, 32, },
++	{ 0, 1, 0, 2, 124, 32, },
++	{ 2, 1, 0, 2, 124, 32, },
++	{ 1, 1, 0, 2, 124, 32, },
++	{ 0, 1, 0, 2, 128, 32, },
++	{ 2, 1, 0, 2, 128, 32, },
++	{ 1, 1, 0, 2, 128, 32, },
++	{ 0, 1, 0, 2, 132, 32, },
++	{ 2, 1, 0, 2, 132, 32, },
++	{ 1, 1, 0, 2, 132, 32, },
++	{ 0, 1, 0, 2, 136, 32, },
++	{ 2, 1, 0, 2, 136, 32, },
++	{ 1, 1, 0, 2, 136, 32, },
++	{ 0, 1, 0, 2, 140, 30, },
++	{ 2, 1, 0, 2, 140, 30, },
++	{ 1, 1, 0, 2, 140, 30, },
++	{ 0, 1, 0, 2, 149, 40, },
++	{ 2, 1, 0, 2, 149, 40, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 40, },
++	{ 2, 1, 0, 2, 153, 40, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 40, },
++	{ 2, 1, 0, 2, 157, 40, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 40, },
++	{ 2, 1, 0, 2, 161, 40, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 42, },
++	{ 2, 1, 0, 2, 165, 42, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 32, },
++	{ 2, 1, 0, 3, 36, 32, },
++	{ 1, 1, 0, 3, 36, 32, },
++	{ 0, 1, 0, 3, 40, 32, },
++	{ 2, 1, 0, 3, 40, 32, },
++	{ 1, 1, 0, 3, 40, 32, },
++	{ 0, 1, 0, 3, 44, 32, },
++	{ 2, 1, 0, 3, 44, 32, },
++	{ 1, 1, 0, 3, 44, 32, },
++	{ 0, 1, 0, 3, 48, 36, },
++	{ 2, 1, 0, 3, 48, 36, },
++	{ 1, 1, 0, 3, 48, 36, },
++	{ 0, 1, 0, 3, 52, 36, },
++	{ 2, 1, 0, 3, 52, 36, },
++	{ 1, 1, 0, 3, 52, 36, },
++	{ 0, 1, 0, 3, 56, 32, },
++	{ 2, 1, 0, 3, 56, 32, },
++	{ 1, 1, 0, 3, 56, 32, },
++	{ 0, 1, 0, 3, 60, 32, },
++	{ 2, 1, 0, 3, 60, 32, },
++	{ 1, 1, 0, 3, 60, 32, },
++	{ 0, 1, 0, 3, 64, 32, },
++	{ 2, 1, 0, 3, 64, 32, },
++	{ 1, 1, 0, 3, 64, 32, },
++	{ 0, 1, 0, 3, 100, 32, },
++	{ 2, 1, 0, 3, 100, 32, },
++	{ 1, 1, 0, 3, 100, 32, },
++	{ 0, 1, 0, 3, 104, 32, },
++	{ 2, 1, 0, 3, 104, 32, },
++	{ 1, 1, 0, 3, 104, 32, },
++	{ 0, 1, 0, 3, 108, 32, },
++	{ 2, 1, 0, 3, 108, 32, },
++	{ 1, 1, 0, 3, 108, 32, },
++	{ 0, 1, 0, 3, 112, 32, },
++	{ 2, 1, 0, 3, 112, 32, },
++	{ 1, 1, 0, 3, 112, 32, },
++	{ 0, 1, 0, 3, 116, 32, },
++	{ 2, 1, 0, 3, 116, 32, },
++	{ 1, 1, 0, 3, 116, 32, },
++	{ 0, 1, 0, 3, 120, 32, },
++	{ 2, 1, 0, 3, 120, 32, },
++	{ 1, 1, 0, 3, 120, 32, },
++	{ 0, 1, 0, 3, 124, 32, },
++	{ 2, 1, 0, 3, 124, 32, },
++	{ 1, 1, 0, 3, 124, 32, },
++	{ 0, 1, 0, 3, 128, 32, },
++	{ 2, 1, 0, 3, 128, 32, },
++	{ 1, 1, 0, 3, 128, 32, },
++	{ 0, 1, 0, 3, 132, 32, },
++	{ 2, 1, 0, 3, 132, 32, },
++	{ 1, 1, 0, 3, 132, 32, },
++	{ 0, 1, 0, 3, 136, 32, },
++	{ 2, 1, 0, 3, 136, 32, },
++	{ 1, 1, 0, 3, 136, 32, },
++	{ 0, 1, 0, 3, 140, 30, },
++	{ 2, 1, 0, 3, 140, 30, },
++	{ 1, 1, 0, 3, 140, 30, },
++	{ 0, 1, 0, 3, 149, 40, },
++	{ 2, 1, 0, 3, 149, 40, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 40, },
++	{ 2, 1, 0, 3, 153, 40, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 40, },
++	{ 2, 1, 0, 3, 157, 40, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 40, },
++	{ 2, 1, 0, 3, 161, 40, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 42, },
++	{ 2, 1, 0, 3, 165, 42, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 32, },
++	{ 2, 1, 0, 6, 36, 32, },
++	{ 1, 1, 0, 6, 36, 32, },
++	{ 0, 1, 0, 6, 40, 32, },
++	{ 2, 1, 0, 6, 40, 32, },
++	{ 1, 1, 0, 6, 40, 32, },
++	{ 0, 1, 0, 6, 44, 32, },
++	{ 2, 1, 0, 6, 44, 32, },
++	{ 1, 1, 0, 6, 44, 32, },
++	{ 0, 1, 0, 6, 48, 36, },
++	{ 2, 1, 0, 6, 48, 36, },
++	{ 1, 1, 0, 6, 48, 36, },
++	{ 0, 1, 0, 6, 52, 36, },
++	{ 2, 1, 0, 6, 52, 36, },
++	{ 1, 1, 0, 6, 52, 36, },
++	{ 0, 1, 0, 6, 56, 32, },
++	{ 2, 1, 0, 6, 56, 32, },
++	{ 1, 1, 0, 6, 56, 32, },
++	{ 0, 1, 0, 6, 60, 32, },
++	{ 2, 1, 0, 6, 60, 32, },
++	{ 1, 1, 0, 6, 60, 32, },
++	{ 0, 1, 0, 6, 64, 32, },
++	{ 2, 1, 0, 6, 64, 32, },
++	{ 1, 1, 0, 6, 64, 32, },
++	{ 0, 1, 0, 6, 100, 32, },
++	{ 2, 1, 0, 6, 100, 32, },
++	{ 1, 1, 0, 6, 100, 32, },
++	{ 0, 1, 0, 6, 104, 32, },
++	{ 2, 1, 0, 6, 104, 32, },
++	{ 1, 1, 0, 6, 104, 32, },
++	{ 0, 1, 0, 6, 108, 32, },
++	{ 2, 1, 0, 6, 108, 32, },
++	{ 1, 1, 0, 6, 108, 32, },
++	{ 0, 1, 0, 6, 112, 32, },
++	{ 2, 1, 0, 6, 112, 32, },
++	{ 1, 1, 0, 6, 112, 32, },
++	{ 0, 1, 0, 6, 116, 32, },
++	{ 2, 1, 0, 6, 116, 32, },
++	{ 1, 1, 0, 6, 116, 32, },
++	{ 0, 1, 0, 6, 120, 32, },
++	{ 2, 1, 0, 6, 120, 32, },
++	{ 1, 1, 0, 6, 120, 32, },
++	{ 0, 1, 0, 6, 124, 32, },
++	{ 2, 1, 0, 6, 124, 32, },
++	{ 1, 1, 0, 6, 124, 32, },
++	{ 0, 1, 0, 6, 128, 32, },
++	{ 2, 1, 0, 6, 128, 32, },
++	{ 1, 1, 0, 6, 128, 32, },
++	{ 0, 1, 0, 6, 132, 32, },
++	{ 2, 1, 0, 6, 132, 32, },
++	{ 1, 1, 0, 6, 132, 32, },
++	{ 0, 1, 0, 6, 136, 32, },
++	{ 2, 1, 0, 6, 136, 32, },
++	{ 1, 1, 0, 6, 136, 32, },
++	{ 0, 1, 0, 6, 140, 30, },
++	{ 2, 1, 0, 6, 140, 30, },
++	{ 1, 1, 0, 6, 140, 30, },
++	{ 0, 1, 0, 6, 149, 40, },
++	{ 2, 1, 0, 6, 149, 40, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 40, },
++	{ 2, 1, 0, 6, 153, 40, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 40, },
++	{ 2, 1, 0, 6, 157, 40, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 40, },
++	{ 2, 1, 0, 6, 161, 40, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 42, },
++	{ 2, 1, 0, 6, 165, 42, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 32, },
++	{ 2, 1, 0, 7, 36, 32, },
++	{ 1, 1, 0, 7, 36, 32, },
++	{ 0, 1, 0, 7, 40, 32, },
++	{ 2, 1, 0, 7, 40, 32, },
++	{ 1, 1, 0, 7, 40, 32, },
++	{ 0, 1, 0, 7, 44, 32, },
++	{ 2, 1, 0, 7, 44, 32, },
++	{ 1, 1, 0, 7, 44, 32, },
++	{ 0, 1, 0, 7, 48, 36, },
++	{ 2, 1, 0, 7, 48, 36, },
++	{ 1, 1, 0, 7, 48, 36, },
++	{ 0, 1, 0, 7, 52, 36, },
++	{ 2, 1, 0, 7, 52, 36, },
++	{ 1, 1, 0, 7, 52, 36, },
++	{ 0, 1, 0, 7, 56, 32, },
++	{ 2, 1, 0, 7, 56, 32, },
++	{ 1, 1, 0, 7, 56, 32, },
++	{ 0, 1, 0, 7, 60, 32, },
++	{ 2, 1, 0, 7, 60, 32, },
++	{ 1, 1, 0, 7, 60, 32, },
++	{ 0, 1, 0, 7, 64, 32, },
++	{ 2, 1, 0, 7, 64, 32, },
++	{ 1, 1, 0, 7, 64, 32, },
++	{ 0, 1, 0, 7, 100, 32, },
++	{ 2, 1, 0, 7, 100, 32, },
++	{ 1, 1, 0, 7, 100, 32, },
++	{ 0, 1, 0, 7, 104, 32, },
++	{ 2, 1, 0, 7, 104, 32, },
++	{ 1, 1, 0, 7, 104, 32, },
++	{ 0, 1, 0, 7, 108, 32, },
++	{ 2, 1, 0, 7, 108, 32, },
++	{ 1, 1, 0, 7, 108, 32, },
++	{ 0, 1, 0, 7, 112, 32, },
++	{ 2, 1, 0, 7, 112, 32, },
++	{ 1, 1, 0, 7, 112, 32, },
++	{ 0, 1, 0, 7, 116, 32, },
++	{ 2, 1, 0, 7, 116, 32, },
++	{ 1, 1, 0, 7, 116, 32, },
++	{ 0, 1, 0, 7, 120, 32, },
++	{ 2, 1, 0, 7, 120, 32, },
++	{ 1, 1, 0, 7, 120, 32, },
++	{ 0, 1, 0, 7, 124, 32, },
++	{ 2, 1, 0, 7, 124, 32, },
++	{ 1, 1, 0, 7, 124, 32, },
++	{ 0, 1, 0, 7, 128, 32, },
++	{ 2, 1, 0, 7, 128, 32, },
++	{ 1, 1, 0, 7, 128, 32, },
++	{ 0, 1, 0, 7, 132, 32, },
++	{ 2, 1, 0, 7, 132, 32, },
++	{ 1, 1, 0, 7, 132, 32, },
++	{ 0, 1, 0, 7, 136, 32, },
++	{ 2, 1, 0, 7, 136, 32, },
++	{ 1, 1, 0, 7, 136, 32, },
++	{ 0, 1, 0, 7, 140, 30, },
++	{ 2, 1, 0, 7, 140, 30, },
++	{ 1, 1, 0, 7, 140, 30, },
++	{ 0, 1, 0, 7, 149, 40, },
++	{ 2, 1, 0, 7, 149, 40, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 40, },
++	{ 2, 1, 0, 7, 153, 40, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 40, },
++	{ 2, 1, 0, 7, 157, 40, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 40, },
++	{ 2, 1, 0, 7, 161, 40, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 42, },
++	{ 2, 1, 0, 7, 165, 42, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 32, },
++	{ 2, 1, 1, 2, 38, 32, },
++	{ 1, 1, 1, 2, 38, 32, },
++	{ 0, 1, 1, 2, 46, 36, },
++	{ 2, 1, 1, 2, 46, 36, },
++	{ 1, 1, 1, 2, 46, 36, },
++	{ 0, 1, 1, 2, 54, 36, },
++	{ 2, 1, 1, 2, 54, 36, },
++	{ 1, 1, 1, 2, 54, 36, },
++	{ 0, 1, 1, 2, 62, 32, },
++	{ 2, 1, 1, 2, 62, 32, },
++	{ 1, 1, 1, 2, 62, 32, },
++	{ 0, 1, 1, 2, 102, 30, },
++	{ 2, 1, 1, 2, 102, 30, },
++	{ 1, 1, 1, 2, 102, 30, },
++	{ 0, 1, 1, 2, 110, 32, },
++	{ 2, 1, 1, 2, 110, 32, },
++	{ 1, 1, 1, 2, 110, 32, },
++	{ 0, 1, 1, 2, 118, 32, },
++	{ 2, 1, 1, 2, 118, 32, },
++	{ 1, 1, 1, 2, 118, 32, },
++	{ 0, 1, 1, 2, 126, 32, },
++	{ 2, 1, 1, 2, 126, 32, },
++	{ 1, 1, 1, 2, 126, 32, },
++	{ 0, 1, 1, 2, 134, 36, },
++	{ 2, 1, 1, 2, 134, 36, },
++	{ 1, 1, 1, 2, 134, 36, },
++	{ 0, 1, 1, 2, 151, 36, },
++	{ 2, 1, 1, 2, 151, 36, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 40, },
++	{ 2, 1, 1, 2, 159, 40, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 32, },
++	{ 2, 1, 1, 3, 38, 32, },
++	{ 1, 1, 1, 3, 38, 32, },
++	{ 0, 1, 1, 3, 46, 36, },
++	{ 2, 1, 1, 3, 46, 36, },
++	{ 1, 1, 1, 3, 46, 36, },
++	{ 0, 1, 1, 3, 54, 36, },
++	{ 2, 1, 1, 3, 54, 36, },
++	{ 1, 1, 1, 3, 54, 36, },
++	{ 0, 1, 1, 3, 62, 32, },
++	{ 2, 1, 1, 3, 62, 32, },
++	{ 1, 1, 1, 3, 62, 32, },
++	{ 0, 1, 1, 3, 102, 30, },
++	{ 2, 1, 1, 3, 102, 30, },
++	{ 1, 1, 1, 3, 102, 30, },
++	{ 0, 1, 1, 3, 110, 32, },
++	{ 2, 1, 1, 3, 110, 32, },
++	{ 1, 1, 1, 3, 110, 32, },
++	{ 0, 1, 1, 3, 118, 32, },
++	{ 2, 1, 1, 3, 118, 32, },
++	{ 1, 1, 1, 3, 118, 32, },
++	{ 0, 1, 1, 3, 126, 32, },
++	{ 2, 1, 1, 3, 126, 32, },
++	{ 1, 1, 1, 3, 126, 32, },
++	{ 0, 1, 1, 3, 134, 36, },
++	{ 2, 1, 1, 3, 134, 36, },
++	{ 1, 1, 1, 3, 134, 36, },
++	{ 0, 1, 1, 3, 151, 36, },
++	{ 2, 1, 1, 3, 151, 36, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 40, },
++	{ 2, 1, 1, 3, 159, 40, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 32, },
++	{ 2, 1, 1, 6, 38, 32, },
++	{ 1, 1, 1, 6, 38, 32, },
++	{ 0, 1, 1, 6, 46, 36, },
++	{ 2, 1, 1, 6, 46, 36, },
++	{ 1, 1, 1, 6, 46, 36, },
++	{ 0, 1, 1, 6, 54, 36, },
++	{ 2, 1, 1, 6, 54, 36, },
++	{ 1, 1, 1, 6, 54, 36, },
++	{ 0, 1, 1, 6, 62, 32, },
++	{ 2, 1, 1, 6, 62, 32, },
++	{ 1, 1, 1, 6, 62, 32, },
++	{ 0, 1, 1, 6, 102, 30, },
++	{ 2, 1, 1, 6, 102, 30, },
++	{ 1, 1, 1, 6, 102, 30, },
++	{ 0, 1, 1, 6, 110, 32, },
++	{ 2, 1, 1, 6, 110, 32, },
++	{ 1, 1, 1, 6, 110, 32, },
++	{ 0, 1, 1, 6, 118, 32, },
++	{ 2, 1, 1, 6, 118, 32, },
++	{ 1, 1, 1, 6, 118, 32, },
++	{ 0, 1, 1, 6, 126, 32, },
++	{ 2, 1, 1, 6, 126, 32, },
++	{ 1, 1, 1, 6, 126, 32, },
++	{ 0, 1, 1, 6, 134, 36, },
++	{ 2, 1, 1, 6, 134, 36, },
++	{ 1, 1, 1, 6, 134, 36, },
++	{ 0, 1, 1, 6, 151, 36, },
++	{ 2, 1, 1, 6, 151, 36, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 40, },
++	{ 2, 1, 1, 6, 159, 40, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 32, },
++	{ 2, 1, 1, 7, 38, 32, },
++	{ 1, 1, 1, 7, 38, 32, },
++	{ 0, 1, 1, 7, 46, 36, },
++	{ 2, 1, 1, 7, 46, 36, },
++	{ 1, 1, 1, 7, 46, 36, },
++	{ 0, 1, 1, 7, 54, 36, },
++	{ 2, 1, 1, 7, 54, 36, },
++	{ 1, 1, 1, 7, 54, 36, },
++	{ 0, 1, 1, 7, 62, 32, },
++	{ 2, 1, 1, 7, 62, 32, },
++	{ 1, 1, 1, 7, 62, 32, },
++	{ 0, 1, 1, 7, 102, 30, },
++	{ 2, 1, 1, 7, 102, 30, },
++	{ 1, 1, 1, 7, 102, 30, },
++	{ 0, 1, 1, 7, 110, 32, },
++	{ 2, 1, 1, 7, 110, 32, },
++	{ 1, 1, 1, 7, 110, 32, },
++	{ 0, 1, 1, 7, 118, 32, },
++	{ 2, 1, 1, 7, 118, 32, },
++	{ 1, 1, 1, 7, 118, 32, },
++	{ 0, 1, 1, 7, 126, 32, },
++	{ 2, 1, 1, 7, 126, 32, },
++	{ 1, 1, 1, 7, 126, 32, },
++	{ 0, 1, 1, 7, 134, 36, },
++	{ 2, 1, 1, 7, 134, 36, },
++	{ 1, 1, 1, 7, 134, 36, },
++	{ 0, 1, 1, 7, 151, 36, },
++	{ 2, 1, 1, 7, 151, 36, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 40, },
++	{ 2, 1, 1, 7, 159, 40, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 34, },
++	{ 2, 1, 2, 4, 42, 34, },
++	{ 1, 1, 2, 4, 42, 34, },
++	{ 0, 1, 2, 4, 58, 34, },
++	{ 2, 1, 2, 4, 58, 34, },
++	{ 1, 1, 2, 4, 58, 34, },
++	{ 0, 1, 2, 4, 106, 32, },
++	{ 2, 1, 2, 4, 106, 32, },
++	{ 1, 1, 2, 4, 106, 32, },
++	{ 0, 1, 2, 4, 122, 34, },
++	{ 2, 1, 2, 4, 122, 34, },
++	{ 1, 1, 2, 4, 122, 34, },
++	{ 0, 1, 2, 4, 155, 34, },
++	{ 2, 1, 2, 4, 155, 34, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 34, },
++	{ 2, 1, 2, 5, 42, 34, },
++	{ 1, 1, 2, 5, 42, 34, },
++	{ 0, 1, 2, 5, 58, 34, },
++	{ 2, 1, 2, 5, 58, 34, },
++	{ 1, 1, 2, 5, 58, 34, },
++	{ 0, 1, 2, 5, 106, 32, },
++	{ 2, 1, 2, 5, 106, 32, },
++	{ 1, 1, 2, 5, 106, 32, },
++	{ 0, 1, 2, 5, 122, 34, },
++	{ 2, 1, 2, 5, 122, 34, },
++	{ 1, 1, 2, 5, 122, 34, },
++	{ 0, 1, 2, 5, 155, 34, },
++	{ 2, 1, 2, 5, 155, 34, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 34, },
++	{ 2, 1, 2, 8, 42, 34, },
++	{ 1, 1, 2, 8, 42, 34, },
++	{ 0, 1, 2, 8, 58, 34, },
++	{ 2, 1, 2, 8, 58, 34, },
++	{ 1, 1, 2, 8, 58, 34, },
++	{ 0, 1, 2, 8, 106, 32, },
++	{ 2, 1, 2, 8, 106, 32, },
++	{ 1, 1, 2, 8, 106, 32, },
++	{ 0, 1, 2, 8, 122, 34, },
++	{ 2, 1, 2, 8, 122, 34, },
++	{ 1, 1, 2, 8, 122, 34, },
++	{ 0, 1, 2, 8, 155, 34, },
++	{ 2, 1, 2, 8, 155, 34, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 34, },
++	{ 2, 1, 2, 9, 42, 34, },
++	{ 1, 1, 2, 9, 42, 34, },
++	{ 0, 1, 2, 9, 58, 34, },
++	{ 2, 1, 2, 9, 58, 34, },
++	{ 1, 1, 2, 9, 58, 34, },
++	{ 0, 1, 2, 9, 106, 32, },
++	{ 2, 1, 2, 9, 106, 32, },
++	{ 1, 1, 2, 9, 106, 32, },
++	{ 0, 1, 2, 9, 122, 34, },
++	{ 2, 1, 2, 9, 122, 34, },
++	{ 1, 1, 2, 9, 122, 34, },
++	{ 0, 1, 2, 9, 155, 34, },
++	{ 2, 1, 2, 9, 155, 34, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type2);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type3[] = {
++	{ 0, 0, 0, 0, 1, 46, },
++	{ 2, 0, 0, 0, 1, 40, },
++	{ 1, 0, 0, 0, 1, 40, },
++	{ 0, 0, 0, 0, 2, 46, },
++	{ 2, 0, 0, 0, 2, 40, },
++	{ 1, 0, 0, 0, 2, 40, },
++	{ 0, 0, 0, 0, 3, 46, },
++	{ 2, 0, 0, 0, 3, 40, },
++	{ 1, 0, 0, 0, 3, 40, },
++	{ 0, 0, 0, 0, 4, 46, },
++	{ 2, 0, 0, 0, 4, 40, },
++	{ 1, 0, 0, 0, 4, 40, },
++	{ 0, 0, 0, 0, 5, 46, },
++	{ 2, 0, 0, 0, 5, 40, },
++	{ 1, 0, 0, 0, 5, 40, },
++	{ 0, 0, 0, 0, 6, 46, },
++	{ 2, 0, 0, 0, 6, 40, },
++	{ 1, 0, 0, 0, 6, 40, },
++	{ 0, 0, 0, 0, 7, 46, },
++	{ 2, 0, 0, 0, 7, 40, },
++	{ 1, 0, 0, 0, 7, 40, },
++	{ 0, 0, 0, 0, 8, 46, },
++	{ 2, 0, 0, 0, 8, 40, },
++	{ 1, 0, 0, 0, 8, 40, },
++	{ 0, 0, 0, 0, 9, 46, },
++	{ 2, 0, 0, 0, 9, 40, },
++	{ 1, 0, 0, 0, 9, 40, },
++	{ 0, 0, 0, 0, 10, 46, },
++	{ 2, 0, 0, 0, 10, 40, },
++	{ 1, 0, 0, 0, 10, 40, },
++	{ 0, 0, 0, 0, 11, 46, },
++	{ 2, 0, 0, 0, 11, 40, },
++	{ 1, 0, 0, 0, 11, 40, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 40, },
++	{ 1, 0, 0, 0, 12, 40, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 40, },
++	{ 1, 0, 0, 0, 13, 40, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 40, },
++	{ 0, 0, 0, 1, 1, 46, },
++	{ 2, 0, 0, 1, 1, 40, },
++	{ 1, 0, 0, 1, 1, 40, },
++	{ 0, 0, 0, 1, 2, 46, },
++	{ 2, 0, 0, 1, 2, 40, },
++	{ 1, 0, 0, 1, 2, 40, },
++	{ 0, 0, 0, 1, 3, 46, },
++	{ 2, 0, 0, 1, 3, 40, },
++	{ 1, 0, 0, 1, 3, 40, },
++	{ 0, 0, 0, 1, 4, 46, },
++	{ 2, 0, 0, 1, 4, 40, },
++	{ 1, 0, 0, 1, 4, 40, },
++	{ 0, 0, 0, 1, 5, 46, },
++	{ 2, 0, 0, 1, 5, 40, },
++	{ 1, 0, 0, 1, 5, 40, },
++	{ 0, 0, 0, 1, 6, 46, },
++	{ 2, 0, 0, 1, 6, 40, },
++	{ 1, 0, 0, 1, 6, 40, },
++	{ 0, 0, 0, 1, 7, 46, },
++	{ 2, 0, 0, 1, 7, 40, },
++	{ 1, 0, 0, 1, 7, 40, },
++	{ 0, 0, 0, 1, 8, 46, },
++	{ 2, 0, 0, 1, 8, 40, },
++	{ 1, 0, 0, 1, 8, 40, },
++	{ 0, 0, 0, 1, 9, 46, },
++	{ 2, 0, 0, 1, 9, 40, },
++	{ 1, 0, 0, 1, 9, 40, },
++	{ 0, 0, 0, 1, 10, 46, },
++	{ 2, 0, 0, 1, 10, 40, },
++	{ 1, 0, 0, 1, 10, 40, },
++	{ 0, 0, 0, 1, 11, 46, },
++	{ 2, 0, 0, 1, 11, 40, },
++	{ 1, 0, 0, 1, 11, 40, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 40, },
++	{ 1, 0, 0, 1, 12, 40, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 40, },
++	{ 1, 0, 0, 1, 13, 40, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 46, },
++	{ 2, 0, 0, 2, 1, 40, },
++	{ 1, 0, 0, 2, 1, 40, },
++	{ 0, 0, 0, 2, 2, 46, },
++	{ 2, 0, 0, 2, 2, 40, },
++	{ 1, 0, 0, 2, 2, 40, },
++	{ 0, 0, 0, 2, 3, 46, },
++	{ 2, 0, 0, 2, 3, 40, },
++	{ 1, 0, 0, 2, 3, 40, },
++	{ 0, 0, 0, 2, 4, 46, },
++	{ 2, 0, 0, 2, 4, 40, },
++	{ 1, 0, 0, 2, 4, 40, },
++	{ 0, 0, 0, 2, 5, 46, },
++	{ 2, 0, 0, 2, 5, 40, },
++	{ 1, 0, 0, 2, 5, 40, },
++	{ 0, 0, 0, 2, 6, 46, },
++	{ 2, 0, 0, 2, 6, 40, },
++	{ 1, 0, 0, 2, 6, 40, },
++	{ 0, 0, 0, 2, 7, 46, },
++	{ 2, 0, 0, 2, 7, 40, },
++	{ 1, 0, 0, 2, 7, 40, },
++	{ 0, 0, 0, 2, 8, 46, },
++	{ 2, 0, 0, 2, 8, 40, },
++	{ 1, 0, 0, 2, 8, 40, },
++	{ 0, 0, 0, 2, 9, 46, },
++	{ 2, 0, 0, 2, 9, 40, },
++	{ 1, 0, 0, 2, 9, 40, },
++	{ 0, 0, 0, 2, 10, 46, },
++	{ 2, 0, 0, 2, 10, 40, },
++	{ 1, 0, 0, 2, 10, 40, },
++	{ 0, 0, 0, 2, 11, 46, },
++	{ 2, 0, 0, 2, 11, 40, },
++	{ 1, 0, 0, 2, 11, 40, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 40, },
++	{ 1, 0, 0, 2, 12, 40, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 40, },
++	{ 1, 0, 0, 2, 13, 40, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 46, },
++	{ 2, 0, 0, 3, 1, 40, },
++	{ 1, 0, 0, 3, 1, 40, },
++	{ 0, 0, 0, 3, 2, 46, },
++	{ 2, 0, 0, 3, 2, 40, },
++	{ 1, 0, 0, 3, 2, 40, },
++	{ 0, 0, 0, 3, 3, 46, },
++	{ 2, 0, 0, 3, 3, 40, },
++	{ 1, 0, 0, 3, 3, 40, },
++	{ 0, 0, 0, 3, 4, 46, },
++	{ 2, 0, 0, 3, 4, 40, },
++	{ 1, 0, 0, 3, 4, 40, },
++	{ 0, 0, 0, 3, 5, 46, },
++	{ 2, 0, 0, 3, 5, 40, },
++	{ 1, 0, 0, 3, 5, 40, },
++	{ 0, 0, 0, 3, 6, 46, },
++	{ 2, 0, 0, 3, 6, 40, },
++	{ 1, 0, 0, 3, 6, 40, },
++	{ 0, 0, 0, 3, 7, 46, },
++	{ 2, 0, 0, 3, 7, 40, },
++	{ 1, 0, 0, 3, 7, 40, },
++	{ 0, 0, 0, 3, 8, 46, },
++	{ 2, 0, 0, 3, 8, 40, },
++	{ 1, 0, 0, 3, 8, 40, },
++	{ 0, 0, 0, 3, 9, 46, },
++	{ 2, 0, 0, 3, 9, 40, },
++	{ 1, 0, 0, 3, 9, 40, },
++	{ 0, 0, 0, 3, 10, 46, },
++	{ 2, 0, 0, 3, 10, 40, },
++	{ 1, 0, 0, 3, 10, 40, },
++	{ 0, 0, 0, 3, 11, 46, },
++	{ 2, 0, 0, 3, 11, 40, },
++	{ 1, 0, 0, 3, 11, 40, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 40, },
++	{ 1, 0, 0, 3, 12, 40, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 40, },
++	{ 1, 0, 0, 3, 13, 40, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 46, },
++	{ 2, 0, 0, 6, 1, 40, },
++	{ 1, 0, 0, 6, 1, 40, },
++	{ 0, 0, 0, 6, 2, 46, },
++	{ 2, 0, 0, 6, 2, 40, },
++	{ 1, 0, 0, 6, 2, 40, },
++	{ 0, 0, 0, 6, 3, 46, },
++	{ 2, 0, 0, 6, 3, 40, },
++	{ 1, 0, 0, 6, 3, 40, },
++	{ 0, 0, 0, 6, 4, 46, },
++	{ 2, 0, 0, 6, 4, 40, },
++	{ 1, 0, 0, 6, 4, 40, },
++	{ 0, 0, 0, 6, 5, 46, },
++	{ 2, 0, 0, 6, 5, 40, },
++	{ 1, 0, 0, 6, 5, 40, },
++	{ 0, 0, 0, 6, 6, 46, },
++	{ 2, 0, 0, 6, 6, 40, },
++	{ 1, 0, 0, 6, 6, 40, },
++	{ 0, 0, 0, 6, 7, 46, },
++	{ 2, 0, 0, 6, 7, 40, },
++	{ 1, 0, 0, 6, 7, 40, },
++	{ 0, 0, 0, 6, 8, 46, },
++	{ 2, 0, 0, 6, 8, 40, },
++	{ 1, 0, 0, 6, 8, 40, },
++	{ 0, 0, 0, 6, 9, 46, },
++	{ 2, 0, 0, 6, 9, 40, },
++	{ 1, 0, 0, 6, 9, 40, },
++	{ 0, 0, 0, 6, 10, 46, },
++	{ 2, 0, 0, 6, 10, 40, },
++	{ 1, 0, 0, 6, 10, 40, },
++	{ 0, 0, 0, 6, 11, 46, },
++	{ 2, 0, 0, 6, 11, 40, },
++	{ 1, 0, 0, 6, 11, 40, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 40, },
++	{ 1, 0, 0, 6, 12, 40, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 40, },
++	{ 1, 0, 0, 6, 13, 40, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 46, },
++	{ 2, 0, 0, 7, 1, 40, },
++	{ 1, 0, 0, 7, 1, 40, },
++	{ 0, 0, 0, 7, 2, 46, },
++	{ 2, 0, 0, 7, 2, 40, },
++	{ 1, 0, 0, 7, 2, 40, },
++	{ 0, 0, 0, 7, 3, 46, },
++	{ 2, 0, 0, 7, 3, 40, },
++	{ 1, 0, 0, 7, 3, 40, },
++	{ 0, 0, 0, 7, 4, 46, },
++	{ 2, 0, 0, 7, 4, 40, },
++	{ 1, 0, 0, 7, 4, 40, },
++	{ 0, 0, 0, 7, 5, 46, },
++	{ 2, 0, 0, 7, 5, 40, },
++	{ 1, 0, 0, 7, 5, 40, },
++	{ 0, 0, 0, 7, 6, 46, },
++	{ 2, 0, 0, 7, 6, 40, },
++	{ 1, 0, 0, 7, 6, 40, },
++	{ 0, 0, 0, 7, 7, 46, },
++	{ 2, 0, 0, 7, 7, 40, },
++	{ 1, 0, 0, 7, 7, 40, },
++	{ 0, 0, 0, 7, 8, 46, },
++	{ 2, 0, 0, 7, 8, 40, },
++	{ 1, 0, 0, 7, 8, 40, },
++	{ 0, 0, 0, 7, 9, 46, },
++	{ 2, 0, 0, 7, 9, 40, },
++	{ 1, 0, 0, 7, 9, 40, },
++	{ 0, 0, 0, 7, 10, 46, },
++	{ 2, 0, 0, 7, 10, 40, },
++	{ 1, 0, 0, 7, 10, 40, },
++	{ 0, 0, 0, 7, 11, 46, },
++	{ 2, 0, 0, 7, 11, 40, },
++	{ 1, 0, 0, 7, 11, 40, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 40, },
++	{ 1, 0, 0, 7, 12, 40, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 40, },
++	{ 1, 0, 0, 7, 13, 40, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 46, },
++	{ 2, 0, 1, 2, 3, 40, },
++	{ 1, 0, 1, 2, 3, 40, },
++	{ 0, 0, 1, 2, 4, 46, },
++	{ 2, 0, 1, 2, 4, 40, },
++	{ 1, 0, 1, 2, 4, 40, },
++	{ 0, 0, 1, 2, 5, 46, },
++	{ 2, 0, 1, 2, 5, 40, },
++	{ 1, 0, 1, 2, 5, 40, },
++	{ 0, 0, 1, 2, 6, 46, },
++	{ 2, 0, 1, 2, 6, 40, },
++	{ 1, 0, 1, 2, 6, 40, },
++	{ 0, 0, 1, 2, 7, 46, },
++	{ 2, 0, 1, 2, 7, 40, },
++	{ 1, 0, 1, 2, 7, 40, },
++	{ 0, 0, 1, 2, 8, 46, },
++	{ 2, 0, 1, 2, 8, 40, },
++	{ 1, 0, 1, 2, 8, 40, },
++	{ 0, 0, 1, 2, 9, 46, },
++	{ 2, 0, 1, 2, 9, 40, },
++	{ 1, 0, 1, 2, 9, 40, },
++	{ 0, 0, 1, 2, 10, 46, },
++	{ 2, 0, 1, 2, 10, 40, },
++	{ 1, 0, 1, 2, 10, 40, },
++	{ 0, 0, 1, 2, 11, 46, },
++	{ 2, 0, 1, 2, 11, 40, },
++	{ 1, 0, 1, 2, 11, 40, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 40, },
++	{ 1, 0, 1, 2, 12, 40, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 40, },
++	{ 1, 0, 1, 2, 13, 40, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 46, },
++	{ 2, 0, 1, 3, 3, 40, },
++	{ 1, 0, 1, 3, 3, 40, },
++	{ 0, 0, 1, 3, 4, 46, },
++	{ 2, 0, 1, 3, 4, 40, },
++	{ 1, 0, 1, 3, 4, 40, },
++	{ 0, 0, 1, 3, 5, 46, },
++	{ 2, 0, 1, 3, 5, 40, },
++	{ 1, 0, 1, 3, 5, 40, },
++	{ 0, 0, 1, 3, 6, 46, },
++	{ 2, 0, 1, 3, 6, 40, },
++	{ 1, 0, 1, 3, 6, 40, },
++	{ 0, 0, 1, 3, 7, 46, },
++	{ 2, 0, 1, 3, 7, 40, },
++	{ 1, 0, 1, 3, 7, 40, },
++	{ 0, 0, 1, 3, 8, 46, },
++	{ 2, 0, 1, 3, 8, 40, },
++	{ 1, 0, 1, 3, 8, 40, },
++	{ 0, 0, 1, 3, 9, 46, },
++	{ 2, 0, 1, 3, 9, 40, },
++	{ 1, 0, 1, 3, 9, 40, },
++	{ 0, 0, 1, 3, 10, 46, },
++	{ 2, 0, 1, 3, 10, 40, },
++	{ 1, 0, 1, 3, 10, 40, },
++	{ 0, 0, 1, 3, 11, 46, },
++	{ 2, 0, 1, 3, 11, 40, },
++	{ 1, 0, 1, 3, 11, 40, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 40, },
++	{ 1, 0, 1, 3, 12, 40, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 40, },
++	{ 1, 0, 1, 3, 13, 40, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 46, },
++	{ 2, 0, 1, 6, 3, 40, },
++	{ 1, 0, 1, 6, 3, 40, },
++	{ 0, 0, 1, 6, 4, 46, },
++	{ 2, 0, 1, 6, 4, 40, },
++	{ 1, 0, 1, 6, 4, 40, },
++	{ 0, 0, 1, 6, 5, 46, },
++	{ 2, 0, 1, 6, 5, 40, },
++	{ 1, 0, 1, 6, 5, 40, },
++	{ 0, 0, 1, 6, 6, 46, },
++	{ 2, 0, 1, 6, 6, 40, },
++	{ 1, 0, 1, 6, 6, 40, },
++	{ 0, 0, 1, 6, 7, 46, },
++	{ 2, 0, 1, 6, 7, 40, },
++	{ 1, 0, 1, 6, 7, 40, },
++	{ 0, 0, 1, 6, 8, 46, },
++	{ 2, 0, 1, 6, 8, 40, },
++	{ 1, 0, 1, 6, 8, 40, },
++	{ 0, 0, 1, 6, 9, 46, },
++	{ 2, 0, 1, 6, 9, 40, },
++	{ 1, 0, 1, 6, 9, 40, },
++	{ 0, 0, 1, 6, 10, 46, },
++	{ 2, 0, 1, 6, 10, 40, },
++	{ 1, 0, 1, 6, 10, 40, },
++	{ 0, 0, 1, 6, 11, 46, },
++	{ 2, 0, 1, 6, 11, 40, },
++	{ 1, 0, 1, 6, 11, 40, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 40, },
++	{ 1, 0, 1, 6, 12, 40, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 40, },
++	{ 1, 0, 1, 6, 13, 40, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 46, },
++	{ 2, 0, 1, 7, 3, 40, },
++	{ 1, 0, 1, 7, 3, 40, },
++	{ 0, 0, 1, 7, 4, 46, },
++	{ 2, 0, 1, 7, 4, 40, },
++	{ 1, 0, 1, 7, 4, 40, },
++	{ 0, 0, 1, 7, 5, 46, },
++	{ 2, 0, 1, 7, 5, 40, },
++	{ 1, 0, 1, 7, 5, 40, },
++	{ 0, 0, 1, 7, 6, 46, },
++	{ 2, 0, 1, 7, 6, 40, },
++	{ 1, 0, 1, 7, 6, 40, },
++	{ 0, 0, 1, 7, 7, 46, },
++	{ 2, 0, 1, 7, 7, 40, },
++	{ 1, 0, 1, 7, 7, 40, },
++	{ 0, 0, 1, 7, 8, 46, },
++	{ 2, 0, 1, 7, 8, 40, },
++	{ 1, 0, 1, 7, 8, 40, },
++	{ 0, 0, 1, 7, 9, 46, },
++	{ 2, 0, 1, 7, 9, 40, },
++	{ 1, 0, 1, 7, 9, 40, },
++	{ 0, 0, 1, 7, 10, 46, },
++	{ 2, 0, 1, 7, 10, 40, },
++	{ 1, 0, 1, 7, 10, 40, },
++	{ 0, 0, 1, 7, 11, 46, },
++	{ 2, 0, 1, 7, 11, 40, },
++	{ 1, 0, 1, 7, 11, 40, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 40, },
++	{ 1, 0, 1, 7, 12, 40, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 40, },
++	{ 1, 0, 1, 7, 13, 40, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 46, },
++	{ 2, 1, 0, 1, 36, 40, },
++	{ 1, 1, 0, 1, 36, 40, },
++	{ 0, 1, 0, 1, 40, 46, },
++	{ 2, 1, 0, 1, 40, 40, },
++	{ 1, 1, 0, 1, 40, 40, },
++	{ 0, 1, 0, 1, 44, 46, },
++	{ 2, 1, 0, 1, 44, 40, },
++	{ 1, 1, 0, 1, 44, 40, },
++	{ 0, 1, 0, 1, 48, 46, },
++	{ 2, 1, 0, 1, 48, 40, },
++	{ 1, 1, 0, 1, 48, 40, },
++	{ 0, 1, 0, 1, 52, 46, },
++	{ 2, 1, 0, 1, 52, 40, },
++	{ 1, 1, 0, 1, 52, 40, },
++	{ 0, 1, 0, 1, 56, 46, },
++	{ 2, 1, 0, 1, 56, 40, },
++	{ 1, 1, 0, 1, 56, 40, },
++	{ 0, 1, 0, 1, 60, 46, },
++	{ 2, 1, 0, 1, 60, 40, },
++	{ 1, 1, 0, 1, 60, 40, },
++	{ 0, 1, 0, 1, 64, 46, },
++	{ 2, 1, 0, 1, 64, 40, },
++	{ 1, 1, 0, 1, 64, 40, },
++	{ 0, 1, 0, 1, 100, 46, },
++	{ 2, 1, 0, 1, 100, 40, },
++	{ 1, 1, 0, 1, 100, 40, },
++	{ 0, 1, 0, 1, 104, 46, },
++	{ 2, 1, 0, 1, 104, 40, },
++	{ 1, 1, 0, 1, 104, 40, },
++	{ 0, 1, 0, 1, 108, 46, },
++	{ 2, 1, 0, 1, 108, 40, },
++	{ 1, 1, 0, 1, 108, 40, },
++	{ 0, 1, 0, 1, 112, 46, },
++	{ 2, 1, 0, 1, 112, 40, },
++	{ 1, 1, 0, 1, 112, 40, },
++	{ 0, 1, 0, 1, 116, 46, },
++	{ 2, 1, 0, 1, 116, 40, },
++	{ 1, 1, 0, 1, 116, 40, },
++	{ 0, 1, 0, 1, 120, 46, },
++	{ 2, 1, 0, 1, 120, 40, },
++	{ 1, 1, 0, 1, 120, 40, },
++	{ 0, 1, 0, 1, 124, 46, },
++	{ 2, 1, 0, 1, 124, 40, },
++	{ 1, 1, 0, 1, 124, 40, },
++	{ 0, 1, 0, 1, 128, 46, },
++	{ 2, 1, 0, 1, 128, 40, },
++	{ 1, 1, 0, 1, 128, 40, },
++	{ 0, 1, 0, 1, 132, 46, },
++	{ 2, 1, 0, 1, 132, 40, },
++	{ 1, 1, 0, 1, 132, 40, },
++	{ 0, 1, 0, 1, 136, 46, },
++	{ 2, 1, 0, 1, 136, 40, },
++	{ 1, 1, 0, 1, 136, 40, },
++	{ 0, 1, 0, 1, 140, 46, },
++	{ 2, 1, 0, 1, 140, 40, },
++	{ 1, 1, 0, 1, 140, 40, },
++	{ 0, 1, 0, 1, 149, 46, },
++	{ 2, 1, 0, 1, 149, 40, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 46, },
++	{ 2, 1, 0, 1, 153, 40, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 46, },
++	{ 2, 1, 0, 1, 157, 40, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 46, },
++	{ 2, 1, 0, 1, 161, 40, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 46, },
++	{ 2, 1, 0, 1, 165, 40, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 46, },
++	{ 2, 1, 0, 2, 36, 40, },
++	{ 1, 1, 0, 2, 36, 40, },
++	{ 0, 1, 0, 2, 40, 46, },
++	{ 2, 1, 0, 2, 40, 40, },
++	{ 1, 1, 0, 2, 40, 40, },
++	{ 0, 1, 0, 2, 44, 46, },
++	{ 2, 1, 0, 2, 44, 40, },
++	{ 1, 1, 0, 2, 44, 40, },
++	{ 0, 1, 0, 2, 48, 46, },
++	{ 2, 1, 0, 2, 48, 40, },
++	{ 1, 1, 0, 2, 48, 40, },
++	{ 0, 1, 0, 2, 52, 46, },
++	{ 2, 1, 0, 2, 52, 40, },
++	{ 1, 1, 0, 2, 52, 40, },
++	{ 0, 1, 0, 2, 56, 46, },
++	{ 2, 1, 0, 2, 56, 40, },
++	{ 1, 1, 0, 2, 56, 40, },
++	{ 0, 1, 0, 2, 60, 46, },
++	{ 2, 1, 0, 2, 60, 40, },
++	{ 1, 1, 0, 2, 60, 40, },
++	{ 0, 1, 0, 2, 64, 46, },
++	{ 2, 1, 0, 2, 64, 40, },
++	{ 1, 1, 0, 2, 64, 40, },
++	{ 0, 1, 0, 2, 100, 46, },
++	{ 2, 1, 0, 2, 100, 40, },
++	{ 1, 1, 0, 2, 100, 40, },
++	{ 0, 1, 0, 2, 104, 46, },
++	{ 2, 1, 0, 2, 104, 40, },
++	{ 1, 1, 0, 2, 104, 40, },
++	{ 0, 1, 0, 2, 108, 46, },
++	{ 2, 1, 0, 2, 108, 40, },
++	{ 1, 1, 0, 2, 108, 40, },
++	{ 0, 1, 0, 2, 112, 46, },
++	{ 2, 1, 0, 2, 112, 40, },
++	{ 1, 1, 0, 2, 112, 40, },
++	{ 0, 1, 0, 2, 116, 46, },
++	{ 2, 1, 0, 2, 116, 40, },
++	{ 1, 1, 0, 2, 116, 40, },
++	{ 0, 1, 0, 2, 120, 46, },
++	{ 2, 1, 0, 2, 120, 40, },
++	{ 1, 1, 0, 2, 120, 40, },
++	{ 0, 1, 0, 2, 124, 46, },
++	{ 2, 1, 0, 2, 124, 40, },
++	{ 1, 1, 0, 2, 124, 40, },
++	{ 0, 1, 0, 2, 128, 46, },
++	{ 2, 1, 0, 2, 128, 40, },
++	{ 1, 1, 0, 2, 128, 40, },
++	{ 0, 1, 0, 2, 132, 46, },
++	{ 2, 1, 0, 2, 132, 40, },
++	{ 1, 1, 0, 2, 132, 40, },
++	{ 0, 1, 0, 2, 136, 46, },
++	{ 2, 1, 0, 2, 136, 40, },
++	{ 1, 1, 0, 2, 136, 40, },
++	{ 0, 1, 0, 2, 140, 46, },
++	{ 2, 1, 0, 2, 140, 40, },
++	{ 1, 1, 0, 2, 140, 40, },
++	{ 0, 1, 0, 2, 149, 46, },
++	{ 2, 1, 0, 2, 149, 40, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 46, },
++	{ 2, 1, 0, 2, 153, 40, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 46, },
++	{ 2, 1, 0, 2, 157, 40, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 46, },
++	{ 2, 1, 0, 2, 161, 40, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 46, },
++	{ 2, 1, 0, 2, 165, 40, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 46, },
++	{ 2, 1, 0, 3, 36, 40, },
++	{ 1, 1, 0, 3, 36, 40, },
++	{ 0, 1, 0, 3, 40, 46, },
++	{ 2, 1, 0, 3, 40, 40, },
++	{ 1, 1, 0, 3, 40, 40, },
++	{ 0, 1, 0, 3, 44, 46, },
++	{ 2, 1, 0, 3, 44, 40, },
++	{ 1, 1, 0, 3, 44, 40, },
++	{ 0, 1, 0, 3, 48, 46, },
++	{ 2, 1, 0, 3, 48, 40, },
++	{ 1, 1, 0, 3, 48, 40, },
++	{ 0, 1, 0, 3, 52, 46, },
++	{ 2, 1, 0, 3, 52, 40, },
++	{ 1, 1, 0, 3, 52, 40, },
++	{ 0, 1, 0, 3, 56, 46, },
++	{ 2, 1, 0, 3, 56, 40, },
++	{ 1, 1, 0, 3, 56, 40, },
++	{ 0, 1, 0, 3, 60, 46, },
++	{ 2, 1, 0, 3, 60, 40, },
++	{ 1, 1, 0, 3, 60, 40, },
++	{ 0, 1, 0, 3, 64, 46, },
++	{ 2, 1, 0, 3, 64, 40, },
++	{ 1, 1, 0, 3, 64, 40, },
++	{ 0, 1, 0, 3, 100, 46, },
++	{ 2, 1, 0, 3, 100, 40, },
++	{ 1, 1, 0, 3, 100, 40, },
++	{ 0, 1, 0, 3, 104, 46, },
++	{ 2, 1, 0, 3, 104, 40, },
++	{ 1, 1, 0, 3, 104, 40, },
++	{ 0, 1, 0, 3, 108, 46, },
++	{ 2, 1, 0, 3, 108, 40, },
++	{ 1, 1, 0, 3, 108, 40, },
++	{ 0, 1, 0, 3, 112, 46, },
++	{ 2, 1, 0, 3, 112, 40, },
++	{ 1, 1, 0, 3, 112, 40, },
++	{ 0, 1, 0, 3, 116, 46, },
++	{ 2, 1, 0, 3, 116, 40, },
++	{ 1, 1, 0, 3, 116, 40, },
++	{ 0, 1, 0, 3, 120, 46, },
++	{ 2, 1, 0, 3, 120, 40, },
++	{ 1, 1, 0, 3, 120, 40, },
++	{ 0, 1, 0, 3, 124, 46, },
++	{ 2, 1, 0, 3, 124, 40, },
++	{ 1, 1, 0, 3, 124, 40, },
++	{ 0, 1, 0, 3, 128, 46, },
++	{ 2, 1, 0, 3, 128, 40, },
++	{ 1, 1, 0, 3, 128, 40, },
++	{ 0, 1, 0, 3, 132, 46, },
++	{ 2, 1, 0, 3, 132, 40, },
++	{ 1, 1, 0, 3, 132, 40, },
++	{ 0, 1, 0, 3, 136, 46, },
++	{ 2, 1, 0, 3, 136, 40, },
++	{ 1, 1, 0, 3, 136, 40, },
++	{ 0, 1, 0, 3, 140, 46, },
++	{ 2, 1, 0, 3, 140, 40, },
++	{ 1, 1, 0, 3, 140, 40, },
++	{ 0, 1, 0, 3, 149, 46, },
++	{ 2, 1, 0, 3, 149, 40, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 46, },
++	{ 2, 1, 0, 3, 153, 40, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 46, },
++	{ 2, 1, 0, 3, 157, 40, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 46, },
++	{ 2, 1, 0, 3, 161, 40, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 46, },
++	{ 2, 1, 0, 3, 165, 40, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 46, },
++	{ 2, 1, 0, 6, 36, 40, },
++	{ 1, 1, 0, 6, 36, 40, },
++	{ 0, 1, 0, 6, 40, 46, },
++	{ 2, 1, 0, 6, 40, 40, },
++	{ 1, 1, 0, 6, 40, 40, },
++	{ 0, 1, 0, 6, 44, 46, },
++	{ 2, 1, 0, 6, 44, 40, },
++	{ 1, 1, 0, 6, 44, 40, },
++	{ 0, 1, 0, 6, 48, 46, },
++	{ 2, 1, 0, 6, 48, 40, },
++	{ 1, 1, 0, 6, 48, 40, },
++	{ 0, 1, 0, 6, 52, 46, },
++	{ 2, 1, 0, 6, 52, 40, },
++	{ 1, 1, 0, 6, 52, 40, },
++	{ 0, 1, 0, 6, 56, 46, },
++	{ 2, 1, 0, 6, 56, 40, },
++	{ 1, 1, 0, 6, 56, 40, },
++	{ 0, 1, 0, 6, 60, 46, },
++	{ 2, 1, 0, 6, 60, 40, },
++	{ 1, 1, 0, 6, 60, 40, },
++	{ 0, 1, 0, 6, 64, 46, },
++	{ 2, 1, 0, 6, 64, 40, },
++	{ 1, 1, 0, 6, 64, 40, },
++	{ 0, 1, 0, 6, 100, 46, },
++	{ 2, 1, 0, 6, 100, 40, },
++	{ 1, 1, 0, 6, 100, 40, },
++	{ 0, 1, 0, 6, 104, 46, },
++	{ 2, 1, 0, 6, 104, 40, },
++	{ 1, 1, 0, 6, 104, 40, },
++	{ 0, 1, 0, 6, 108, 46, },
++	{ 2, 1, 0, 6, 108, 40, },
++	{ 1, 1, 0, 6, 108, 40, },
++	{ 0, 1, 0, 6, 112, 46, },
++	{ 2, 1, 0, 6, 112, 40, },
++	{ 1, 1, 0, 6, 112, 40, },
++	{ 0, 1, 0, 6, 116, 46, },
++	{ 2, 1, 0, 6, 116, 40, },
++	{ 1, 1, 0, 6, 116, 40, },
++	{ 0, 1, 0, 6, 120, 46, },
++	{ 2, 1, 0, 6, 120, 40, },
++	{ 1, 1, 0, 6, 120, 40, },
++	{ 0, 1, 0, 6, 124, 46, },
++	{ 2, 1, 0, 6, 124, 40, },
++	{ 1, 1, 0, 6, 124, 40, },
++	{ 0, 1, 0, 6, 128, 46, },
++	{ 2, 1, 0, 6, 128, 40, },
++	{ 1, 1, 0, 6, 128, 40, },
++	{ 0, 1, 0, 6, 132, 46, },
++	{ 2, 1, 0, 6, 132, 40, },
++	{ 1, 1, 0, 6, 132, 40, },
++	{ 0, 1, 0, 6, 136, 46, },
++	{ 2, 1, 0, 6, 136, 40, },
++	{ 1, 1, 0, 6, 136, 40, },
++	{ 0, 1, 0, 6, 140, 46, },
++	{ 2, 1, 0, 6, 140, 40, },
++	{ 1, 1, 0, 6, 140, 40, },
++	{ 0, 1, 0, 6, 149, 46, },
++	{ 2, 1, 0, 6, 149, 40, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 46, },
++	{ 2, 1, 0, 6, 153, 40, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 46, },
++	{ 2, 1, 0, 6, 157, 40, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 46, },
++	{ 2, 1, 0, 6, 161, 40, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 46, },
++	{ 2, 1, 0, 6, 165, 40, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 46, },
++	{ 2, 1, 0, 7, 36, 40, },
++	{ 1, 1, 0, 7, 36, 40, },
++	{ 0, 1, 0, 7, 40, 46, },
++	{ 2, 1, 0, 7, 40, 40, },
++	{ 1, 1, 0, 7, 40, 40, },
++	{ 0, 1, 0, 7, 44, 46, },
++	{ 2, 1, 0, 7, 44, 40, },
++	{ 1, 1, 0, 7, 44, 40, },
++	{ 0, 1, 0, 7, 48, 46, },
++	{ 2, 1, 0, 7, 48, 40, },
++	{ 1, 1, 0, 7, 48, 40, },
++	{ 0, 1, 0, 7, 52, 46, },
++	{ 2, 1, 0, 7, 52, 40, },
++	{ 1, 1, 0, 7, 52, 40, },
++	{ 0, 1, 0, 7, 56, 46, },
++	{ 2, 1, 0, 7, 56, 40, },
++	{ 1, 1, 0, 7, 56, 40, },
++	{ 0, 1, 0, 7, 60, 46, },
++	{ 2, 1, 0, 7, 60, 40, },
++	{ 1, 1, 0, 7, 60, 40, },
++	{ 0, 1, 0, 7, 64, 46, },
++	{ 2, 1, 0, 7, 64, 40, },
++	{ 1, 1, 0, 7, 64, 40, },
++	{ 0, 1, 0, 7, 100, 46, },
++	{ 2, 1, 0, 7, 100, 40, },
++	{ 1, 1, 0, 7, 100, 40, },
++	{ 0, 1, 0, 7, 104, 46, },
++	{ 2, 1, 0, 7, 104, 40, },
++	{ 1, 1, 0, 7, 104, 40, },
++	{ 0, 1, 0, 7, 108, 46, },
++	{ 2, 1, 0, 7, 108, 40, },
++	{ 1, 1, 0, 7, 108, 40, },
++	{ 0, 1, 0, 7, 112, 46, },
++	{ 2, 1, 0, 7, 112, 40, },
++	{ 1, 1, 0, 7, 112, 40, },
++	{ 0, 1, 0, 7, 116, 46, },
++	{ 2, 1, 0, 7, 116, 40, },
++	{ 1, 1, 0, 7, 116, 40, },
++	{ 0, 1, 0, 7, 120, 46, },
++	{ 2, 1, 0, 7, 120, 40, },
++	{ 1, 1, 0, 7, 120, 40, },
++	{ 0, 1, 0, 7, 124, 46, },
++	{ 2, 1, 0, 7, 124, 40, },
++	{ 1, 1, 0, 7, 124, 40, },
++	{ 0, 1, 0, 7, 128, 46, },
++	{ 2, 1, 0, 7, 128, 40, },
++	{ 1, 1, 0, 7, 128, 40, },
++	{ 0, 1, 0, 7, 132, 46, },
++	{ 2, 1, 0, 7, 132, 40, },
++	{ 1, 1, 0, 7, 132, 40, },
++	{ 0, 1, 0, 7, 136, 46, },
++	{ 2, 1, 0, 7, 136, 40, },
++	{ 1, 1, 0, 7, 136, 40, },
++	{ 0, 1, 0, 7, 140, 46, },
++	{ 2, 1, 0, 7, 140, 40, },
++	{ 1, 1, 0, 7, 140, 40, },
++	{ 0, 1, 0, 7, 149, 46, },
++	{ 2, 1, 0, 7, 149, 40, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 46, },
++	{ 2, 1, 0, 7, 153, 40, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 46, },
++	{ 2, 1, 0, 7, 157, 40, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 46, },
++	{ 2, 1, 0, 7, 161, 40, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 46, },
++	{ 2, 1, 0, 7, 165, 40, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 46, },
++	{ 2, 1, 1, 2, 38, 40, },
++	{ 1, 1, 1, 2, 38, 40, },
++	{ 0, 1, 1, 2, 46, 46, },
++	{ 2, 1, 1, 2, 46, 40, },
++	{ 1, 1, 1, 2, 46, 40, },
++	{ 0, 1, 1, 2, 54, 46, },
++	{ 2, 1, 1, 2, 54, 40, },
++	{ 1, 1, 1, 2, 54, 40, },
++	{ 0, 1, 1, 2, 62, 46, },
++	{ 2, 1, 1, 2, 62, 40, },
++	{ 1, 1, 1, 2, 62, 40, },
++	{ 0, 1, 1, 2, 102, 46, },
++	{ 2, 1, 1, 2, 102, 40, },
++	{ 1, 1, 1, 2, 102, 40, },
++	{ 0, 1, 1, 2, 110, 46, },
++	{ 2, 1, 1, 2, 110, 40, },
++	{ 1, 1, 1, 2, 110, 40, },
++	{ 0, 1, 1, 2, 118, 46, },
++	{ 2, 1, 1, 2, 118, 40, },
++	{ 1, 1, 1, 2, 118, 40, },
++	{ 0, 1, 1, 2, 126, 46, },
++	{ 2, 1, 1, 2, 126, 40, },
++	{ 1, 1, 1, 2, 126, 40, },
++	{ 0, 1, 1, 2, 134, 46, },
++	{ 2, 1, 1, 2, 134, 40, },
++	{ 1, 1, 1, 2, 134, 40, },
++	{ 0, 1, 1, 2, 151, 46, },
++	{ 2, 1, 1, 2, 151, 40, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 46, },
++	{ 2, 1, 1, 2, 159, 40, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 46, },
++	{ 2, 1, 1, 3, 38, 40, },
++	{ 1, 1, 1, 3, 38, 40, },
++	{ 0, 1, 1, 3, 46, 46, },
++	{ 2, 1, 1, 3, 46, 40, },
++	{ 1, 1, 1, 3, 46, 40, },
++	{ 0, 1, 1, 3, 54, 46, },
++	{ 2, 1, 1, 3, 54, 40, },
++	{ 1, 1, 1, 3, 54, 40, },
++	{ 0, 1, 1, 3, 62, 46, },
++	{ 2, 1, 1, 3, 62, 40, },
++	{ 1, 1, 1, 3, 62, 40, },
++	{ 0, 1, 1, 3, 102, 46, },
++	{ 2, 1, 1, 3, 102, 40, },
++	{ 1, 1, 1, 3, 102, 40, },
++	{ 0, 1, 1, 3, 110, 46, },
++	{ 2, 1, 1, 3, 110, 40, },
++	{ 1, 1, 1, 3, 110, 40, },
++	{ 0, 1, 1, 3, 118, 46, },
++	{ 2, 1, 1, 3, 118, 40, },
++	{ 1, 1, 1, 3, 118, 40, },
++	{ 0, 1, 1, 3, 126, 46, },
++	{ 2, 1, 1, 3, 126, 40, },
++	{ 1, 1, 1, 3, 126, 40, },
++	{ 0, 1, 1, 3, 134, 46, },
++	{ 2, 1, 1, 3, 134, 40, },
++	{ 1, 1, 1, 3, 134, 40, },
++	{ 0, 1, 1, 3, 151, 46, },
++	{ 2, 1, 1, 3, 151, 40, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 46, },
++	{ 2, 1, 1, 3, 159, 40, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 46, },
++	{ 2, 1, 1, 6, 38, 40, },
++	{ 1, 1, 1, 6, 38, 40, },
++	{ 0, 1, 1, 6, 46, 46, },
++	{ 2, 1, 1, 6, 46, 40, },
++	{ 1, 1, 1, 6, 46, 40, },
++	{ 0, 1, 1, 6, 54, 46, },
++	{ 2, 1, 1, 6, 54, 40, },
++	{ 1, 1, 1, 6, 54, 40, },
++	{ 0, 1, 1, 6, 62, 46, },
++	{ 2, 1, 1, 6, 62, 40, },
++	{ 1, 1, 1, 6, 62, 40, },
++	{ 0, 1, 1, 6, 102, 46, },
++	{ 2, 1, 1, 6, 102, 40, },
++	{ 1, 1, 1, 6, 102, 40, },
++	{ 0, 1, 1, 6, 110, 46, },
++	{ 2, 1, 1, 6, 110, 40, },
++	{ 1, 1, 1, 6, 110, 40, },
++	{ 0, 1, 1, 6, 118, 46, },
++	{ 2, 1, 1, 6, 118, 40, },
++	{ 1, 1, 1, 6, 118, 40, },
++	{ 0, 1, 1, 6, 126, 46, },
++	{ 2, 1, 1, 6, 126, 40, },
++	{ 1, 1, 1, 6, 126, 40, },
++	{ 0, 1, 1, 6, 134, 46, },
++	{ 2, 1, 1, 6, 134, 40, },
++	{ 1, 1, 1, 6, 134, 40, },
++	{ 0, 1, 1, 6, 151, 46, },
++	{ 2, 1, 1, 6, 151, 40, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 46, },
++	{ 2, 1, 1, 6, 159, 40, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 46, },
++	{ 2, 1, 1, 7, 38, 40, },
++	{ 1, 1, 1, 7, 38, 40, },
++	{ 0, 1, 1, 7, 46, 46, },
++	{ 2, 1, 1, 7, 46, 40, },
++	{ 1, 1, 1, 7, 46, 40, },
++	{ 0, 1, 1, 7, 54, 46, },
++	{ 2, 1, 1, 7, 54, 40, },
++	{ 1, 1, 1, 7, 54, 40, },
++	{ 0, 1, 1, 7, 62, 46, },
++	{ 2, 1, 1, 7, 62, 40, },
++	{ 1, 1, 1, 7, 62, 40, },
++	{ 0, 1, 1, 7, 102, 46, },
++	{ 2, 1, 1, 7, 102, 40, },
++	{ 1, 1, 1, 7, 102, 40, },
++	{ 0, 1, 1, 7, 110, 46, },
++	{ 2, 1, 1, 7, 110, 40, },
++	{ 1, 1, 1, 7, 110, 40, },
++	{ 0, 1, 1, 7, 118, 46, },
++	{ 2, 1, 1, 7, 118, 40, },
++	{ 1, 1, 1, 7, 118, 40, },
++	{ 0, 1, 1, 7, 126, 46, },
++	{ 2, 1, 1, 7, 126, 40, },
++	{ 1, 1, 1, 7, 126, 40, },
++	{ 0, 1, 1, 7, 134, 46, },
++	{ 2, 1, 1, 7, 134, 40, },
++	{ 1, 1, 1, 7, 134, 40, },
++	{ 0, 1, 1, 7, 151, 46, },
++	{ 2, 1, 1, 7, 151, 40, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 46, },
++	{ 2, 1, 1, 7, 159, 40, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 46, },
++	{ 2, 1, 2, 4, 42, 40, },
++	{ 1, 1, 2, 4, 42, 40, },
++	{ 0, 1, 2, 4, 58, 46, },
++	{ 2, 1, 2, 4, 58, 40, },
++	{ 1, 1, 2, 4, 58, 40, },
++	{ 0, 1, 2, 4, 106, 46, },
++	{ 2, 1, 2, 4, 106, 40, },
++	{ 1, 1, 2, 4, 106, 40, },
++	{ 0, 1, 2, 4, 122, 46, },
++	{ 2, 1, 2, 4, 122, 40, },
++	{ 1, 1, 2, 4, 122, 40, },
++	{ 0, 1, 2, 4, 155, 46, },
++	{ 2, 1, 2, 4, 155, 40, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 46, },
++	{ 2, 1, 2, 5, 42, 40, },
++	{ 1, 1, 2, 5, 42, 40, },
++	{ 0, 1, 2, 5, 58, 46, },
++	{ 2, 1, 2, 5, 58, 40, },
++	{ 1, 1, 2, 5, 58, 40, },
++	{ 0, 1, 2, 5, 106, 46, },
++	{ 2, 1, 2, 5, 106, 40, },
++	{ 1, 1, 2, 5, 106, 40, },
++	{ 0, 1, 2, 5, 122, 46, },
++	{ 2, 1, 2, 5, 122, 40, },
++	{ 1, 1, 2, 5, 122, 40, },
++	{ 0, 1, 2, 5, 155, 46, },
++	{ 2, 1, 2, 5, 155, 40, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 46, },
++	{ 2, 1, 2, 8, 42, 40, },
++	{ 1, 1, 2, 8, 42, 40, },
++	{ 0, 1, 2, 8, 58, 46, },
++	{ 2, 1, 2, 8, 58, 40, },
++	{ 1, 1, 2, 8, 58, 40, },
++	{ 0, 1, 2, 8, 106, 46, },
++	{ 2, 1, 2, 8, 106, 40, },
++	{ 1, 1, 2, 8, 106, 40, },
++	{ 0, 1, 2, 8, 122, 46, },
++	{ 2, 1, 2, 8, 122, 40, },
++	{ 1, 1, 2, 8, 122, 40, },
++	{ 0, 1, 2, 8, 155, 46, },
++	{ 2, 1, 2, 8, 155, 40, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 46, },
++	{ 2, 1, 2, 9, 42, 40, },
++	{ 1, 1, 2, 9, 42, 40, },
++	{ 0, 1, 2, 9, 58, 46, },
++	{ 2, 1, 2, 9, 58, 40, },
++	{ 1, 1, 2, 9, 58, 40, },
++	{ 0, 1, 2, 9, 106, 46, },
++	{ 2, 1, 2, 9, 106, 40, },
++	{ 1, 1, 2, 9, 106, 40, },
++	{ 0, 1, 2, 9, 122, 46, },
++	{ 2, 1, 2, 9, 122, 40, },
++	{ 1, 1, 2, 9, 122, 40, },
++	{ 0, 1, 2, 9, 155, 46, },
++	{ 2, 1, 2, 9, 155, 40, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type3);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type5[] = {
++	{ 0, 0, 0, 0, 1, 46, },
++	{ 2, 0, 0, 0, 1, 40, },
++	{ 1, 0, 0, 0, 1, 40, },
++	{ 0, 0, 0, 0, 2, 46, },
++	{ 2, 0, 0, 0, 2, 40, },
++	{ 1, 0, 0, 0, 2, 40, },
++	{ 0, 0, 0, 0, 3, 46, },
++	{ 2, 0, 0, 0, 3, 40, },
++	{ 1, 0, 0, 0, 3, 40, },
++	{ 0, 0, 0, 0, 4, 46, },
++	{ 2, 0, 0, 0, 4, 40, },
++	{ 1, 0, 0, 0, 4, 40, },
++	{ 0, 0, 0, 0, 5, 46, },
++	{ 2, 0, 0, 0, 5, 40, },
++	{ 1, 0, 0, 0, 5, 40, },
++	{ 0, 0, 0, 0, 6, 46, },
++	{ 2, 0, 0, 0, 6, 40, },
++	{ 1, 0, 0, 0, 6, 40, },
++	{ 0, 0, 0, 0, 7, 46, },
++	{ 2, 0, 0, 0, 7, 40, },
++	{ 1, 0, 0, 0, 7, 40, },
++	{ 0, 0, 0, 0, 8, 46, },
++	{ 2, 0, 0, 0, 8, 40, },
++	{ 1, 0, 0, 0, 8, 40, },
++	{ 0, 0, 0, 0, 9, 46, },
++	{ 2, 0, 0, 0, 9, 40, },
++	{ 1, 0, 0, 0, 9, 40, },
++	{ 0, 0, 0, 0, 10, 46, },
++	{ 2, 0, 0, 0, 10, 40, },
++	{ 1, 0, 0, 0, 10, 40, },
++	{ 0, 0, 0, 0, 11, 46, },
++	{ 2, 0, 0, 0, 11, 40, },
++	{ 1, 0, 0, 0, 11, 40, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 40, },
++	{ 1, 0, 0, 0, 12, 40, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 40, },
++	{ 1, 0, 0, 0, 13, 40, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 40, },
++	{ 0, 0, 0, 1, 1, 46, },
++	{ 2, 0, 0, 1, 1, 40, },
++	{ 1, 0, 0, 1, 1, 40, },
++	{ 0, 0, 0, 1, 2, 46, },
++	{ 2, 0, 0, 1, 2, 40, },
++	{ 1, 0, 0, 1, 2, 40, },
++	{ 0, 0, 0, 1, 3, 46, },
++	{ 2, 0, 0, 1, 3, 40, },
++	{ 1, 0, 0, 1, 3, 40, },
++	{ 0, 0, 0, 1, 4, 46, },
++	{ 2, 0, 0, 1, 4, 40, },
++	{ 1, 0, 0, 1, 4, 40, },
++	{ 0, 0, 0, 1, 5, 46, },
++	{ 2, 0, 0, 1, 5, 40, },
++	{ 1, 0, 0, 1, 5, 40, },
++	{ 0, 0, 0, 1, 6, 46, },
++	{ 2, 0, 0, 1, 6, 40, },
++	{ 1, 0, 0, 1, 6, 40, },
++	{ 0, 0, 0, 1, 7, 46, },
++	{ 2, 0, 0, 1, 7, 40, },
++	{ 1, 0, 0, 1, 7, 40, },
++	{ 0, 0, 0, 1, 8, 46, },
++	{ 2, 0, 0, 1, 8, 40, },
++	{ 1, 0, 0, 1, 8, 40, },
++	{ 0, 0, 0, 1, 9, 46, },
++	{ 2, 0, 0, 1, 9, 40, },
++	{ 1, 0, 0, 1, 9, 40, },
++	{ 0, 0, 0, 1, 10, 46, },
++	{ 2, 0, 0, 1, 10, 40, },
++	{ 1, 0, 0, 1, 10, 40, },
++	{ 0, 0, 0, 1, 11, 46, },
++	{ 2, 0, 0, 1, 11, 40, },
++	{ 1, 0, 0, 1, 11, 40, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 40, },
++	{ 1, 0, 0, 1, 12, 40, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 40, },
++	{ 1, 0, 0, 1, 13, 40, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 46, },
++	{ 2, 0, 0, 2, 1, 40, },
++	{ 1, 0, 0, 2, 1, 40, },
++	{ 0, 0, 0, 2, 2, 46, },
++	{ 2, 0, 0, 2, 2, 40, },
++	{ 1, 0, 0, 2, 2, 40, },
++	{ 0, 0, 0, 2, 3, 46, },
++	{ 2, 0, 0, 2, 3, 40, },
++	{ 1, 0, 0, 2, 3, 40, },
++	{ 0, 0, 0, 2, 4, 46, },
++	{ 2, 0, 0, 2, 4, 40, },
++	{ 1, 0, 0, 2, 4, 40, },
++	{ 0, 0, 0, 2, 5, 46, },
++	{ 2, 0, 0, 2, 5, 40, },
++	{ 1, 0, 0, 2, 5, 40, },
++	{ 0, 0, 0, 2, 6, 46, },
++	{ 2, 0, 0, 2, 6, 40, },
++	{ 1, 0, 0, 2, 6, 40, },
++	{ 0, 0, 0, 2, 7, 46, },
++	{ 2, 0, 0, 2, 7, 40, },
++	{ 1, 0, 0, 2, 7, 40, },
++	{ 0, 0, 0, 2, 8, 46, },
++	{ 2, 0, 0, 2, 8, 40, },
++	{ 1, 0, 0, 2, 8, 40, },
++	{ 0, 0, 0, 2, 9, 46, },
++	{ 2, 0, 0, 2, 9, 40, },
++	{ 1, 0, 0, 2, 9, 40, },
++	{ 0, 0, 0, 2, 10, 46, },
++	{ 2, 0, 0, 2, 10, 40, },
++	{ 1, 0, 0, 2, 10, 40, },
++	{ 0, 0, 0, 2, 11, 46, },
++	{ 2, 0, 0, 2, 11, 40, },
++	{ 1, 0, 0, 2, 11, 40, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 40, },
++	{ 1, 0, 0, 2, 12, 40, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 40, },
++	{ 1, 0, 0, 2, 13, 40, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 46, },
++	{ 2, 0, 0, 3, 1, 40, },
++	{ 1, 0, 0, 3, 1, 40, },
++	{ 0, 0, 0, 3, 2, 46, },
++	{ 2, 0, 0, 3, 2, 40, },
++	{ 1, 0, 0, 3, 2, 40, },
++	{ 0, 0, 0, 3, 3, 46, },
++	{ 2, 0, 0, 3, 3, 40, },
++	{ 1, 0, 0, 3, 3, 40, },
++	{ 0, 0, 0, 3, 4, 46, },
++	{ 2, 0, 0, 3, 4, 40, },
++	{ 1, 0, 0, 3, 4, 40, },
++	{ 0, 0, 0, 3, 5, 46, },
++	{ 2, 0, 0, 3, 5, 40, },
++	{ 1, 0, 0, 3, 5, 40, },
++	{ 0, 0, 0, 3, 6, 46, },
++	{ 2, 0, 0, 3, 6, 40, },
++	{ 1, 0, 0, 3, 6, 40, },
++	{ 0, 0, 0, 3, 7, 46, },
++	{ 2, 0, 0, 3, 7, 40, },
++	{ 1, 0, 0, 3, 7, 40, },
++	{ 0, 0, 0, 3, 8, 46, },
++	{ 2, 0, 0, 3, 8, 40, },
++	{ 1, 0, 0, 3, 8, 40, },
++	{ 0, 0, 0, 3, 9, 46, },
++	{ 2, 0, 0, 3, 9, 40, },
++	{ 1, 0, 0, 3, 9, 40, },
++	{ 0, 0, 0, 3, 10, 46, },
++	{ 2, 0, 0, 3, 10, 40, },
++	{ 1, 0, 0, 3, 10, 40, },
++	{ 0, 0, 0, 3, 11, 46, },
++	{ 2, 0, 0, 3, 11, 40, },
++	{ 1, 0, 0, 3, 11, 40, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 40, },
++	{ 1, 0, 0, 3, 12, 40, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 40, },
++	{ 1, 0, 0, 3, 13, 40, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 46, },
++	{ 2, 0, 0, 6, 1, 40, },
++	{ 1, 0, 0, 6, 1, 40, },
++	{ 0, 0, 0, 6, 2, 46, },
++	{ 2, 0, 0, 6, 2, 40, },
++	{ 1, 0, 0, 6, 2, 40, },
++	{ 0, 0, 0, 6, 3, 46, },
++	{ 2, 0, 0, 6, 3, 40, },
++	{ 1, 0, 0, 6, 3, 40, },
++	{ 0, 0, 0, 6, 4, 46, },
++	{ 2, 0, 0, 6, 4, 40, },
++	{ 1, 0, 0, 6, 4, 40, },
++	{ 0, 0, 0, 6, 5, 46, },
++	{ 2, 0, 0, 6, 5, 40, },
++	{ 1, 0, 0, 6, 5, 40, },
++	{ 0, 0, 0, 6, 6, 46, },
++	{ 2, 0, 0, 6, 6, 40, },
++	{ 1, 0, 0, 6, 6, 40, },
++	{ 0, 0, 0, 6, 7, 46, },
++	{ 2, 0, 0, 6, 7, 40, },
++	{ 1, 0, 0, 6, 7, 40, },
++	{ 0, 0, 0, 6, 8, 46, },
++	{ 2, 0, 0, 6, 8, 40, },
++	{ 1, 0, 0, 6, 8, 40, },
++	{ 0, 0, 0, 6, 9, 46, },
++	{ 2, 0, 0, 6, 9, 40, },
++	{ 1, 0, 0, 6, 9, 40, },
++	{ 0, 0, 0, 6, 10, 46, },
++	{ 2, 0, 0, 6, 10, 40, },
++	{ 1, 0, 0, 6, 10, 40, },
++	{ 0, 0, 0, 6, 11, 46, },
++	{ 2, 0, 0, 6, 11, 40, },
++	{ 1, 0, 0, 6, 11, 40, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 40, },
++	{ 1, 0, 0, 6, 12, 40, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 40, },
++	{ 1, 0, 0, 6, 13, 40, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 46, },
++	{ 2, 0, 0, 7, 1, 40, },
++	{ 1, 0, 0, 7, 1, 40, },
++	{ 0, 0, 0, 7, 2, 46, },
++	{ 2, 0, 0, 7, 2, 40, },
++	{ 1, 0, 0, 7, 2, 40, },
++	{ 0, 0, 0, 7, 3, 46, },
++	{ 2, 0, 0, 7, 3, 40, },
++	{ 1, 0, 0, 7, 3, 40, },
++	{ 0, 0, 0, 7, 4, 46, },
++	{ 2, 0, 0, 7, 4, 40, },
++	{ 1, 0, 0, 7, 4, 40, },
++	{ 0, 0, 0, 7, 5, 46, },
++	{ 2, 0, 0, 7, 5, 40, },
++	{ 1, 0, 0, 7, 5, 40, },
++	{ 0, 0, 0, 7, 6, 46, },
++	{ 2, 0, 0, 7, 6, 40, },
++	{ 1, 0, 0, 7, 6, 40, },
++	{ 0, 0, 0, 7, 7, 46, },
++	{ 2, 0, 0, 7, 7, 40, },
++	{ 1, 0, 0, 7, 7, 40, },
++	{ 0, 0, 0, 7, 8, 46, },
++	{ 2, 0, 0, 7, 8, 40, },
++	{ 1, 0, 0, 7, 8, 40, },
++	{ 0, 0, 0, 7, 9, 46, },
++	{ 2, 0, 0, 7, 9, 40, },
++	{ 1, 0, 0, 7, 9, 40, },
++	{ 0, 0, 0, 7, 10, 46, },
++	{ 2, 0, 0, 7, 10, 40, },
++	{ 1, 0, 0, 7, 10, 40, },
++	{ 0, 0, 0, 7, 11, 46, },
++	{ 2, 0, 0, 7, 11, 40, },
++	{ 1, 0, 0, 7, 11, 40, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 40, },
++	{ 1, 0, 0, 7, 12, 40, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 40, },
++	{ 1, 0, 0, 7, 13, 40, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 46, },
++	{ 2, 0, 1, 2, 3, 40, },
++	{ 1, 0, 1, 2, 3, 40, },
++	{ 0, 0, 1, 2, 4, 46, },
++	{ 2, 0, 1, 2, 4, 40, },
++	{ 1, 0, 1, 2, 4, 40, },
++	{ 0, 0, 1, 2, 5, 46, },
++	{ 2, 0, 1, 2, 5, 40, },
++	{ 1, 0, 1, 2, 5, 40, },
++	{ 0, 0, 1, 2, 6, 46, },
++	{ 2, 0, 1, 2, 6, 40, },
++	{ 1, 0, 1, 2, 6, 40, },
++	{ 0, 0, 1, 2, 7, 46, },
++	{ 2, 0, 1, 2, 7, 40, },
++	{ 1, 0, 1, 2, 7, 40, },
++	{ 0, 0, 1, 2, 8, 46, },
++	{ 2, 0, 1, 2, 8, 40, },
++	{ 1, 0, 1, 2, 8, 40, },
++	{ 0, 0, 1, 2, 9, 46, },
++	{ 2, 0, 1, 2, 9, 40, },
++	{ 1, 0, 1, 2, 9, 40, },
++	{ 0, 0, 1, 2, 10, 46, },
++	{ 2, 0, 1, 2, 10, 40, },
++	{ 1, 0, 1, 2, 10, 40, },
++	{ 0, 0, 1, 2, 11, 46, },
++	{ 2, 0, 1, 2, 11, 40, },
++	{ 1, 0, 1, 2, 11, 40, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 40, },
++	{ 1, 0, 1, 2, 12, 40, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 40, },
++	{ 1, 0, 1, 2, 13, 40, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 46, },
++	{ 2, 0, 1, 3, 3, 40, },
++	{ 1, 0, 1, 3, 3, 40, },
++	{ 0, 0, 1, 3, 4, 46, },
++	{ 2, 0, 1, 3, 4, 40, },
++	{ 1, 0, 1, 3, 4, 40, },
++	{ 0, 0, 1, 3, 5, 46, },
++	{ 2, 0, 1, 3, 5, 40, },
++	{ 1, 0, 1, 3, 5, 40, },
++	{ 0, 0, 1, 3, 6, 46, },
++	{ 2, 0, 1, 3, 6, 40, },
++	{ 1, 0, 1, 3, 6, 40, },
++	{ 0, 0, 1, 3, 7, 46, },
++	{ 2, 0, 1, 3, 7, 40, },
++	{ 1, 0, 1, 3, 7, 40, },
++	{ 0, 0, 1, 3, 8, 46, },
++	{ 2, 0, 1, 3, 8, 40, },
++	{ 1, 0, 1, 3, 8, 40, },
++	{ 0, 0, 1, 3, 9, 46, },
++	{ 2, 0, 1, 3, 9, 40, },
++	{ 1, 0, 1, 3, 9, 40, },
++	{ 0, 0, 1, 3, 10, 46, },
++	{ 2, 0, 1, 3, 10, 40, },
++	{ 1, 0, 1, 3, 10, 40, },
++	{ 0, 0, 1, 3, 11, 46, },
++	{ 2, 0, 1, 3, 11, 40, },
++	{ 1, 0, 1, 3, 11, 40, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 40, },
++	{ 1, 0, 1, 3, 12, 40, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 40, },
++	{ 1, 0, 1, 3, 13, 40, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 46, },
++	{ 2, 0, 1, 6, 3, 40, },
++	{ 1, 0, 1, 6, 3, 40, },
++	{ 0, 0, 1, 6, 4, 46, },
++	{ 2, 0, 1, 6, 4, 40, },
++	{ 1, 0, 1, 6, 4, 40, },
++	{ 0, 0, 1, 6, 5, 46, },
++	{ 2, 0, 1, 6, 5, 40, },
++	{ 1, 0, 1, 6, 5, 40, },
++	{ 0, 0, 1, 6, 6, 46, },
++	{ 2, 0, 1, 6, 6, 40, },
++	{ 1, 0, 1, 6, 6, 40, },
++	{ 0, 0, 1, 6, 7, 46, },
++	{ 2, 0, 1, 6, 7, 40, },
++	{ 1, 0, 1, 6, 7, 40, },
++	{ 0, 0, 1, 6, 8, 46, },
++	{ 2, 0, 1, 6, 8, 40, },
++	{ 1, 0, 1, 6, 8, 40, },
++	{ 0, 0, 1, 6, 9, 46, },
++	{ 2, 0, 1, 6, 9, 40, },
++	{ 1, 0, 1, 6, 9, 40, },
++	{ 0, 0, 1, 6, 10, 46, },
++	{ 2, 0, 1, 6, 10, 40, },
++	{ 1, 0, 1, 6, 10, 40, },
++	{ 0, 0, 1, 6, 11, 46, },
++	{ 2, 0, 1, 6, 11, 40, },
++	{ 1, 0, 1, 6, 11, 40, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 40, },
++	{ 1, 0, 1, 6, 12, 40, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 40, },
++	{ 1, 0, 1, 6, 13, 40, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 46, },
++	{ 2, 0, 1, 7, 3, 40, },
++	{ 1, 0, 1, 7, 3, 40, },
++	{ 0, 0, 1, 7, 4, 46, },
++	{ 2, 0, 1, 7, 4, 40, },
++	{ 1, 0, 1, 7, 4, 40, },
++	{ 0, 0, 1, 7, 5, 46, },
++	{ 2, 0, 1, 7, 5, 40, },
++	{ 1, 0, 1, 7, 5, 40, },
++	{ 0, 0, 1, 7, 6, 46, },
++	{ 2, 0, 1, 7, 6, 40, },
++	{ 1, 0, 1, 7, 6, 40, },
++	{ 0, 0, 1, 7, 7, 46, },
++	{ 2, 0, 1, 7, 7, 40, },
++	{ 1, 0, 1, 7, 7, 40, },
++	{ 0, 0, 1, 7, 8, 46, },
++	{ 2, 0, 1, 7, 8, 40, },
++	{ 1, 0, 1, 7, 8, 40, },
++	{ 0, 0, 1, 7, 9, 46, },
++	{ 2, 0, 1, 7, 9, 40, },
++	{ 1, 0, 1, 7, 9, 40, },
++	{ 0, 0, 1, 7, 10, 46, },
++	{ 2, 0, 1, 7, 10, 40, },
++	{ 1, 0, 1, 7, 10, 40, },
++	{ 0, 0, 1, 7, 11, 46, },
++	{ 2, 0, 1, 7, 11, 40, },
++	{ 1, 0, 1, 7, 11, 40, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 40, },
++	{ 1, 0, 1, 7, 12, 40, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 40, },
++	{ 1, 0, 1, 7, 13, 40, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 46, },
++	{ 2, 1, 0, 1, 36, 40, },
++	{ 1, 1, 0, 1, 36, 40, },
++	{ 0, 1, 0, 1, 40, 46, },
++	{ 2, 1, 0, 1, 40, 40, },
++	{ 1, 1, 0, 1, 40, 40, },
++	{ 0, 1, 0, 1, 44, 46, },
++	{ 2, 1, 0, 1, 44, 40, },
++	{ 1, 1, 0, 1, 44, 40, },
++	{ 0, 1, 0, 1, 48, 46, },
++	{ 2, 1, 0, 1, 48, 40, },
++	{ 1, 1, 0, 1, 48, 40, },
++	{ 0, 1, 0, 1, 52, 46, },
++	{ 2, 1, 0, 1, 52, 40, },
++	{ 1, 1, 0, 1, 52, 40, },
++	{ 0, 1, 0, 1, 56, 46, },
++	{ 2, 1, 0, 1, 56, 40, },
++	{ 1, 1, 0, 1, 56, 40, },
++	{ 0, 1, 0, 1, 60, 46, },
++	{ 2, 1, 0, 1, 60, 40, },
++	{ 1, 1, 0, 1, 60, 40, },
++	{ 0, 1, 0, 1, 64, 46, },
++	{ 2, 1, 0, 1, 64, 40, },
++	{ 1, 1, 0, 1, 64, 40, },
++	{ 0, 1, 0, 1, 100, 46, },
++	{ 2, 1, 0, 1, 100, 40, },
++	{ 1, 1, 0, 1, 100, 40, },
++	{ 0, 1, 0, 1, 104, 46, },
++	{ 2, 1, 0, 1, 104, 40, },
++	{ 1, 1, 0, 1, 104, 40, },
++	{ 0, 1, 0, 1, 108, 46, },
++	{ 2, 1, 0, 1, 108, 40, },
++	{ 1, 1, 0, 1, 108, 40, },
++	{ 0, 1, 0, 1, 112, 46, },
++	{ 2, 1, 0, 1, 112, 40, },
++	{ 1, 1, 0, 1, 112, 40, },
++	{ 0, 1, 0, 1, 116, 46, },
++	{ 2, 1, 0, 1, 116, 40, },
++	{ 1, 1, 0, 1, 116, 40, },
++	{ 0, 1, 0, 1, 120, 46, },
++	{ 2, 1, 0, 1, 120, 40, },
++	{ 1, 1, 0, 1, 120, 40, },
++	{ 0, 1, 0, 1, 124, 46, },
++	{ 2, 1, 0, 1, 124, 40, },
++	{ 1, 1, 0, 1, 124, 40, },
++	{ 0, 1, 0, 1, 128, 46, },
++	{ 2, 1, 0, 1, 128, 40, },
++	{ 1, 1, 0, 1, 128, 40, },
++	{ 0, 1, 0, 1, 132, 46, },
++	{ 2, 1, 0, 1, 132, 40, },
++	{ 1, 1, 0, 1, 132, 40, },
++	{ 0, 1, 0, 1, 136, 46, },
++	{ 2, 1, 0, 1, 136, 40, },
++	{ 1, 1, 0, 1, 136, 40, },
++	{ 0, 1, 0, 1, 140, 46, },
++	{ 2, 1, 0, 1, 140, 40, },
++	{ 1, 1, 0, 1, 140, 40, },
++	{ 0, 1, 0, 1, 149, 46, },
++	{ 2, 1, 0, 1, 149, 40, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 46, },
++	{ 2, 1, 0, 1, 153, 40, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 46, },
++	{ 2, 1, 0, 1, 157, 40, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 46, },
++	{ 2, 1, 0, 1, 161, 40, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 46, },
++	{ 2, 1, 0, 1, 165, 40, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 46, },
++	{ 2, 1, 0, 2, 36, 40, },
++	{ 1, 1, 0, 2, 36, 40, },
++	{ 0, 1, 0, 2, 40, 46, },
++	{ 2, 1, 0, 2, 40, 40, },
++	{ 1, 1, 0, 2, 40, 40, },
++	{ 0, 1, 0, 2, 44, 46, },
++	{ 2, 1, 0, 2, 44, 40, },
++	{ 1, 1, 0, 2, 44, 40, },
++	{ 0, 1, 0, 2, 48, 46, },
++	{ 2, 1, 0, 2, 48, 40, },
++	{ 1, 1, 0, 2, 48, 40, },
++	{ 0, 1, 0, 2, 52, 46, },
++	{ 2, 1, 0, 2, 52, 40, },
++	{ 1, 1, 0, 2, 52, 40, },
++	{ 0, 1, 0, 2, 56, 46, },
++	{ 2, 1, 0, 2, 56, 40, },
++	{ 1, 1, 0, 2, 56, 40, },
++	{ 0, 1, 0, 2, 60, 46, },
++	{ 2, 1, 0, 2, 60, 40, },
++	{ 1, 1, 0, 2, 60, 40, },
++	{ 0, 1, 0, 2, 64, 46, },
++	{ 2, 1, 0, 2, 64, 40, },
++	{ 1, 1, 0, 2, 64, 40, },
++	{ 0, 1, 0, 2, 100, 46, },
++	{ 2, 1, 0, 2, 100, 40, },
++	{ 1, 1, 0, 2, 100, 40, },
++	{ 0, 1, 0, 2, 104, 46, },
++	{ 2, 1, 0, 2, 104, 40, },
++	{ 1, 1, 0, 2, 104, 40, },
++	{ 0, 1, 0, 2, 108, 46, },
++	{ 2, 1, 0, 2, 108, 40, },
++	{ 1, 1, 0, 2, 108, 40, },
++	{ 0, 1, 0, 2, 112, 46, },
++	{ 2, 1, 0, 2, 112, 40, },
++	{ 1, 1, 0, 2, 112, 40, },
++	{ 0, 1, 0, 2, 116, 46, },
++	{ 2, 1, 0, 2, 116, 40, },
++	{ 1, 1, 0, 2, 116, 40, },
++	{ 0, 1, 0, 2, 120, 46, },
++	{ 2, 1, 0, 2, 120, 40, },
++	{ 1, 1, 0, 2, 120, 40, },
++	{ 0, 1, 0, 2, 124, 46, },
++	{ 2, 1, 0, 2, 124, 40, },
++	{ 1, 1, 0, 2, 124, 40, },
++	{ 0, 1, 0, 2, 128, 46, },
++	{ 2, 1, 0, 2, 128, 40, },
++	{ 1, 1, 0, 2, 128, 40, },
++	{ 0, 1, 0, 2, 132, 46, },
++	{ 2, 1, 0, 2, 132, 40, },
++	{ 1, 1, 0, 2, 132, 40, },
++	{ 0, 1, 0, 2, 136, 46, },
++	{ 2, 1, 0, 2, 136, 40, },
++	{ 1, 1, 0, 2, 136, 40, },
++	{ 0, 1, 0, 2, 140, 46, },
++	{ 2, 1, 0, 2, 140, 40, },
++	{ 1, 1, 0, 2, 140, 40, },
++	{ 0, 1, 0, 2, 149, 46, },
++	{ 2, 1, 0, 2, 149, 40, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 46, },
++	{ 2, 1, 0, 2, 153, 40, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 46, },
++	{ 2, 1, 0, 2, 157, 40, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 46, },
++	{ 2, 1, 0, 2, 161, 40, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 46, },
++	{ 2, 1, 0, 2, 165, 40, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 46, },
++	{ 2, 1, 0, 3, 36, 40, },
++	{ 1, 1, 0, 3, 36, 40, },
++	{ 0, 1, 0, 3, 40, 46, },
++	{ 2, 1, 0, 3, 40, 40, },
++	{ 1, 1, 0, 3, 40, 40, },
++	{ 0, 1, 0, 3, 44, 46, },
++	{ 2, 1, 0, 3, 44, 40, },
++	{ 1, 1, 0, 3, 44, 40, },
++	{ 0, 1, 0, 3, 48, 46, },
++	{ 2, 1, 0, 3, 48, 40, },
++	{ 1, 1, 0, 3, 48, 40, },
++	{ 0, 1, 0, 3, 52, 46, },
++	{ 2, 1, 0, 3, 52, 40, },
++	{ 1, 1, 0, 3, 52, 40, },
++	{ 0, 1, 0, 3, 56, 46, },
++	{ 2, 1, 0, 3, 56, 40, },
++	{ 1, 1, 0, 3, 56, 40, },
++	{ 0, 1, 0, 3, 60, 46, },
++	{ 2, 1, 0, 3, 60, 40, },
++	{ 1, 1, 0, 3, 60, 40, },
++	{ 0, 1, 0, 3, 64, 46, },
++	{ 2, 1, 0, 3, 64, 40, },
++	{ 1, 1, 0, 3, 64, 40, },
++	{ 0, 1, 0, 3, 100, 46, },
++	{ 2, 1, 0, 3, 100, 40, },
++	{ 1, 1, 0, 3, 100, 40, },
++	{ 0, 1, 0, 3, 104, 46, },
++	{ 2, 1, 0, 3, 104, 40, },
++	{ 1, 1, 0, 3, 104, 40, },
++	{ 0, 1, 0, 3, 108, 46, },
++	{ 2, 1, 0, 3, 108, 40, },
++	{ 1, 1, 0, 3, 108, 40, },
++	{ 0, 1, 0, 3, 112, 46, },
++	{ 2, 1, 0, 3, 112, 40, },
++	{ 1, 1, 0, 3, 112, 40, },
++	{ 0, 1, 0, 3, 116, 46, },
++	{ 2, 1, 0, 3, 116, 40, },
++	{ 1, 1, 0, 3, 116, 40, },
++	{ 0, 1, 0, 3, 120, 46, },
++	{ 2, 1, 0, 3, 120, 40, },
++	{ 1, 1, 0, 3, 120, 40, },
++	{ 0, 1, 0, 3, 124, 46, },
++	{ 2, 1, 0, 3, 124, 40, },
++	{ 1, 1, 0, 3, 124, 40, },
++	{ 0, 1, 0, 3, 128, 46, },
++	{ 2, 1, 0, 3, 128, 40, },
++	{ 1, 1, 0, 3, 128, 40, },
++	{ 0, 1, 0, 3, 132, 46, },
++	{ 2, 1, 0, 3, 132, 40, },
++	{ 1, 1, 0, 3, 132, 40, },
++	{ 0, 1, 0, 3, 136, 46, },
++	{ 2, 1, 0, 3, 136, 40, },
++	{ 1, 1, 0, 3, 136, 40, },
++	{ 0, 1, 0, 3, 140, 46, },
++	{ 2, 1, 0, 3, 140, 40, },
++	{ 1, 1, 0, 3, 140, 40, },
++	{ 0, 1, 0, 3, 149, 46, },
++	{ 2, 1, 0, 3, 149, 40, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 46, },
++	{ 2, 1, 0, 3, 153, 40, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 46, },
++	{ 2, 1, 0, 3, 157, 40, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 46, },
++	{ 2, 1, 0, 3, 161, 40, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 46, },
++	{ 2, 1, 0, 3, 165, 40, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 46, },
++	{ 2, 1, 0, 6, 36, 40, },
++	{ 1, 1, 0, 6, 36, 40, },
++	{ 0, 1, 0, 6, 40, 46, },
++	{ 2, 1, 0, 6, 40, 40, },
++	{ 1, 1, 0, 6, 40, 40, },
++	{ 0, 1, 0, 6, 44, 46, },
++	{ 2, 1, 0, 6, 44, 40, },
++	{ 1, 1, 0, 6, 44, 40, },
++	{ 0, 1, 0, 6, 48, 46, },
++	{ 2, 1, 0, 6, 48, 40, },
++	{ 1, 1, 0, 6, 48, 40, },
++	{ 0, 1, 0, 6, 52, 46, },
++	{ 2, 1, 0, 6, 52, 40, },
++	{ 1, 1, 0, 6, 52, 40, },
++	{ 0, 1, 0, 6, 56, 46, },
++	{ 2, 1, 0, 6, 56, 40, },
++	{ 1, 1, 0, 6, 56, 40, },
++	{ 0, 1, 0, 6, 60, 46, },
++	{ 2, 1, 0, 6, 60, 40, },
++	{ 1, 1, 0, 6, 60, 40, },
++	{ 0, 1, 0, 6, 64, 46, },
++	{ 2, 1, 0, 6, 64, 40, },
++	{ 1, 1, 0, 6, 64, 40, },
++	{ 0, 1, 0, 6, 100, 46, },
++	{ 2, 1, 0, 6, 100, 40, },
++	{ 1, 1, 0, 6, 100, 40, },
++	{ 0, 1, 0, 6, 104, 46, },
++	{ 2, 1, 0, 6, 104, 40, },
++	{ 1, 1, 0, 6, 104, 40, },
++	{ 0, 1, 0, 6, 108, 46, },
++	{ 2, 1, 0, 6, 108, 40, },
++	{ 1, 1, 0, 6, 108, 40, },
++	{ 0, 1, 0, 6, 112, 46, },
++	{ 2, 1, 0, 6, 112, 40, },
++	{ 1, 1, 0, 6, 112, 40, },
++	{ 0, 1, 0, 6, 116, 46, },
++	{ 2, 1, 0, 6, 116, 40, },
++	{ 1, 1, 0, 6, 116, 40, },
++	{ 0, 1, 0, 6, 120, 46, },
++	{ 2, 1, 0, 6, 120, 40, },
++	{ 1, 1, 0, 6, 120, 40, },
++	{ 0, 1, 0, 6, 124, 46, },
++	{ 2, 1, 0, 6, 124, 40, },
++	{ 1, 1, 0, 6, 124, 40, },
++	{ 0, 1, 0, 6, 128, 46, },
++	{ 2, 1, 0, 6, 128, 40, },
++	{ 1, 1, 0, 6, 128, 40, },
++	{ 0, 1, 0, 6, 132, 46, },
++	{ 2, 1, 0, 6, 132, 40, },
++	{ 1, 1, 0, 6, 132, 40, },
++	{ 0, 1, 0, 6, 136, 46, },
++	{ 2, 1, 0, 6, 136, 40, },
++	{ 1, 1, 0, 6, 136, 40, },
++	{ 0, 1, 0, 6, 140, 46, },
++	{ 2, 1, 0, 6, 140, 40, },
++	{ 1, 1, 0, 6, 140, 40, },
++	{ 0, 1, 0, 6, 149, 46, },
++	{ 2, 1, 0, 6, 149, 40, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 46, },
++	{ 2, 1, 0, 6, 153, 40, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 46, },
++	{ 2, 1, 0, 6, 157, 40, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 46, },
++	{ 2, 1, 0, 6, 161, 40, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 46, },
++	{ 2, 1, 0, 6, 165, 40, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 46, },
++	{ 2, 1, 0, 7, 36, 40, },
++	{ 1, 1, 0, 7, 36, 40, },
++	{ 0, 1, 0, 7, 40, 46, },
++	{ 2, 1, 0, 7, 40, 40, },
++	{ 1, 1, 0, 7, 40, 40, },
++	{ 0, 1, 0, 7, 44, 46, },
++	{ 2, 1, 0, 7, 44, 40, },
++	{ 1, 1, 0, 7, 44, 40, },
++	{ 0, 1, 0, 7, 48, 46, },
++	{ 2, 1, 0, 7, 48, 40, },
++	{ 1, 1, 0, 7, 48, 40, },
++	{ 0, 1, 0, 7, 52, 46, },
++	{ 2, 1, 0, 7, 52, 40, },
++	{ 1, 1, 0, 7, 52, 40, },
++	{ 0, 1, 0, 7, 56, 46, },
++	{ 2, 1, 0, 7, 56, 40, },
++	{ 1, 1, 0, 7, 56, 40, },
++	{ 0, 1, 0, 7, 60, 46, },
++	{ 2, 1, 0, 7, 60, 40, },
++	{ 1, 1, 0, 7, 60, 40, },
++	{ 0, 1, 0, 7, 64, 46, },
++	{ 2, 1, 0, 7, 64, 40, },
++	{ 1, 1, 0, 7, 64, 40, },
++	{ 0, 1, 0, 7, 100, 46, },
++	{ 2, 1, 0, 7, 100, 40, },
++	{ 1, 1, 0, 7, 100, 40, },
++	{ 0, 1, 0, 7, 104, 46, },
++	{ 2, 1, 0, 7, 104, 40, },
++	{ 1, 1, 0, 7, 104, 40, },
++	{ 0, 1, 0, 7, 108, 46, },
++	{ 2, 1, 0, 7, 108, 40, },
++	{ 1, 1, 0, 7, 108, 40, },
++	{ 0, 1, 0, 7, 112, 46, },
++	{ 2, 1, 0, 7, 112, 40, },
++	{ 1, 1, 0, 7, 112, 40, },
++	{ 0, 1, 0, 7, 116, 46, },
++	{ 2, 1, 0, 7, 116, 40, },
++	{ 1, 1, 0, 7, 116, 40, },
++	{ 0, 1, 0, 7, 120, 46, },
++	{ 2, 1, 0, 7, 120, 40, },
++	{ 1, 1, 0, 7, 120, 40, },
++	{ 0, 1, 0, 7, 124, 46, },
++	{ 2, 1, 0, 7, 124, 40, },
++	{ 1, 1, 0, 7, 124, 40, },
++	{ 0, 1, 0, 7, 128, 46, },
++	{ 2, 1, 0, 7, 128, 40, },
++	{ 1, 1, 0, 7, 128, 40, },
++	{ 0, 1, 0, 7, 132, 46, },
++	{ 2, 1, 0, 7, 132, 40, },
++	{ 1, 1, 0, 7, 132, 40, },
++	{ 0, 1, 0, 7, 136, 46, },
++	{ 2, 1, 0, 7, 136, 40, },
++	{ 1, 1, 0, 7, 136, 40, },
++	{ 0, 1, 0, 7, 140, 46, },
++	{ 2, 1, 0, 7, 140, 40, },
++	{ 1, 1, 0, 7, 140, 40, },
++	{ 0, 1, 0, 7, 149, 46, },
++	{ 2, 1, 0, 7, 149, 40, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 46, },
++	{ 2, 1, 0, 7, 153, 40, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 46, },
++	{ 2, 1, 0, 7, 157, 40, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 46, },
++	{ 2, 1, 0, 7, 161, 40, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 46, },
++	{ 2, 1, 0, 7, 165, 40, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 46, },
++	{ 2, 1, 1, 2, 38, 40, },
++	{ 1, 1, 1, 2, 38, 40, },
++	{ 0, 1, 1, 2, 46, 46, },
++	{ 2, 1, 1, 2, 46, 40, },
++	{ 1, 1, 1, 2, 46, 40, },
++	{ 0, 1, 1, 2, 54, 46, },
++	{ 2, 1, 1, 2, 54, 40, },
++	{ 1, 1, 1, 2, 54, 40, },
++	{ 0, 1, 1, 2, 62, 46, },
++	{ 2, 1, 1, 2, 62, 40, },
++	{ 1, 1, 1, 2, 62, 40, },
++	{ 0, 1, 1, 2, 102, 46, },
++	{ 2, 1, 1, 2, 102, 40, },
++	{ 1, 1, 1, 2, 102, 40, },
++	{ 0, 1, 1, 2, 110, 46, },
++	{ 2, 1, 1, 2, 110, 40, },
++	{ 1, 1, 1, 2, 110, 40, },
++	{ 0, 1, 1, 2, 118, 46, },
++	{ 2, 1, 1, 2, 118, 40, },
++	{ 1, 1, 1, 2, 118, 40, },
++	{ 0, 1, 1, 2, 126, 46, },
++	{ 2, 1, 1, 2, 126, 40, },
++	{ 1, 1, 1, 2, 126, 40, },
++	{ 0, 1, 1, 2, 134, 46, },
++	{ 2, 1, 1, 2, 134, 40, },
++	{ 1, 1, 1, 2, 134, 40, },
++	{ 0, 1, 1, 2, 151, 46, },
++	{ 2, 1, 1, 2, 151, 40, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 46, },
++	{ 2, 1, 1, 2, 159, 40, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 46, },
++	{ 2, 1, 1, 3, 38, 40, },
++	{ 1, 1, 1, 3, 38, 40, },
++	{ 0, 1, 1, 3, 46, 46, },
++	{ 2, 1, 1, 3, 46, 40, },
++	{ 1, 1, 1, 3, 46, 40, },
++	{ 0, 1, 1, 3, 54, 46, },
++	{ 2, 1, 1, 3, 54, 40, },
++	{ 1, 1, 1, 3, 54, 40, },
++	{ 0, 1, 1, 3, 62, 46, },
++	{ 2, 1, 1, 3, 62, 40, },
++	{ 1, 1, 1, 3, 62, 40, },
++	{ 0, 1, 1, 3, 102, 46, },
++	{ 2, 1, 1, 3, 102, 40, },
++	{ 1, 1, 1, 3, 102, 40, },
++	{ 0, 1, 1, 3, 110, 46, },
++	{ 2, 1, 1, 3, 110, 40, },
++	{ 1, 1, 1, 3, 110, 40, },
++	{ 0, 1, 1, 3, 118, 46, },
++	{ 2, 1, 1, 3, 118, 40, },
++	{ 1, 1, 1, 3, 118, 40, },
++	{ 0, 1, 1, 3, 126, 46, },
++	{ 2, 1, 1, 3, 126, 40, },
++	{ 1, 1, 1, 3, 126, 40, },
++	{ 0, 1, 1, 3, 134, 46, },
++	{ 2, 1, 1, 3, 134, 40, },
++	{ 1, 1, 1, 3, 134, 40, },
++	{ 0, 1, 1, 3, 151, 46, },
++	{ 2, 1, 1, 3, 151, 40, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 46, },
++	{ 2, 1, 1, 3, 159, 40, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 46, },
++	{ 2, 1, 1, 6, 38, 40, },
++	{ 1, 1, 1, 6, 38, 40, },
++	{ 0, 1, 1, 6, 46, 46, },
++	{ 2, 1, 1, 6, 46, 40, },
++	{ 1, 1, 1, 6, 46, 40, },
++	{ 0, 1, 1, 6, 54, 46, },
++	{ 2, 1, 1, 6, 54, 40, },
++	{ 1, 1, 1, 6, 54, 40, },
++	{ 0, 1, 1, 6, 62, 46, },
++	{ 2, 1, 1, 6, 62, 40, },
++	{ 1, 1, 1, 6, 62, 40, },
++	{ 0, 1, 1, 6, 102, 46, },
++	{ 2, 1, 1, 6, 102, 40, },
++	{ 1, 1, 1, 6, 102, 40, },
++	{ 0, 1, 1, 6, 110, 46, },
++	{ 2, 1, 1, 6, 110, 40, },
++	{ 1, 1, 1, 6, 110, 40, },
++	{ 0, 1, 1, 6, 118, 46, },
++	{ 2, 1, 1, 6, 118, 40, },
++	{ 1, 1, 1, 6, 118, 40, },
++	{ 0, 1, 1, 6, 126, 46, },
++	{ 2, 1, 1, 6, 126, 40, },
++	{ 1, 1, 1, 6, 126, 40, },
++	{ 0, 1, 1, 6, 134, 46, },
++	{ 2, 1, 1, 6, 134, 40, },
++	{ 1, 1, 1, 6, 134, 40, },
++	{ 0, 1, 1, 6, 151, 46, },
++	{ 2, 1, 1, 6, 151, 40, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 46, },
++	{ 2, 1, 1, 6, 159, 40, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 46, },
++	{ 2, 1, 1, 7, 38, 40, },
++	{ 1, 1, 1, 7, 38, 40, },
++	{ 0, 1, 1, 7, 46, 46, },
++	{ 2, 1, 1, 7, 46, 40, },
++	{ 1, 1, 1, 7, 46, 40, },
++	{ 0, 1, 1, 7, 54, 46, },
++	{ 2, 1, 1, 7, 54, 40, },
++	{ 1, 1, 1, 7, 54, 40, },
++	{ 0, 1, 1, 7, 62, 46, },
++	{ 2, 1, 1, 7, 62, 40, },
++	{ 1, 1, 1, 7, 62, 40, },
++	{ 0, 1, 1, 7, 102, 46, },
++	{ 2, 1, 1, 7, 102, 40, },
++	{ 1, 1, 1, 7, 102, 40, },
++	{ 0, 1, 1, 7, 110, 46, },
++	{ 2, 1, 1, 7, 110, 40, },
++	{ 1, 1, 1, 7, 110, 40, },
++	{ 0, 1, 1, 7, 118, 46, },
++	{ 2, 1, 1, 7, 118, 40, },
++	{ 1, 1, 1, 7, 118, 40, },
++	{ 0, 1, 1, 7, 126, 46, },
++	{ 2, 1, 1, 7, 126, 40, },
++	{ 1, 1, 1, 7, 126, 40, },
++	{ 0, 1, 1, 7, 134, 46, },
++	{ 2, 1, 1, 7, 134, 40, },
++	{ 1, 1, 1, 7, 134, 40, },
++	{ 0, 1, 1, 7, 151, 46, },
++	{ 2, 1, 1, 7, 151, 40, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 46, },
++	{ 2, 1, 1, 7, 159, 40, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 46, },
++	{ 2, 1, 2, 4, 42, 40, },
++	{ 1, 1, 2, 4, 42, 40, },
++	{ 0, 1, 2, 4, 58, 46, },
++	{ 2, 1, 2, 4, 58, 40, },
++	{ 1, 1, 2, 4, 58, 40, },
++	{ 0, 1, 2, 4, 106, 46, },
++	{ 2, 1, 2, 4, 106, 40, },
++	{ 1, 1, 2, 4, 106, 40, },
++	{ 0, 1, 2, 4, 122, 46, },
++	{ 2, 1, 2, 4, 122, 40, },
++	{ 1, 1, 2, 4, 122, 40, },
++	{ 0, 1, 2, 4, 155, 46, },
++	{ 2, 1, 2, 4, 155, 40, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 46, },
++	{ 2, 1, 2, 5, 42, 40, },
++	{ 1, 1, 2, 5, 42, 40, },
++	{ 0, 1, 2, 5, 58, 46, },
++	{ 2, 1, 2, 5, 58, 40, },
++	{ 1, 1, 2, 5, 58, 40, },
++	{ 0, 1, 2, 5, 106, 46, },
++	{ 2, 1, 2, 5, 106, 40, },
++	{ 1, 1, 2, 5, 106, 40, },
++	{ 0, 1, 2, 5, 122, 46, },
++	{ 2, 1, 2, 5, 122, 40, },
++	{ 1, 1, 2, 5, 122, 40, },
++	{ 0, 1, 2, 5, 155, 46, },
++	{ 2, 1, 2, 5, 155, 40, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 46, },
++	{ 2, 1, 2, 8, 42, 40, },
++	{ 1, 1, 2, 8, 42, 40, },
++	{ 0, 1, 2, 8, 58, 46, },
++	{ 2, 1, 2, 8, 58, 40, },
++	{ 1, 1, 2, 8, 58, 40, },
++	{ 0, 1, 2, 8, 106, 46, },
++	{ 2, 1, 2, 8, 106, 40, },
++	{ 1, 1, 2, 8, 106, 40, },
++	{ 0, 1, 2, 8, 122, 46, },
++	{ 2, 1, 2, 8, 122, 40, },
++	{ 1, 1, 2, 8, 122, 40, },
++	{ 0, 1, 2, 8, 155, 46, },
++	{ 2, 1, 2, 8, 155, 40, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 46, },
++	{ 2, 1, 2, 9, 42, 40, },
++	{ 1, 1, 2, 9, 42, 40, },
++	{ 0, 1, 2, 9, 58, 46, },
++	{ 2, 1, 2, 9, 58, 40, },
++	{ 1, 1, 2, 9, 58, 40, },
++	{ 0, 1, 2, 9, 106, 46, },
++	{ 2, 1, 2, 9, 106, 40, },
++	{ 1, 1, 2, 9, 106, 40, },
++	{ 0, 1, 2, 9, 122, 46, },
++	{ 2, 1, 2, 9, 122, 40, },
++	{ 1, 1, 2, 9, 122, 40, },
++	{ 0, 1, 2, 9, 155, 46, },
++	{ 2, 1, 2, 9, 155, 40, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type5);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type7[] = {
++	{ 0, 0, 0, 0, 1, 44, },
++	{ 2, 0, 0, 0, 1, 32, },
++	{ 1, 0, 0, 0, 1, 32, },
++	{ 0, 0, 0, 0, 2, 52, },
++	{ 2, 0, 0, 0, 2, 32, },
++	{ 1, 0, 0, 0, 2, 32, },
++	{ 0, 0, 0, 0, 3, 52, },
++	{ 2, 0, 0, 0, 3, 32, },
++	{ 1, 0, 0, 0, 3, 32, },
++	{ 0, 0, 0, 0, 4, 52, },
++	{ 2, 0, 0, 0, 4, 32, },
++	{ 1, 0, 0, 0, 4, 32, },
++	{ 0, 0, 0, 0, 5, 52, },
++	{ 2, 0, 0, 0, 5, 32, },
++	{ 1, 0, 0, 0, 5, 32, },
++	{ 0, 0, 0, 0, 6, 52, },
++	{ 2, 0, 0, 0, 6, 32, },
++	{ 1, 0, 0, 0, 6, 32, },
++	{ 0, 0, 0, 0, 7, 52, },
++	{ 2, 0, 0, 0, 7, 32, },
++	{ 1, 0, 0, 0, 7, 32, },
++	{ 0, 0, 0, 0, 8, 52, },
++	{ 2, 0, 0, 0, 8, 32, },
++	{ 1, 0, 0, 0, 8, 32, },
++	{ 0, 0, 0, 0, 9, 52, },
++	{ 2, 0, 0, 0, 9, 32, },
++	{ 1, 0, 0, 0, 9, 32, },
++	{ 0, 0, 0, 0, 10, 52, },
++	{ 2, 0, 0, 0, 10, 32, },
++	{ 1, 0, 0, 0, 10, 32, },
++	{ 0, 0, 0, 0, 11, 44, },
++	{ 2, 0, 0, 0, 11, 32, },
++	{ 1, 0, 0, 0, 11, 32, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 32, },
++	{ 1, 0, 0, 0, 12, 32, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 32, },
++	{ 1, 0, 0, 0, 13, 32, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 32, },
++	{ 0, 0, 0, 1, 1, 38, },
++	{ 2, 0, 0, 1, 1, 32, },
++	{ 1, 0, 0, 1, 1, 32, },
++	{ 0, 0, 0, 1, 2, 46, },
++	{ 2, 0, 0, 1, 2, 32, },
++	{ 1, 0, 0, 1, 2, 32, },
++	{ 0, 0, 0, 1, 3, 46, },
++	{ 2, 0, 0, 1, 3, 32, },
++	{ 1, 0, 0, 1, 3, 32, },
++	{ 0, 0, 0, 1, 4, 46, },
++	{ 2, 0, 0, 1, 4, 32, },
++	{ 1, 0, 0, 1, 4, 32, },
++	{ 0, 0, 0, 1, 5, 46, },
++	{ 2, 0, 0, 1, 5, 32, },
++	{ 1, 0, 0, 1, 5, 32, },
++	{ 0, 0, 0, 1, 6, 46, },
++	{ 2, 0, 0, 1, 6, 32, },
++	{ 1, 0, 0, 1, 6, 32, },
++	{ 0, 0, 0, 1, 7, 46, },
++	{ 2, 0, 0, 1, 7, 32, },
++	{ 1, 0, 0, 1, 7, 32, },
++	{ 0, 0, 0, 1, 8, 46, },
++	{ 2, 0, 0, 1, 8, 32, },
++	{ 1, 0, 0, 1, 8, 32, },
++	{ 0, 0, 0, 1, 9, 46, },
++	{ 2, 0, 0, 1, 9, 32, },
++	{ 1, 0, 0, 1, 9, 32, },
++	{ 0, 0, 0, 1, 10, 46, },
++	{ 2, 0, 0, 1, 10, 32, },
++	{ 1, 0, 0, 1, 10, 32, },
++	{ 0, 0, 0, 1, 11, 38, },
++	{ 2, 0, 0, 1, 11, 32, },
++	{ 1, 0, 0, 1, 11, 32, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 32, },
++	{ 1, 0, 0, 1, 12, 32, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 32, },
++	{ 1, 0, 0, 1, 13, 32, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 63, },
++	{ 0, 0, 0, 2, 1, 34, },
++	{ 2, 0, 0, 2, 1, 32, },
++	{ 1, 0, 0, 2, 1, 32, },
++	{ 0, 0, 0, 2, 2, 46, },
++	{ 2, 0, 0, 2, 2, 32, },
++	{ 1, 0, 0, 2, 2, 32, },
++	{ 0, 0, 0, 2, 3, 46, },
++	{ 2, 0, 0, 2, 3, 32, },
++	{ 1, 0, 0, 2, 3, 32, },
++	{ 0, 0, 0, 2, 4, 46, },
++	{ 2, 0, 0, 2, 4, 32, },
++	{ 1, 0, 0, 2, 4, 32, },
++	{ 0, 0, 0, 2, 5, 46, },
++	{ 2, 0, 0, 2, 5, 32, },
++	{ 1, 0, 0, 2, 5, 32, },
++	{ 0, 0, 0, 2, 6, 46, },
++	{ 2, 0, 0, 2, 6, 32, },
++	{ 1, 0, 0, 2, 6, 32, },
++	{ 0, 0, 0, 2, 7, 46, },
++	{ 2, 0, 0, 2, 7, 32, },
++	{ 1, 0, 0, 2, 7, 32, },
++	{ 0, 0, 0, 2, 8, 46, },
++	{ 2, 0, 0, 2, 8, 32, },
++	{ 1, 0, 0, 2, 8, 32, },
++	{ 0, 0, 0, 2, 9, 46, },
++	{ 2, 0, 0, 2, 9, 32, },
++	{ 1, 0, 0, 2, 9, 32, },
++	{ 0, 0, 0, 2, 10, 46, },
++	{ 2, 0, 0, 2, 10, 32, },
++	{ 1, 0, 0, 2, 10, 32, },
++	{ 0, 0, 0, 2, 11, 34, },
++	{ 2, 0, 0, 2, 11, 32, },
++	{ 1, 0, 0, 2, 11, 32, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 32, },
++	{ 1, 0, 0, 2, 12, 32, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 32, },
++	{ 1, 0, 0, 2, 13, 32, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 63, },
++	{ 0, 0, 0, 3, 1, 32, },
++	{ 2, 0, 0, 3, 1, 30, },
++	{ 1, 0, 0, 3, 1, 30, },
++	{ 0, 0, 0, 3, 2, 44, },
++	{ 2, 0, 0, 3, 2, 30, },
++	{ 1, 0, 0, 3, 2, 30, },
++	{ 0, 0, 0, 3, 3, 44, },
++	{ 2, 0, 0, 3, 3, 30, },
++	{ 1, 0, 0, 3, 3, 30, },
++	{ 0, 0, 0, 3, 4, 44, },
++	{ 2, 0, 0, 3, 4, 30, },
++	{ 1, 0, 0, 3, 4, 30, },
++	{ 0, 0, 0, 3, 5, 44, },
++	{ 2, 0, 0, 3, 5, 30, },
++	{ 1, 0, 0, 3, 5, 30, },
++	{ 0, 0, 0, 3, 6, 44, },
++	{ 2, 0, 0, 3, 6, 30, },
++	{ 1, 0, 0, 3, 6, 30, },
++	{ 0, 0, 0, 3, 7, 44, },
++	{ 2, 0, 0, 3, 7, 30, },
++	{ 1, 0, 0, 3, 7, 30, },
++	{ 0, 0, 0, 3, 8, 44, },
++	{ 2, 0, 0, 3, 8, 30, },
++	{ 1, 0, 0, 3, 8, 30, },
++	{ 0, 0, 0, 3, 9, 44, },
++	{ 2, 0, 0, 3, 9, 30, },
++	{ 1, 0, 0, 3, 9, 30, },
++	{ 0, 0, 0, 3, 10, 44, },
++	{ 2, 0, 0, 3, 10, 30, },
++	{ 1, 0, 0, 3, 10, 30, },
++	{ 0, 0, 0, 3, 11, 32, },
++	{ 2, 0, 0, 3, 11, 30, },
++	{ 1, 0, 0, 3, 11, 30, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 30, },
++	{ 1, 0, 0, 3, 12, 30, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 30, },
++	{ 1, 0, 0, 3, 13, 30, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 63, },
++	{ 0, 0, 0, 6, 1, 30, },
++	{ 2, 0, 0, 6, 1, 28, },
++	{ 1, 0, 0, 6, 1, 28, },
++	{ 0, 0, 0, 6, 2, 42, },
++	{ 2, 0, 0, 6, 2, 28, },
++	{ 1, 0, 0, 6, 2, 28, },
++	{ 0, 0, 0, 6, 3, 42, },
++	{ 2, 0, 0, 6, 3, 28, },
++	{ 1, 0, 0, 6, 3, 28, },
++	{ 0, 0, 0, 6, 4, 42, },
++	{ 2, 0, 0, 6, 4, 28, },
++	{ 1, 0, 0, 6, 4, 28, },
++	{ 0, 0, 0, 6, 5, 42, },
++	{ 2, 0, 0, 6, 5, 28, },
++	{ 1, 0, 0, 6, 5, 28, },
++	{ 0, 0, 0, 6, 6, 42, },
++	{ 2, 0, 0, 6, 6, 28, },
++	{ 1, 0, 0, 6, 6, 28, },
++	{ 0, 0, 0, 6, 7, 42, },
++	{ 2, 0, 0, 6, 7, 28, },
++	{ 1, 0, 0, 6, 7, 28, },
++	{ 0, 0, 0, 6, 8, 42, },
++	{ 2, 0, 0, 6, 8, 28, },
++	{ 1, 0, 0, 6, 8, 28, },
++	{ 0, 0, 0, 6, 9, 42, },
++	{ 2, 0, 0, 6, 9, 28, },
++	{ 1, 0, 0, 6, 9, 28, },
++	{ 0, 0, 0, 6, 10, 42, },
++	{ 2, 0, 0, 6, 10, 28, },
++	{ 1, 0, 0, 6, 10, 28, },
++	{ 0, 0, 0, 6, 11, 30, },
++	{ 2, 0, 0, 6, 11, 28, },
++	{ 1, 0, 0, 6, 11, 28, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 28, },
++	{ 1, 0, 0, 6, 12, 28, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 28, },
++	{ 1, 0, 0, 6, 13, 28, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 63, },
++	{ 0, 0, 0, 7, 1, 28, },
++	{ 2, 0, 0, 7, 1, 26, },
++	{ 1, 0, 0, 7, 1, 26, },
++	{ 0, 0, 0, 7, 2, 40, },
++	{ 2, 0, 0, 7, 2, 26, },
++	{ 1, 0, 0, 7, 2, 26, },
++	{ 0, 0, 0, 7, 3, 40, },
++	{ 2, 0, 0, 7, 3, 26, },
++	{ 1, 0, 0, 7, 3, 26, },
++	{ 0, 0, 0, 7, 4, 40, },
++	{ 2, 0, 0, 7, 4, 26, },
++	{ 1, 0, 0, 7, 4, 26, },
++	{ 0, 0, 0, 7, 5, 40, },
++	{ 2, 0, 0, 7, 5, 26, },
++	{ 1, 0, 0, 7, 5, 26, },
++	{ 0, 0, 0, 7, 6, 40, },
++	{ 2, 0, 0, 7, 6, 26, },
++	{ 1, 0, 0, 7, 6, 26, },
++	{ 0, 0, 0, 7, 7, 40, },
++	{ 2, 0, 0, 7, 7, 26, },
++	{ 1, 0, 0, 7, 7, 26, },
++	{ 0, 0, 0, 7, 8, 40, },
++	{ 2, 0, 0, 7, 8, 26, },
++	{ 1, 0, 0, 7, 8, 26, },
++	{ 0, 0, 0, 7, 9, 40, },
++	{ 2, 0, 0, 7, 9, 26, },
++	{ 1, 0, 0, 7, 9, 26, },
++	{ 0, 0, 0, 7, 10, 40, },
++	{ 2, 0, 0, 7, 10, 26, },
++	{ 1, 0, 0, 7, 10, 26, },
++	{ 0, 0, 0, 7, 11, 28, },
++	{ 2, 0, 0, 7, 11, 26, },
++	{ 1, 0, 0, 7, 11, 26, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 26, },
++	{ 1, 0, 0, 7, 12, 26, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 26, },
++	{ 1, 0, 0, 7, 13, 26, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 63, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 36, },
++	{ 2, 0, 1, 2, 3, 32, },
++	{ 1, 0, 1, 2, 3, 32, },
++	{ 0, 0, 1, 2, 4, 40, },
++	{ 2, 0, 1, 2, 4, 32, },
++	{ 1, 0, 1, 2, 4, 32, },
++	{ 0, 0, 1, 2, 5, 40, },
++	{ 2, 0, 1, 2, 5, 32, },
++	{ 1, 0, 1, 2, 5, 32, },
++	{ 0, 0, 1, 2, 6, 40, },
++	{ 2, 0, 1, 2, 6, 32, },
++	{ 1, 0, 1, 2, 6, 32, },
++	{ 0, 0, 1, 2, 7, 40, },
++	{ 2, 0, 1, 2, 7, 32, },
++	{ 1, 0, 1, 2, 7, 32, },
++	{ 0, 0, 1, 2, 8, 40, },
++	{ 2, 0, 1, 2, 8, 32, },
++	{ 1, 0, 1, 2, 8, 32, },
++	{ 0, 0, 1, 2, 9, 40, },
++	{ 2, 0, 1, 2, 9, 32, },
++	{ 1, 0, 1, 2, 9, 32, },
++	{ 0, 0, 1, 2, 10, 40, },
++	{ 2, 0, 1, 2, 10, 32, },
++	{ 1, 0, 1, 2, 10, 32, },
++	{ 0, 0, 1, 2, 11, 34, },
++	{ 2, 0, 1, 2, 11, 32, },
++	{ 1, 0, 1, 2, 11, 32, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 32, },
++	{ 1, 0, 1, 2, 12, 32, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 32, },
++	{ 1, 0, 1, 2, 13, 32, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 34, },
++	{ 2, 0, 1, 3, 3, 30, },
++	{ 1, 0, 1, 3, 3, 30, },
++	{ 0, 0, 1, 3, 4, 38, },
++	{ 2, 0, 1, 3, 4, 30, },
++	{ 1, 0, 1, 3, 4, 30, },
++	{ 0, 0, 1, 3, 5, 38, },
++	{ 2, 0, 1, 3, 5, 30, },
++	{ 1, 0, 1, 3, 5, 30, },
++	{ 0, 0, 1, 3, 6, 38, },
++	{ 2, 0, 1, 3, 6, 30, },
++	{ 1, 0, 1, 3, 6, 30, },
++	{ 0, 0, 1, 3, 7, 38, },
++	{ 2, 0, 1, 3, 7, 30, },
++	{ 1, 0, 1, 3, 7, 30, },
++	{ 0, 0, 1, 3, 8, 38, },
++	{ 2, 0, 1, 3, 8, 30, },
++	{ 1, 0, 1, 3, 8, 30, },
++	{ 0, 0, 1, 3, 9, 38, },
++	{ 2, 0, 1, 3, 9, 30, },
++	{ 1, 0, 1, 3, 9, 30, },
++	{ 0, 0, 1, 3, 10, 38, },
++	{ 2, 0, 1, 3, 10, 30, },
++	{ 1, 0, 1, 3, 10, 30, },
++	{ 0, 0, 1, 3, 11, 32, },
++	{ 2, 0, 1, 3, 11, 30, },
++	{ 1, 0, 1, 3, 11, 30, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 30, },
++	{ 1, 0, 1, 3, 12, 30, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 30, },
++	{ 1, 0, 1, 3, 13, 30, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 32, },
++	{ 2, 0, 1, 6, 3, 28, },
++	{ 1, 0, 1, 6, 3, 28, },
++	{ 0, 0, 1, 6, 4, 36, },
++	{ 2, 0, 1, 6, 4, 28, },
++	{ 1, 0, 1, 6, 4, 28, },
++	{ 0, 0, 1, 6, 5, 36, },
++	{ 2, 0, 1, 6, 5, 28, },
++	{ 1, 0, 1, 6, 5, 28, },
++	{ 0, 0, 1, 6, 6, 36, },
++	{ 2, 0, 1, 6, 6, 28, },
++	{ 1, 0, 1, 6, 6, 28, },
++	{ 0, 0, 1, 6, 7, 36, },
++	{ 2, 0, 1, 6, 7, 28, },
++	{ 1, 0, 1, 6, 7, 28, },
++	{ 0, 0, 1, 6, 8, 36, },
++	{ 2, 0, 1, 6, 8, 28, },
++	{ 1, 0, 1, 6, 8, 28, },
++	{ 0, 0, 1, 6, 9, 36, },
++	{ 2, 0, 1, 6, 9, 28, },
++	{ 1, 0, 1, 6, 9, 28, },
++	{ 0, 0, 1, 6, 10, 36, },
++	{ 2, 0, 1, 6, 10, 28, },
++	{ 1, 0, 1, 6, 10, 28, },
++	{ 0, 0, 1, 6, 11, 30, },
++	{ 2, 0, 1, 6, 11, 28, },
++	{ 1, 0, 1, 6, 11, 28, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 28, },
++	{ 1, 0, 1, 6, 12, 28, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 28, },
++	{ 1, 0, 1, 6, 13, 28, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 32, },
++	{ 2, 0, 1, 7, 3, 26, },
++	{ 1, 0, 1, 7, 3, 26, },
++	{ 0, 0, 1, 7, 4, 36, },
++	{ 2, 0, 1, 7, 4, 26, },
++	{ 1, 0, 1, 7, 4, 26, },
++	{ 0, 0, 1, 7, 5, 36, },
++	{ 2, 0, 1, 7, 5, 26, },
++	{ 1, 0, 1, 7, 5, 26, },
++	{ 0, 0, 1, 7, 6, 36, },
++	{ 2, 0, 1, 7, 6, 26, },
++	{ 1, 0, 1, 7, 6, 26, },
++	{ 0, 0, 1, 7, 7, 36, },
++	{ 2, 0, 1, 7, 7, 26, },
++	{ 1, 0, 1, 7, 7, 26, },
++	{ 0, 0, 1, 7, 8, 36, },
++	{ 2, 0, 1, 7, 8, 26, },
++	{ 1, 0, 1, 7, 8, 26, },
++	{ 0, 0, 1, 7, 9, 36, },
++	{ 2, 0, 1, 7, 9, 26, },
++	{ 1, 0, 1, 7, 9, 26, },
++	{ 0, 0, 1, 7, 10, 36, },
++	{ 2, 0, 1, 7, 10, 26, },
++	{ 1, 0, 1, 7, 10, 26, },
++	{ 0, 0, 1, 7, 11, 30, },
++	{ 2, 0, 1, 7, 11, 26, },
++	{ 1, 0, 1, 7, 11, 26, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 26, },
++	{ 1, 0, 1, 7, 12, 26, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 26, },
++	{ 1, 0, 1, 7, 13, 26, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 38, },
++	{ 2, 1, 0, 1, 36, 32, },
++	{ 1, 1, 0, 1, 36, 32, },
++	{ 0, 1, 0, 1, 40, 38, },
++	{ 2, 1, 0, 1, 40, 32, },
++	{ 1, 1, 0, 1, 40, 32, },
++	{ 0, 1, 0, 1, 44, 38, },
++	{ 2, 1, 0, 1, 44, 32, },
++	{ 1, 1, 0, 1, 44, 32, },
++	{ 0, 1, 0, 1, 48, 38, },
++	{ 2, 1, 0, 1, 48, 32, },
++	{ 1, 1, 0, 1, 48, 32, },
++	{ 0, 1, 0, 1, 52, 38, },
++	{ 2, 1, 0, 1, 52, 32, },
++	{ 1, 1, 0, 1, 52, 32, },
++	{ 0, 1, 0, 1, 56, 38, },
++	{ 2, 1, 0, 1, 56, 32, },
++	{ 1, 1, 0, 1, 56, 32, },
++	{ 0, 1, 0, 1, 60, 38, },
++	{ 2, 1, 0, 1, 60, 32, },
++	{ 1, 1, 0, 1, 60, 32, },
++	{ 0, 1, 0, 1, 64, 38, },
++	{ 2, 1, 0, 1, 64, 32, },
++	{ 1, 1, 0, 1, 64, 32, },
++	{ 0, 1, 0, 1, 100, 36, },
++	{ 2, 1, 0, 1, 100, 32, },
++	{ 1, 1, 0, 1, 100, 32, },
++	{ 0, 1, 0, 1, 104, 36, },
++	{ 2, 1, 0, 1, 104, 32, },
++	{ 1, 1, 0, 1, 104, 32, },
++	{ 0, 1, 0, 1, 108, 36, },
++	{ 2, 1, 0, 1, 108, 32, },
++	{ 1, 1, 0, 1, 108, 32, },
++	{ 0, 1, 0, 1, 112, 36, },
++	{ 2, 1, 0, 1, 112, 32, },
++	{ 1, 1, 0, 1, 112, 32, },
++	{ 0, 1, 0, 1, 116, 36, },
++	{ 2, 1, 0, 1, 116, 32, },
++	{ 1, 1, 0, 1, 116, 32, },
++	{ 0, 1, 0, 1, 120, 36, },
++	{ 2, 1, 0, 1, 120, 32, },
++	{ 1, 1, 0, 1, 120, 32, },
++	{ 0, 1, 0, 1, 124, 36, },
++	{ 2, 1, 0, 1, 124, 32, },
++	{ 1, 1, 0, 1, 124, 32, },
++	{ 0, 1, 0, 1, 128, 36, },
++	{ 2, 1, 0, 1, 128, 32, },
++	{ 1, 1, 0, 1, 128, 32, },
++	{ 0, 1, 0, 1, 132, 36, },
++	{ 2, 1, 0, 1, 132, 32, },
++	{ 1, 1, 0, 1, 132, 32, },
++	{ 0, 1, 0, 1, 136, 36, },
++	{ 2, 1, 0, 1, 136, 32, },
++	{ 1, 1, 0, 1, 136, 32, },
++	{ 0, 1, 0, 1, 140, 36, },
++	{ 2, 1, 0, 1, 140, 32, },
++	{ 1, 1, 0, 1, 140, 32, },
++	{ 0, 1, 0, 1, 149, 36, },
++	{ 2, 1, 0, 1, 149, 32, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 36, },
++	{ 2, 1, 0, 1, 153, 32, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 36, },
++	{ 2, 1, 0, 1, 157, 32, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 36, },
++	{ 2, 1, 0, 1, 161, 32, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 36, },
++	{ 2, 1, 0, 1, 165, 32, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 36, },
++	{ 2, 1, 0, 2, 36, 32, },
++	{ 1, 1, 0, 2, 36, 32, },
++	{ 0, 1, 0, 2, 40, 36, },
++	{ 2, 1, 0, 2, 40, 32, },
++	{ 1, 1, 0, 2, 40, 32, },
++	{ 0, 1, 0, 2, 44, 36, },
++	{ 2, 1, 0, 2, 44, 32, },
++	{ 1, 1, 0, 2, 44, 32, },
++	{ 0, 1, 0, 2, 48, 36, },
++	{ 2, 1, 0, 2, 48, 32, },
++	{ 1, 1, 0, 2, 48, 32, },
++	{ 0, 1, 0, 2, 52, 36, },
++	{ 2, 1, 0, 2, 52, 32, },
++	{ 1, 1, 0, 2, 52, 32, },
++	{ 0, 1, 0, 2, 56, 36, },
++	{ 2, 1, 0, 2, 56, 32, },
++	{ 1, 1, 0, 2, 56, 32, },
++	{ 0, 1, 0, 2, 60, 36, },
++	{ 2, 1, 0, 2, 60, 32, },
++	{ 1, 1, 0, 2, 60, 32, },
++	{ 0, 1, 0, 2, 64, 36, },
++	{ 2, 1, 0, 2, 64, 32, },
++	{ 1, 1, 0, 2, 64, 32, },
++	{ 0, 1, 0, 2, 100, 36, },
++	{ 2, 1, 0, 2, 100, 32, },
++	{ 1, 1, 0, 2, 100, 32, },
++	{ 0, 1, 0, 2, 104, 36, },
++	{ 2, 1, 0, 2, 104, 32, },
++	{ 1, 1, 0, 2, 104, 32, },
++	{ 0, 1, 0, 2, 108, 36, },
++	{ 2, 1, 0, 2, 108, 32, },
++	{ 1, 1, 0, 2, 108, 32, },
++	{ 0, 1, 0, 2, 112, 36, },
++	{ 2, 1, 0, 2, 112, 32, },
++	{ 1, 1, 0, 2, 112, 32, },
++	{ 0, 1, 0, 2, 116, 36, },
++	{ 2, 1, 0, 2, 116, 32, },
++	{ 1, 1, 0, 2, 116, 32, },
++	{ 0, 1, 0, 2, 120, 36, },
++	{ 2, 1, 0, 2, 120, 32, },
++	{ 1, 1, 0, 2, 120, 32, },
++	{ 0, 1, 0, 2, 124, 36, },
++	{ 2, 1, 0, 2, 124, 32, },
++	{ 1, 1, 0, 2, 124, 32, },
++	{ 0, 1, 0, 2, 128, 36, },
++	{ 2, 1, 0, 2, 128, 32, },
++	{ 1, 1, 0, 2, 128, 32, },
++	{ 0, 1, 0, 2, 132, 36, },
++	{ 2, 1, 0, 2, 132, 32, },
++	{ 1, 1, 0, 2, 132, 32, },
++	{ 0, 1, 0, 2, 136, 36, },
++	{ 2, 1, 0, 2, 136, 32, },
++	{ 1, 1, 0, 2, 136, 32, },
++	{ 0, 1, 0, 2, 140, 34, },
++	{ 2, 1, 0, 2, 140, 32, },
++	{ 1, 1, 0, 2, 140, 32, },
++	{ 0, 1, 0, 2, 149, 32, },
++	{ 2, 1, 0, 2, 149, 32, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 38, },
++	{ 2, 1, 0, 2, 153, 32, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 38, },
++	{ 2, 1, 0, 2, 157, 32, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 38, },
++	{ 2, 1, 0, 2, 161, 32, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 38, },
++	{ 2, 1, 0, 2, 165, 32, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 34, },
++	{ 2, 1, 0, 3, 36, 30, },
++	{ 1, 1, 0, 3, 36, 30, },
++	{ 0, 1, 0, 3, 40, 34, },
++	{ 2, 1, 0, 3, 40, 30, },
++	{ 1, 1, 0, 3, 40, 30, },
++	{ 0, 1, 0, 3, 44, 34, },
++	{ 2, 1, 0, 3, 44, 30, },
++	{ 1, 1, 0, 3, 44, 30, },
++	{ 0, 1, 0, 3, 48, 34, },
++	{ 2, 1, 0, 3, 48, 30, },
++	{ 1, 1, 0, 3, 48, 30, },
++	{ 0, 1, 0, 3, 52, 34, },
++	{ 2, 1, 0, 3, 52, 30, },
++	{ 1, 1, 0, 3, 52, 30, },
++	{ 0, 1, 0, 3, 56, 34, },
++	{ 2, 1, 0, 3, 56, 30, },
++	{ 1, 1, 0, 3, 56, 30, },
++	{ 0, 1, 0, 3, 60, 34, },
++	{ 2, 1, 0, 3, 60, 30, },
++	{ 1, 1, 0, 3, 60, 30, },
++	{ 0, 1, 0, 3, 64, 34, },
++	{ 2, 1, 0, 3, 64, 30, },
++	{ 1, 1, 0, 3, 64, 30, },
++	{ 0, 1, 0, 3, 100, 34, },
++	{ 2, 1, 0, 3, 100, 30, },
++	{ 1, 1, 0, 3, 100, 30, },
++	{ 0, 1, 0, 3, 104, 34, },
++	{ 2, 1, 0, 3, 104, 30, },
++	{ 1, 1, 0, 3, 104, 30, },
++	{ 0, 1, 0, 3, 108, 34, },
++	{ 2, 1, 0, 3, 108, 30, },
++	{ 1, 1, 0, 3, 108, 30, },
++	{ 0, 1, 0, 3, 112, 34, },
++	{ 2, 1, 0, 3, 112, 30, },
++	{ 1, 1, 0, 3, 112, 30, },
++	{ 0, 1, 0, 3, 116, 34, },
++	{ 2, 1, 0, 3, 116, 30, },
++	{ 1, 1, 0, 3, 116, 30, },
++	{ 0, 1, 0, 3, 120, 34, },
++	{ 2, 1, 0, 3, 120, 30, },
++	{ 1, 1, 0, 3, 120, 30, },
++	{ 0, 1, 0, 3, 124, 34, },
++	{ 2, 1, 0, 3, 124, 30, },
++	{ 1, 1, 0, 3, 124, 30, },
++	{ 0, 1, 0, 3, 128, 34, },
++	{ 2, 1, 0, 3, 128, 30, },
++	{ 1, 1, 0, 3, 128, 30, },
++	{ 0, 1, 0, 3, 132, 34, },
++	{ 2, 1, 0, 3, 132, 30, },
++	{ 1, 1, 0, 3, 132, 30, },
++	{ 0, 1, 0, 3, 136, 34, },
++	{ 2, 1, 0, 3, 136, 30, },
++	{ 1, 1, 0, 3, 136, 30, },
++	{ 0, 1, 0, 3, 140, 32, },
++	{ 2, 1, 0, 3, 140, 30, },
++	{ 1, 1, 0, 3, 140, 30, },
++	{ 0, 1, 0, 3, 149, 30, },
++	{ 2, 1, 0, 3, 149, 30, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 36, },
++	{ 2, 1, 0, 3, 153, 30, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 36, },
++	{ 2, 1, 0, 3, 157, 30, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 36, },
++	{ 2, 1, 0, 3, 161, 30, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 36, },
++	{ 2, 1, 0, 3, 165, 30, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 32, },
++	{ 2, 1, 0, 6, 36, 28, },
++	{ 1, 1, 0, 6, 36, 28, },
++	{ 0, 1, 0, 6, 40, 32, },
++	{ 2, 1, 0, 6, 40, 28, },
++	{ 1, 1, 0, 6, 40, 28, },
++	{ 0, 1, 0, 6, 44, 32, },
++	{ 2, 1, 0, 6, 44, 28, },
++	{ 1, 1, 0, 6, 44, 28, },
++	{ 0, 1, 0, 6, 48, 32, },
++	{ 2, 1, 0, 6, 48, 28, },
++	{ 1, 1, 0, 6, 48, 28, },
++	{ 0, 1, 0, 6, 52, 32, },
++	{ 2, 1, 0, 6, 52, 28, },
++	{ 1, 1, 0, 6, 52, 28, },
++	{ 0, 1, 0, 6, 56, 32, },
++	{ 2, 1, 0, 6, 56, 28, },
++	{ 1, 1, 0, 6, 56, 28, },
++	{ 0, 1, 0, 6, 60, 32, },
++	{ 2, 1, 0, 6, 60, 28, },
++	{ 1, 1, 0, 6, 60, 28, },
++	{ 0, 1, 0, 6, 64, 32, },
++	{ 2, 1, 0, 6, 64, 28, },
++	{ 1, 1, 0, 6, 64, 28, },
++	{ 0, 1, 0, 6, 100, 32, },
++	{ 2, 1, 0, 6, 100, 28, },
++	{ 1, 1, 0, 6, 100, 28, },
++	{ 0, 1, 0, 6, 104, 32, },
++	{ 2, 1, 0, 6, 104, 28, },
++	{ 1, 1, 0, 6, 104, 28, },
++	{ 0, 1, 0, 6, 108, 32, },
++	{ 2, 1, 0, 6, 108, 28, },
++	{ 1, 1, 0, 6, 108, 28, },
++	{ 0, 1, 0, 6, 112, 32, },
++	{ 2, 1, 0, 6, 112, 28, },
++	{ 1, 1, 0, 6, 112, 28, },
++	{ 0, 1, 0, 6, 116, 32, },
++	{ 2, 1, 0, 6, 116, 28, },
++	{ 1, 1, 0, 6, 116, 28, },
++	{ 0, 1, 0, 6, 120, 32, },
++	{ 2, 1, 0, 6, 120, 28, },
++	{ 1, 1, 0, 6, 120, 28, },
++	{ 0, 1, 0, 6, 124, 32, },
++	{ 2, 1, 0, 6, 124, 28, },
++	{ 1, 1, 0, 6, 124, 28, },
++	{ 0, 1, 0, 6, 128, 32, },
++	{ 2, 1, 0, 6, 128, 28, },
++	{ 1, 1, 0, 6, 128, 28, },
++	{ 0, 1, 0, 6, 132, 32, },
++	{ 2, 1, 0, 6, 132, 28, },
++	{ 1, 1, 0, 6, 132, 28, },
++	{ 0, 1, 0, 6, 136, 32, },
++	{ 2, 1, 0, 6, 136, 28, },
++	{ 1, 1, 0, 6, 136, 28, },
++	{ 0, 1, 0, 6, 140, 30, },
++	{ 2, 1, 0, 6, 140, 28, },
++	{ 1, 1, 0, 6, 140, 28, },
++	{ 0, 1, 0, 6, 149, 28, },
++	{ 2, 1, 0, 6, 149, 28, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 34, },
++	{ 2, 1, 0, 6, 153, 28, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 34, },
++	{ 2, 1, 0, 6, 157, 28, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 34, },
++	{ 2, 1, 0, 6, 161, 28, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 34, },
++	{ 2, 1, 0, 6, 165, 28, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 30, },
++	{ 2, 1, 0, 7, 36, 26, },
++	{ 1, 1, 0, 7, 36, 26, },
++	{ 0, 1, 0, 7, 40, 30, },
++	{ 2, 1, 0, 7, 40, 26, },
++	{ 1, 1, 0, 7, 40, 26, },
++	{ 0, 1, 0, 7, 44, 30, },
++	{ 2, 1, 0, 7, 44, 26, },
++	{ 1, 1, 0, 7, 44, 26, },
++	{ 0, 1, 0, 7, 48, 30, },
++	{ 2, 1, 0, 7, 48, 26, },
++	{ 1, 1, 0, 7, 48, 26, },
++	{ 0, 1, 0, 7, 52, 30, },
++	{ 2, 1, 0, 7, 52, 26, },
++	{ 1, 1, 0, 7, 52, 26, },
++	{ 0, 1, 0, 7, 56, 30, },
++	{ 2, 1, 0, 7, 56, 26, },
++	{ 1, 1, 0, 7, 56, 26, },
++	{ 0, 1, 0, 7, 60, 30, },
++	{ 2, 1, 0, 7, 60, 26, },
++	{ 1, 1, 0, 7, 60, 26, },
++	{ 0, 1, 0, 7, 64, 30, },
++	{ 2, 1, 0, 7, 64, 26, },
++	{ 1, 1, 0, 7, 64, 26, },
++	{ 0, 1, 0, 7, 100, 30, },
++	{ 2, 1, 0, 7, 100, 26, },
++	{ 1, 1, 0, 7, 100, 26, },
++	{ 0, 1, 0, 7, 104, 30, },
++	{ 2, 1, 0, 7, 104, 26, },
++	{ 1, 1, 0, 7, 104, 26, },
++	{ 0, 1, 0, 7, 108, 30, },
++	{ 2, 1, 0, 7, 108, 26, },
++	{ 1, 1, 0, 7, 108, 26, },
++	{ 0, 1, 0, 7, 112, 30, },
++	{ 2, 1, 0, 7, 112, 26, },
++	{ 1, 1, 0, 7, 112, 26, },
++	{ 0, 1, 0, 7, 116, 30, },
++	{ 2, 1, 0, 7, 116, 26, },
++	{ 1, 1, 0, 7, 116, 26, },
++	{ 0, 1, 0, 7, 120, 30, },
++	{ 2, 1, 0, 7, 120, 26, },
++	{ 1, 1, 0, 7, 120, 26, },
++	{ 0, 1, 0, 7, 124, 30, },
++	{ 2, 1, 0, 7, 124, 26, },
++	{ 1, 1, 0, 7, 124, 26, },
++	{ 0, 1, 0, 7, 128, 30, },
++	{ 2, 1, 0, 7, 128, 26, },
++	{ 1, 1, 0, 7, 128, 26, },
++	{ 0, 1, 0, 7, 132, 30, },
++	{ 2, 1, 0, 7, 132, 26, },
++	{ 1, 1, 0, 7, 132, 26, },
++	{ 0, 1, 0, 7, 136, 30, },
++	{ 2, 1, 0, 7, 136, 26, },
++	{ 1, 1, 0, 7, 136, 26, },
++	{ 0, 1, 0, 7, 140, 28, },
++	{ 2, 1, 0, 7, 140, 26, },
++	{ 1, 1, 0, 7, 140, 26, },
++	{ 0, 1, 0, 7, 149, 26, },
++	{ 2, 1, 0, 7, 149, 26, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 32, },
++	{ 2, 1, 0, 7, 153, 26, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 32, },
++	{ 2, 1, 0, 7, 157, 26, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 32, },
++	{ 2, 1, 0, 7, 161, 26, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 32, },
++	{ 2, 1, 0, 7, 165, 26, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 32, },
++	{ 2, 1, 1, 2, 38, 32, },
++	{ 1, 1, 1, 2, 38, 32, },
++	{ 0, 1, 1, 2, 46, 32, },
++	{ 2, 1, 1, 2, 46, 32, },
++	{ 1, 1, 1, 2, 46, 32, },
++	{ 0, 1, 1, 2, 54, 32, },
++	{ 2, 1, 1, 2, 54, 32, },
++	{ 1, 1, 1, 2, 54, 32, },
++	{ 0, 1, 1, 2, 62, 30, },
++	{ 2, 1, 1, 2, 62, 32, },
++	{ 1, 1, 1, 2, 62, 32, },
++	{ 0, 1, 1, 2, 102, 30, },
++	{ 2, 1, 1, 2, 102, 32, },
++	{ 1, 1, 1, 2, 102, 32, },
++	{ 0, 1, 1, 2, 110, 38, },
++	{ 2, 1, 1, 2, 110, 32, },
++	{ 1, 1, 1, 2, 110, 32, },
++	{ 0, 1, 1, 2, 118, 38, },
++	{ 2, 1, 1, 2, 118, 32, },
++	{ 1, 1, 1, 2, 118, 32, },
++	{ 0, 1, 1, 2, 126, 38, },
++	{ 2, 1, 1, 2, 126, 32, },
++	{ 1, 1, 1, 2, 126, 32, },
++	{ 0, 1, 1, 2, 134, 38, },
++	{ 2, 1, 1, 2, 134, 32, },
++	{ 1, 1, 1, 2, 134, 32, },
++	{ 0, 1, 1, 2, 151, 32, },
++	{ 2, 1, 1, 2, 151, 32, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 32, },
++	{ 2, 1, 1, 2, 159, 32, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 30, },
++	{ 2, 1, 1, 3, 38, 30, },
++	{ 1, 1, 1, 3, 38, 30, },
++	{ 0, 1, 1, 3, 46, 30, },
++	{ 2, 1, 1, 3, 46, 30, },
++	{ 1, 1, 1, 3, 46, 30, },
++	{ 0, 1, 1, 3, 54, 30, },
++	{ 2, 1, 1, 3, 54, 30, },
++	{ 1, 1, 1, 3, 54, 30, },
++	{ 0, 1, 1, 3, 62, 28, },
++	{ 2, 1, 1, 3, 62, 30, },
++	{ 1, 1, 1, 3, 62, 30, },
++	{ 0, 1, 1, 3, 102, 28, },
++	{ 2, 1, 1, 3, 102, 30, },
++	{ 1, 1, 1, 3, 102, 30, },
++	{ 0, 1, 1, 3, 110, 36, },
++	{ 2, 1, 1, 3, 110, 30, },
++	{ 1, 1, 1, 3, 110, 30, },
++	{ 0, 1, 1, 3, 118, 36, },
++	{ 2, 1, 1, 3, 118, 30, },
++	{ 1, 1, 1, 3, 118, 30, },
++	{ 0, 1, 1, 3, 126, 36, },
++	{ 2, 1, 1, 3, 126, 30, },
++	{ 1, 1, 1, 3, 126, 30, },
++	{ 0, 1, 1, 3, 134, 36, },
++	{ 2, 1, 1, 3, 134, 30, },
++	{ 1, 1, 1, 3, 134, 30, },
++	{ 0, 1, 1, 3, 151, 30, },
++	{ 2, 1, 1, 3, 151, 30, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 30, },
++	{ 2, 1, 1, 3, 159, 30, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 28, },
++	{ 2, 1, 1, 6, 38, 28, },
++	{ 1, 1, 1, 6, 38, 28, },
++	{ 0, 1, 1, 6, 46, 28, },
++	{ 2, 1, 1, 6, 46, 28, },
++	{ 1, 1, 1, 6, 46, 28, },
++	{ 0, 1, 1, 6, 54, 28, },
++	{ 2, 1, 1, 6, 54, 28, },
++	{ 1, 1, 1, 6, 54, 28, },
++	{ 0, 1, 1, 6, 62, 26, },
++	{ 2, 1, 1, 6, 62, 28, },
++	{ 1, 1, 1, 6, 62, 28, },
++	{ 0, 1, 1, 6, 102, 26, },
++	{ 2, 1, 1, 6, 102, 28, },
++	{ 1, 1, 1, 6, 102, 28, },
++	{ 0, 1, 1, 6, 110, 34, },
++	{ 2, 1, 1, 6, 110, 28, },
++	{ 1, 1, 1, 6, 110, 28, },
++	{ 0, 1, 1, 6, 118, 34, },
++	{ 2, 1, 1, 6, 118, 28, },
++	{ 1, 1, 1, 6, 118, 28, },
++	{ 0, 1, 1, 6, 126, 34, },
++	{ 2, 1, 1, 6, 126, 28, },
++	{ 1, 1, 1, 6, 126, 28, },
++	{ 0, 1, 1, 6, 134, 34, },
++	{ 2, 1, 1, 6, 134, 28, },
++	{ 1, 1, 1, 6, 134, 28, },
++	{ 0, 1, 1, 6, 151, 28, },
++	{ 2, 1, 1, 6, 151, 28, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 28, },
++	{ 2, 1, 1, 6, 159, 28, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 26, },
++	{ 2, 1, 1, 7, 38, 26, },
++	{ 1, 1, 1, 7, 38, 26, },
++	{ 0, 1, 1, 7, 46, 26, },
++	{ 2, 1, 1, 7, 46, 26, },
++	{ 1, 1, 1, 7, 46, 26, },
++	{ 0, 1, 1, 7, 54, 26, },
++	{ 2, 1, 1, 7, 54, 26, },
++	{ 1, 1, 1, 7, 54, 26, },
++	{ 0, 1, 1, 7, 62, 24, },
++	{ 2, 1, 1, 7, 62, 26, },
++	{ 1, 1, 1, 7, 62, 26, },
++	{ 0, 1, 1, 7, 102, 24, },
++	{ 2, 1, 1, 7, 102, 26, },
++	{ 1, 1, 1, 7, 102, 26, },
++	{ 0, 1, 1, 7, 110, 32, },
++	{ 2, 1, 1, 7, 110, 26, },
++	{ 1, 1, 1, 7, 110, 26, },
++	{ 0, 1, 1, 7, 118, 32, },
++	{ 2, 1, 1, 7, 118, 26, },
++	{ 1, 1, 1, 7, 118, 26, },
++	{ 0, 1, 1, 7, 126, 32, },
++	{ 2, 1, 1, 7, 126, 26, },
++	{ 1, 1, 1, 7, 126, 26, },
++	{ 0, 1, 1, 7, 134, 32, },
++	{ 2, 1, 1, 7, 134, 26, },
++	{ 1, 1, 1, 7, 134, 26, },
++	{ 0, 1, 1, 7, 151, 26, },
++	{ 2, 1, 1, 7, 151, 26, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 26, },
++	{ 2, 1, 1, 7, 159, 26, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 26, },
++	{ 2, 1, 2, 4, 42, 32, },
++	{ 1, 1, 2, 4, 42, 32, },
++	{ 0, 1, 2, 4, 58, 26, },
++	{ 2, 1, 2, 4, 58, 32, },
++	{ 1, 1, 2, 4, 58, 32, },
++	{ 0, 1, 2, 4, 106, 28, },
++	{ 2, 1, 2, 4, 106, 32, },
++	{ 1, 1, 2, 4, 106, 32, },
++	{ 0, 1, 2, 4, 122, 28, },
++	{ 2, 1, 2, 4, 122, 32, },
++	{ 1, 1, 2, 4, 122, 32, },
++	{ 0, 1, 2, 4, 155, 28, },
++	{ 2, 1, 2, 4, 155, 32, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 24, },
++	{ 2, 1, 2, 5, 42, 30, },
++	{ 1, 1, 2, 5, 42, 30, },
++	{ 0, 1, 2, 5, 58, 24, },
++	{ 2, 1, 2, 5, 58, 30, },
++	{ 1, 1, 2, 5, 58, 30, },
++	{ 0, 1, 2, 5, 106, 26, },
++	{ 2, 1, 2, 5, 106, 30, },
++	{ 1, 1, 2, 5, 106, 30, },
++	{ 0, 1, 2, 5, 122, 26, },
++	{ 2, 1, 2, 5, 122, 30, },
++	{ 1, 1, 2, 5, 122, 30, },
++	{ 0, 1, 2, 5, 155, 26, },
++	{ 2, 1, 2, 5, 155, 30, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 22, },
++	{ 2, 1, 2, 8, 42, 28, },
++	{ 1, 1, 2, 8, 42, 28, },
++	{ 0, 1, 2, 8, 58, 22, },
++	{ 2, 1, 2, 8, 58, 28, },
++	{ 1, 1, 2, 8, 58, 28, },
++	{ 0, 1, 2, 8, 106, 24, },
++	{ 2, 1, 2, 8, 106, 28, },
++	{ 1, 1, 2, 8, 106, 28, },
++	{ 0, 1, 2, 8, 122, 24, },
++	{ 2, 1, 2, 8, 122, 28, },
++	{ 1, 1, 2, 8, 122, 28, },
++	{ 0, 1, 2, 8, 155, 24, },
++	{ 2, 1, 2, 8, 155, 28, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 20, },
++	{ 2, 1, 2, 9, 42, 26, },
++	{ 1, 1, 2, 9, 42, 26, },
++	{ 0, 1, 2, 9, 58, 20, },
++	{ 2, 1, 2, 9, 58, 26, },
++	{ 1, 1, 2, 9, 58, 26, },
++	{ 0, 1, 2, 9, 106, 22, },
++	{ 2, 1, 2, 9, 106, 26, },
++	{ 1, 1, 2, 9, 106, 26, },
++	{ 0, 1, 2, 9, 122, 22, },
++	{ 2, 1, 2, 9, 122, 26, },
++	{ 1, 1, 2, 9, 122, 26, },
++	{ 0, 1, 2, 9, 155, 22, },
++	{ 2, 1, 2, 9, 155, 26, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type7);
++
++static const struct rtw_txpwr_lmt_cfg_pair rtw8814a_txpwr_lmt_type8[] = {
++	{ 0, 0, 0, 0, 1, 46, },
++	{ 2, 0, 0, 0, 1, 46, },
++	{ 1, 0, 0, 0, 1, 46, },
++	{ 0, 0, 0, 0, 2, 46, },
++	{ 2, 0, 0, 0, 2, 46, },
++	{ 1, 0, 0, 0, 2, 46, },
++	{ 0, 0, 0, 0, 3, 46, },
++	{ 2, 0, 0, 0, 3, 46, },
++	{ 1, 0, 0, 0, 3, 46, },
++	{ 0, 0, 0, 0, 4, 46, },
++	{ 2, 0, 0, 0, 4, 46, },
++	{ 1, 0, 0, 0, 4, 46, },
++	{ 0, 0, 0, 0, 5, 46, },
++	{ 2, 0, 0, 0, 5, 46, },
++	{ 1, 0, 0, 0, 5, 46, },
++	{ 0, 0, 0, 0, 6, 46, },
++	{ 2, 0, 0, 0, 6, 46, },
++	{ 1, 0, 0, 0, 6, 46, },
++	{ 0, 0, 0, 0, 7, 46, },
++	{ 2, 0, 0, 0, 7, 46, },
++	{ 1, 0, 0, 0, 7, 46, },
++	{ 0, 0, 0, 0, 8, 46, },
++	{ 2, 0, 0, 0, 8, 46, },
++	{ 1, 0, 0, 0, 8, 46, },
++	{ 0, 0, 0, 0, 9, 46, },
++	{ 2, 0, 0, 0, 9, 46, },
++	{ 1, 0, 0, 0, 9, 46, },
++	{ 0, 0, 0, 0, 10, 46, },
++	{ 2, 0, 0, 0, 10, 46, },
++	{ 1, 0, 0, 0, 10, 46, },
++	{ 0, 0, 0, 0, 11, 46, },
++	{ 2, 0, 0, 0, 11, 46, },
++	{ 1, 0, 0, 0, 11, 46, },
++	{ 0, 0, 0, 0, 12, 63, },
++	{ 2, 0, 0, 0, 12, 46, },
++	{ 1, 0, 0, 0, 12, 46, },
++	{ 0, 0, 0, 0, 13, 63, },
++	{ 2, 0, 0, 0, 13, 46, },
++	{ 1, 0, 0, 0, 13, 46, },
++	{ 0, 0, 0, 0, 14, 63, },
++	{ 2, 0, 0, 0, 14, 63, },
++	{ 1, 0, 0, 0, 14, 46, },
++	{ 0, 0, 0, 1, 1, 46, },
++	{ 2, 0, 0, 1, 1, 46, },
++	{ 1, 0, 0, 1, 1, 46, },
++	{ 0, 0, 0, 1, 2, 46, },
++	{ 2, 0, 0, 1, 2, 46, },
++	{ 1, 0, 0, 1, 2, 46, },
++	{ 0, 0, 0, 1, 3, 46, },
++	{ 2, 0, 0, 1, 3, 46, },
++	{ 1, 0, 0, 1, 3, 46, },
++	{ 0, 0, 0, 1, 4, 46, },
++	{ 2, 0, 0, 1, 4, 46, },
++	{ 1, 0, 0, 1, 4, 46, },
++	{ 0, 0, 0, 1, 5, 46, },
++	{ 2, 0, 0, 1, 5, 46, },
++	{ 1, 0, 0, 1, 5, 46, },
++	{ 0, 0, 0, 1, 6, 46, },
++	{ 2, 0, 0, 1, 6, 46, },
++	{ 1, 0, 0, 1, 6, 46, },
++	{ 0, 0, 0, 1, 7, 46, },
++	{ 2, 0, 0, 1, 7, 46, },
++	{ 1, 0, 0, 1, 7, 46, },
++	{ 0, 0, 0, 1, 8, 46, },
++	{ 2, 0, 0, 1, 8, 46, },
++	{ 1, 0, 0, 1, 8, 46, },
++	{ 0, 0, 0, 1, 9, 46, },
++	{ 2, 0, 0, 1, 9, 46, },
++	{ 1, 0, 0, 1, 9, 46, },
++	{ 0, 0, 0, 1, 10, 46, },
++	{ 2, 0, 0, 1, 10, 46, },
++	{ 1, 0, 0, 1, 10, 46, },
++	{ 0, 0, 0, 1, 11, 46, },
++	{ 2, 0, 0, 1, 11, 46, },
++	{ 1, 0, 0, 1, 11, 46, },
++	{ 0, 0, 0, 1, 12, 63, },
++	{ 2, 0, 0, 1, 12, 46, },
++	{ 1, 0, 0, 1, 12, 46, },
++	{ 0, 0, 0, 1, 13, 63, },
++	{ 2, 0, 0, 1, 13, 46, },
++	{ 1, 0, 0, 1, 13, 46, },
++	{ 0, 0, 0, 1, 14, 63, },
++	{ 2, 0, 0, 1, 14, 63, },
++	{ 1, 0, 0, 1, 14, 46, },
++	{ 0, 0, 0, 2, 1, 46, },
++	{ 2, 0, 0, 2, 1, 46, },
++	{ 1, 0, 0, 2, 1, 46, },
++	{ 0, 0, 0, 2, 2, 46, },
++	{ 2, 0, 0, 2, 2, 46, },
++	{ 1, 0, 0, 2, 2, 46, },
++	{ 0, 0, 0, 2, 3, 46, },
++	{ 2, 0, 0, 2, 3, 46, },
++	{ 1, 0, 0, 2, 3, 46, },
++	{ 0, 0, 0, 2, 4, 46, },
++	{ 2, 0, 0, 2, 4, 46, },
++	{ 1, 0, 0, 2, 4, 46, },
++	{ 0, 0, 0, 2, 5, 46, },
++	{ 2, 0, 0, 2, 5, 46, },
++	{ 1, 0, 0, 2, 5, 46, },
++	{ 0, 0, 0, 2, 6, 46, },
++	{ 2, 0, 0, 2, 6, 46, },
++	{ 1, 0, 0, 2, 6, 46, },
++	{ 0, 0, 0, 2, 7, 46, },
++	{ 2, 0, 0, 2, 7, 46, },
++	{ 1, 0, 0, 2, 7, 46, },
++	{ 0, 0, 0, 2, 8, 46, },
++	{ 2, 0, 0, 2, 8, 46, },
++	{ 1, 0, 0, 2, 8, 46, },
++	{ 0, 0, 0, 2, 9, 46, },
++	{ 2, 0, 0, 2, 9, 46, },
++	{ 1, 0, 0, 2, 9, 46, },
++	{ 0, 0, 0, 2, 10, 46, },
++	{ 2, 0, 0, 2, 10, 46, },
++	{ 1, 0, 0, 2, 10, 46, },
++	{ 0, 0, 0, 2, 11, 46, },
++	{ 2, 0, 0, 2, 11, 46, },
++	{ 1, 0, 0, 2, 11, 46, },
++	{ 0, 0, 0, 2, 12, 63, },
++	{ 2, 0, 0, 2, 12, 46, },
++	{ 1, 0, 0, 2, 12, 46, },
++	{ 0, 0, 0, 2, 13, 63, },
++	{ 2, 0, 0, 2, 13, 46, },
++	{ 1, 0, 0, 2, 13, 46, },
++	{ 0, 0, 0, 2, 14, 63, },
++	{ 2, 0, 0, 2, 14, 63, },
++	{ 1, 0, 0, 2, 14, 46, },
++	{ 0, 0, 0, 3, 1, 46, },
++	{ 2, 0, 0, 3, 1, 46, },
++	{ 1, 0, 0, 3, 1, 46, },
++	{ 0, 0, 0, 3, 2, 46, },
++	{ 2, 0, 0, 3, 2, 46, },
++	{ 1, 0, 0, 3, 2, 46, },
++	{ 0, 0, 0, 3, 3, 46, },
++	{ 2, 0, 0, 3, 3, 46, },
++	{ 1, 0, 0, 3, 3, 46, },
++	{ 0, 0, 0, 3, 4, 46, },
++	{ 2, 0, 0, 3, 4, 46, },
++	{ 1, 0, 0, 3, 4, 46, },
++	{ 0, 0, 0, 3, 5, 46, },
++	{ 2, 0, 0, 3, 5, 46, },
++	{ 1, 0, 0, 3, 5, 46, },
++	{ 0, 0, 0, 3, 6, 46, },
++	{ 2, 0, 0, 3, 6, 46, },
++	{ 1, 0, 0, 3, 6, 46, },
++	{ 0, 0, 0, 3, 7, 46, },
++	{ 2, 0, 0, 3, 7, 46, },
++	{ 1, 0, 0, 3, 7, 46, },
++	{ 0, 0, 0, 3, 8, 46, },
++	{ 2, 0, 0, 3, 8, 46, },
++	{ 1, 0, 0, 3, 8, 46, },
++	{ 0, 0, 0, 3, 9, 46, },
++	{ 2, 0, 0, 3, 9, 46, },
++	{ 1, 0, 0, 3, 9, 46, },
++	{ 0, 0, 0, 3, 10, 46, },
++	{ 2, 0, 0, 3, 10, 46, },
++	{ 1, 0, 0, 3, 10, 46, },
++	{ 0, 0, 0, 3, 11, 46, },
++	{ 2, 0, 0, 3, 11, 46, },
++	{ 1, 0, 0, 3, 11, 46, },
++	{ 0, 0, 0, 3, 12, 63, },
++	{ 2, 0, 0, 3, 12, 46, },
++	{ 1, 0, 0, 3, 12, 46, },
++	{ 0, 0, 0, 3, 13, 63, },
++	{ 2, 0, 0, 3, 13, 46, },
++	{ 1, 0, 0, 3, 13, 46, },
++	{ 0, 0, 0, 3, 14, 63, },
++	{ 2, 0, 0, 3, 14, 63, },
++	{ 1, 0, 0, 3, 14, 46, },
++	{ 0, 0, 0, 6, 1, 46, },
++	{ 2, 0, 0, 6, 1, 46, },
++	{ 1, 0, 0, 6, 1, 46, },
++	{ 0, 0, 0, 6, 2, 46, },
++	{ 2, 0, 0, 6, 2, 46, },
++	{ 1, 0, 0, 6, 2, 46, },
++	{ 0, 0, 0, 6, 3, 46, },
++	{ 2, 0, 0, 6, 3, 46, },
++	{ 1, 0, 0, 6, 3, 46, },
++	{ 0, 0, 0, 6, 4, 46, },
++	{ 2, 0, 0, 6, 4, 46, },
++	{ 1, 0, 0, 6, 4, 46, },
++	{ 0, 0, 0, 6, 5, 46, },
++	{ 2, 0, 0, 6, 5, 46, },
++	{ 1, 0, 0, 6, 5, 46, },
++	{ 0, 0, 0, 6, 6, 46, },
++	{ 2, 0, 0, 6, 6, 46, },
++	{ 1, 0, 0, 6, 6, 46, },
++	{ 0, 0, 0, 6, 7, 46, },
++	{ 2, 0, 0, 6, 7, 46, },
++	{ 1, 0, 0, 6, 7, 46, },
++	{ 0, 0, 0, 6, 8, 46, },
++	{ 2, 0, 0, 6, 8, 46, },
++	{ 1, 0, 0, 6, 8, 46, },
++	{ 0, 0, 0, 6, 9, 46, },
++	{ 2, 0, 0, 6, 9, 46, },
++	{ 1, 0, 0, 6, 9, 46, },
++	{ 0, 0, 0, 6, 10, 46, },
++	{ 2, 0, 0, 6, 10, 46, },
++	{ 1, 0, 0, 6, 10, 46, },
++	{ 0, 0, 0, 6, 11, 46, },
++	{ 2, 0, 0, 6, 11, 46, },
++	{ 1, 0, 0, 6, 11, 46, },
++	{ 0, 0, 0, 6, 12, 63, },
++	{ 2, 0, 0, 6, 12, 46, },
++	{ 1, 0, 0, 6, 12, 46, },
++	{ 0, 0, 0, 6, 13, 63, },
++	{ 2, 0, 0, 6, 13, 46, },
++	{ 1, 0, 0, 6, 13, 46, },
++	{ 0, 0, 0, 6, 14, 63, },
++	{ 2, 0, 0, 6, 14, 63, },
++	{ 1, 0, 0, 6, 14, 46, },
++	{ 0, 0, 0, 7, 1, 46, },
++	{ 2, 0, 0, 7, 1, 46, },
++	{ 1, 0, 0, 7, 1, 46, },
++	{ 0, 0, 0, 7, 2, 46, },
++	{ 2, 0, 0, 7, 2, 46, },
++	{ 1, 0, 0, 7, 2, 46, },
++	{ 0, 0, 0, 7, 3, 46, },
++	{ 2, 0, 0, 7, 3, 46, },
++	{ 1, 0, 0, 7, 3, 46, },
++	{ 0, 0, 0, 7, 4, 46, },
++	{ 2, 0, 0, 7, 4, 46, },
++	{ 1, 0, 0, 7, 4, 46, },
++	{ 0, 0, 0, 7, 5, 46, },
++	{ 2, 0, 0, 7, 5, 46, },
++	{ 1, 0, 0, 7, 5, 46, },
++	{ 0, 0, 0, 7, 6, 46, },
++	{ 2, 0, 0, 7, 6, 46, },
++	{ 1, 0, 0, 7, 6, 46, },
++	{ 0, 0, 0, 7, 7, 46, },
++	{ 2, 0, 0, 7, 7, 46, },
++	{ 1, 0, 0, 7, 7, 46, },
++	{ 0, 0, 0, 7, 8, 46, },
++	{ 2, 0, 0, 7, 8, 46, },
++	{ 1, 0, 0, 7, 8, 46, },
++	{ 0, 0, 0, 7, 9, 46, },
++	{ 2, 0, 0, 7, 9, 46, },
++	{ 1, 0, 0, 7, 9, 46, },
++	{ 0, 0, 0, 7, 10, 46, },
++	{ 2, 0, 0, 7, 10, 46, },
++	{ 1, 0, 0, 7, 10, 46, },
++	{ 0, 0, 0, 7, 11, 46, },
++	{ 2, 0, 0, 7, 11, 46, },
++	{ 1, 0, 0, 7, 11, 46, },
++	{ 0, 0, 0, 7, 12, 63, },
++	{ 2, 0, 0, 7, 12, 46, },
++	{ 1, 0, 0, 7, 12, 46, },
++	{ 0, 0, 0, 7, 13, 63, },
++	{ 2, 0, 0, 7, 13, 46, },
++	{ 1, 0, 0, 7, 13, 46, },
++	{ 0, 0, 0, 7, 14, 63, },
++	{ 2, 0, 0, 7, 14, 63, },
++	{ 1, 0, 0, 7, 14, 46, },
++	{ 0, 0, 1, 2, 1, 63, },
++	{ 2, 0, 1, 2, 1, 63, },
++	{ 1, 0, 1, 2, 1, 63, },
++	{ 0, 0, 1, 2, 2, 63, },
++	{ 2, 0, 1, 2, 2, 63, },
++	{ 1, 0, 1, 2, 2, 63, },
++	{ 0, 0, 1, 2, 3, 30, },
++	{ 2, 0, 1, 2, 3, 34, },
++	{ 1, 0, 1, 2, 3, 34, },
++	{ 0, 0, 1, 2, 4, 34, },
++	{ 2, 0, 1, 2, 4, 34, },
++	{ 1, 0, 1, 2, 4, 34, },
++	{ 0, 0, 1, 2, 5, 34, },
++	{ 2, 0, 1, 2, 5, 34, },
++	{ 1, 0, 1, 2, 5, 34, },
++	{ 0, 0, 1, 2, 6, 34, },
++	{ 2, 0, 1, 2, 6, 34, },
++	{ 1, 0, 1, 2, 6, 34, },
++	{ 0, 0, 1, 2, 7, 34, },
++	{ 2, 0, 1, 2, 7, 34, },
++	{ 1, 0, 1, 2, 7, 34, },
++	{ 0, 0, 1, 2, 8, 34, },
++	{ 2, 0, 1, 2, 8, 34, },
++	{ 1, 0, 1, 2, 8, 34, },
++	{ 0, 0, 1, 2, 9, 34, },
++	{ 2, 0, 1, 2, 9, 34, },
++	{ 1, 0, 1, 2, 9, 34, },
++	{ 0, 0, 1, 2, 10, 34, },
++	{ 2, 0, 1, 2, 10, 34, },
++	{ 1, 0, 1, 2, 10, 34, },
++	{ 0, 0, 1, 2, 11, 28, },
++	{ 2, 0, 1, 2, 11, 34, },
++	{ 1, 0, 1, 2, 11, 34, },
++	{ 0, 0, 1, 2, 12, 63, },
++	{ 2, 0, 1, 2, 12, 34, },
++	{ 1, 0, 1, 2, 12, 34, },
++	{ 0, 0, 1, 2, 13, 63, },
++	{ 2, 0, 1, 2, 13, 34, },
++	{ 1, 0, 1, 2, 13, 34, },
++	{ 0, 0, 1, 2, 14, 63, },
++	{ 2, 0, 1, 2, 14, 63, },
++	{ 1, 0, 1, 2, 14, 63, },
++	{ 0, 0, 1, 3, 1, 63, },
++	{ 2, 0, 1, 3, 1, 63, },
++	{ 1, 0, 1, 3, 1, 63, },
++	{ 0, 0, 1, 3, 2, 63, },
++	{ 2, 0, 1, 3, 2, 63, },
++	{ 1, 0, 1, 3, 2, 63, },
++	{ 0, 0, 1, 3, 3, 30, },
++	{ 2, 0, 1, 3, 3, 34, },
++	{ 1, 0, 1, 3, 3, 34, },
++	{ 0, 0, 1, 3, 4, 34, },
++	{ 2, 0, 1, 3, 4, 34, },
++	{ 1, 0, 1, 3, 4, 34, },
++	{ 0, 0, 1, 3, 5, 34, },
++	{ 2, 0, 1, 3, 5, 34, },
++	{ 1, 0, 1, 3, 5, 34, },
++	{ 0, 0, 1, 3, 6, 34, },
++	{ 2, 0, 1, 3, 6, 34, },
++	{ 1, 0, 1, 3, 6, 34, },
++	{ 0, 0, 1, 3, 7, 34, },
++	{ 2, 0, 1, 3, 7, 34, },
++	{ 1, 0, 1, 3, 7, 34, },
++	{ 0, 0, 1, 3, 8, 34, },
++	{ 2, 0, 1, 3, 8, 34, },
++	{ 1, 0, 1, 3, 8, 34, },
++	{ 0, 0, 1, 3, 9, 34, },
++	{ 2, 0, 1, 3, 9, 34, },
++	{ 1, 0, 1, 3, 9, 34, },
++	{ 0, 0, 1, 3, 10, 34, },
++	{ 2, 0, 1, 3, 10, 34, },
++	{ 1, 0, 1, 3, 10, 34, },
++	{ 0, 0, 1, 3, 11, 28, },
++	{ 2, 0, 1, 3, 11, 34, },
++	{ 1, 0, 1, 3, 11, 34, },
++	{ 0, 0, 1, 3, 12, 63, },
++	{ 2, 0, 1, 3, 12, 34, },
++	{ 1, 0, 1, 3, 12, 34, },
++	{ 0, 0, 1, 3, 13, 63, },
++	{ 2, 0, 1, 3, 13, 34, },
++	{ 1, 0, 1, 3, 13, 34, },
++	{ 0, 0, 1, 3, 14, 63, },
++	{ 2, 0, 1, 3, 14, 63, },
++	{ 1, 0, 1, 3, 14, 63, },
++	{ 0, 0, 1, 6, 1, 63, },
++	{ 2, 0, 1, 6, 1, 63, },
++	{ 1, 0, 1, 6, 1, 63, },
++	{ 0, 0, 1, 6, 2, 63, },
++	{ 2, 0, 1, 6, 2, 63, },
++	{ 1, 0, 1, 6, 2, 63, },
++	{ 0, 0, 1, 6, 3, 30, },
++	{ 2, 0, 1, 6, 3, 34, },
++	{ 1, 0, 1, 6, 3, 34, },
++	{ 0, 0, 1, 6, 4, 34, },
++	{ 2, 0, 1, 6, 4, 34, },
++	{ 1, 0, 1, 6, 4, 34, },
++	{ 0, 0, 1, 6, 5, 34, },
++	{ 2, 0, 1, 6, 5, 34, },
++	{ 1, 0, 1, 6, 5, 34, },
++	{ 0, 0, 1, 6, 6, 34, },
++	{ 2, 0, 1, 6, 6, 34, },
++	{ 1, 0, 1, 6, 6, 34, },
++	{ 0, 0, 1, 6, 7, 34, },
++	{ 2, 0, 1, 6, 7, 34, },
++	{ 1, 0, 1, 6, 7, 34, },
++	{ 0, 0, 1, 6, 8, 34, },
++	{ 2, 0, 1, 6, 8, 34, },
++	{ 1, 0, 1, 6, 8, 34, },
++	{ 0, 0, 1, 6, 9, 34, },
++	{ 2, 0, 1, 6, 9, 34, },
++	{ 1, 0, 1, 6, 9, 34, },
++	{ 0, 0, 1, 6, 10, 34, },
++	{ 2, 0, 1, 6, 10, 34, },
++	{ 1, 0, 1, 6, 10, 34, },
++	{ 0, 0, 1, 6, 11, 28, },
++	{ 2, 0, 1, 6, 11, 34, },
++	{ 1, 0, 1, 6, 11, 34, },
++	{ 0, 0, 1, 6, 12, 63, },
++	{ 2, 0, 1, 6, 12, 34, },
++	{ 1, 0, 1, 6, 12, 34, },
++	{ 0, 0, 1, 6, 13, 63, },
++	{ 2, 0, 1, 6, 13, 34, },
++	{ 1, 0, 1, 6, 13, 34, },
++	{ 0, 0, 1, 6, 14, 63, },
++	{ 2, 0, 1, 6, 14, 63, },
++	{ 1, 0, 1, 6, 14, 63, },
++	{ 0, 0, 1, 7, 1, 63, },
++	{ 2, 0, 1, 7, 1, 63, },
++	{ 1, 0, 1, 7, 1, 63, },
++	{ 0, 0, 1, 7, 2, 63, },
++	{ 2, 0, 1, 7, 2, 63, },
++	{ 1, 0, 1, 7, 2, 63, },
++	{ 0, 0, 1, 7, 3, 30, },
++	{ 2, 0, 1, 7, 3, 34, },
++	{ 1, 0, 1, 7, 3, 34, },
++	{ 0, 0, 1, 7, 4, 34, },
++	{ 2, 0, 1, 7, 4, 34, },
++	{ 1, 0, 1, 7, 4, 34, },
++	{ 0, 0, 1, 7, 5, 34, },
++	{ 2, 0, 1, 7, 5, 34, },
++	{ 1, 0, 1, 7, 5, 34, },
++	{ 0, 0, 1, 7, 6, 34, },
++	{ 2, 0, 1, 7, 6, 34, },
++	{ 1, 0, 1, 7, 6, 34, },
++	{ 0, 0, 1, 7, 7, 34, },
++	{ 2, 0, 1, 7, 7, 34, },
++	{ 1, 0, 1, 7, 7, 34, },
++	{ 0, 0, 1, 7, 8, 34, },
++	{ 2, 0, 1, 7, 8, 34, },
++	{ 1, 0, 1, 7, 8, 34, },
++	{ 0, 0, 1, 7, 9, 34, },
++	{ 2, 0, 1, 7, 9, 34, },
++	{ 1, 0, 1, 7, 9, 34, },
++	{ 0, 0, 1, 7, 10, 34, },
++	{ 2, 0, 1, 7, 10, 34, },
++	{ 1, 0, 1, 7, 10, 34, },
++	{ 0, 0, 1, 7, 11, 28, },
++	{ 2, 0, 1, 7, 11, 34, },
++	{ 1, 0, 1, 7, 11, 34, },
++	{ 0, 0, 1, 7, 12, 63, },
++	{ 2, 0, 1, 7, 12, 34, },
++	{ 1, 0, 1, 7, 12, 34, },
++	{ 0, 0, 1, 7, 13, 63, },
++	{ 2, 0, 1, 7, 13, 34, },
++	{ 1, 0, 1, 7, 13, 34, },
++	{ 0, 0, 1, 7, 14, 63, },
++	{ 2, 0, 1, 7, 14, 63, },
++	{ 1, 0, 1, 7, 14, 63, },
++	{ 0, 1, 0, 1, 36, 46, },
++	{ 2, 1, 0, 1, 36, 46, },
++	{ 1, 1, 0, 1, 36, 46, },
++	{ 0, 1, 0, 1, 40, 46, },
++	{ 2, 1, 0, 1, 40, 46, },
++	{ 1, 1, 0, 1, 40, 46, },
++	{ 0, 1, 0, 1, 44, 46, },
++	{ 2, 1, 0, 1, 44, 46, },
++	{ 1, 1, 0, 1, 44, 46, },
++	{ 0, 1, 0, 1, 48, 46, },
++	{ 2, 1, 0, 1, 48, 46, },
++	{ 1, 1, 0, 1, 48, 46, },
++	{ 0, 1, 0, 1, 52, 46, },
++	{ 2, 1, 0, 1, 52, 46, },
++	{ 1, 1, 0, 1, 52, 46, },
++	{ 0, 1, 0, 1, 56, 46, },
++	{ 2, 1, 0, 1, 56, 46, },
++	{ 1, 1, 0, 1, 56, 46, },
++	{ 0, 1, 0, 1, 60, 46, },
++	{ 2, 1, 0, 1, 60, 46, },
++	{ 1, 1, 0, 1, 60, 46, },
++	{ 0, 1, 0, 1, 64, 46, },
++	{ 2, 1, 0, 1, 64, 46, },
++	{ 1, 1, 0, 1, 64, 46, },
++	{ 0, 1, 0, 1, 100, 46, },
++	{ 2, 1, 0, 1, 100, 46, },
++	{ 1, 1, 0, 1, 100, 46, },
++	{ 0, 1, 0, 1, 104, 46, },
++	{ 2, 1, 0, 1, 104, 46, },
++	{ 1, 1, 0, 1, 104, 46, },
++	{ 0, 1, 0, 1, 108, 46, },
++	{ 2, 1, 0, 1, 108, 46, },
++	{ 1, 1, 0, 1, 108, 46, },
++	{ 0, 1, 0, 1, 112, 46, },
++	{ 2, 1, 0, 1, 112, 46, },
++	{ 1, 1, 0, 1, 112, 46, },
++	{ 0, 1, 0, 1, 116, 46, },
++	{ 2, 1, 0, 1, 116, 46, },
++	{ 1, 1, 0, 1, 116, 46, },
++	{ 0, 1, 0, 1, 120, 46, },
++	{ 2, 1, 0, 1, 120, 46, },
++	{ 1, 1, 0, 1, 120, 46, },
++	{ 0, 1, 0, 1, 124, 46, },
++	{ 2, 1, 0, 1, 124, 46, },
++	{ 1, 1, 0, 1, 124, 46, },
++	{ 0, 1, 0, 1, 128, 46, },
++	{ 2, 1, 0, 1, 128, 46, },
++	{ 1, 1, 0, 1, 128, 46, },
++	{ 0, 1, 0, 1, 132, 46, },
++	{ 2, 1, 0, 1, 132, 46, },
++	{ 1, 1, 0, 1, 132, 46, },
++	{ 0, 1, 0, 1, 136, 46, },
++	{ 2, 1, 0, 1, 136, 46, },
++	{ 1, 1, 0, 1, 136, 46, },
++	{ 0, 1, 0, 1, 140, 46, },
++	{ 2, 1, 0, 1, 140, 46, },
++	{ 1, 1, 0, 1, 140, 46, },
++	{ 0, 1, 0, 1, 149, 46, },
++	{ 2, 1, 0, 1, 149, 46, },
++	{ 1, 1, 0, 1, 149, 63, },
++	{ 0, 1, 0, 1, 153, 46, },
++	{ 2, 1, 0, 1, 153, 46, },
++	{ 1, 1, 0, 1, 153, 63, },
++	{ 0, 1, 0, 1, 157, 46, },
++	{ 2, 1, 0, 1, 157, 46, },
++	{ 1, 1, 0, 1, 157, 63, },
++	{ 0, 1, 0, 1, 161, 46, },
++	{ 2, 1, 0, 1, 161, 46, },
++	{ 1, 1, 0, 1, 161, 63, },
++	{ 0, 1, 0, 1, 165, 46, },
++	{ 2, 1, 0, 1, 165, 46, },
++	{ 1, 1, 0, 1, 165, 63, },
++	{ 0, 1, 0, 2, 36, 46, },
++	{ 2, 1, 0, 2, 36, 46, },
++	{ 1, 1, 0, 2, 36, 46, },
++	{ 0, 1, 0, 2, 40, 46, },
++	{ 2, 1, 0, 2, 40, 46, },
++	{ 1, 1, 0, 2, 40, 46, },
++	{ 0, 1, 0, 2, 44, 46, },
++	{ 2, 1, 0, 2, 44, 46, },
++	{ 1, 1, 0, 2, 44, 46, },
++	{ 0, 1, 0, 2, 48, 46, },
++	{ 2, 1, 0, 2, 48, 46, },
++	{ 1, 1, 0, 2, 48, 46, },
++	{ 0, 1, 0, 2, 52, 46, },
++	{ 2, 1, 0, 2, 52, 46, },
++	{ 1, 1, 0, 2, 52, 46, },
++	{ 0, 1, 0, 2, 56, 46, },
++	{ 2, 1, 0, 2, 56, 46, },
++	{ 1, 1, 0, 2, 56, 46, },
++	{ 0, 1, 0, 2, 60, 46, },
++	{ 2, 1, 0, 2, 60, 46, },
++	{ 1, 1, 0, 2, 60, 46, },
++	{ 0, 1, 0, 2, 64, 46, },
++	{ 2, 1, 0, 2, 64, 46, },
++	{ 1, 1, 0, 2, 64, 46, },
++	{ 0, 1, 0, 2, 100, 46, },
++	{ 2, 1, 0, 2, 100, 46, },
++	{ 1, 1, 0, 2, 100, 46, },
++	{ 0, 1, 0, 2, 104, 46, },
++	{ 2, 1, 0, 2, 104, 46, },
++	{ 1, 1, 0, 2, 104, 46, },
++	{ 0, 1, 0, 2, 108, 46, },
++	{ 2, 1, 0, 2, 108, 46, },
++	{ 1, 1, 0, 2, 108, 46, },
++	{ 0, 1, 0, 2, 112, 46, },
++	{ 2, 1, 0, 2, 112, 46, },
++	{ 1, 1, 0, 2, 112, 46, },
++	{ 0, 1, 0, 2, 116, 46, },
++	{ 2, 1, 0, 2, 116, 46, },
++	{ 1, 1, 0, 2, 116, 46, },
++	{ 0, 1, 0, 2, 120, 46, },
++	{ 2, 1, 0, 2, 120, 46, },
++	{ 1, 1, 0, 2, 120, 46, },
++	{ 0, 1, 0, 2, 124, 46, },
++	{ 2, 1, 0, 2, 124, 46, },
++	{ 1, 1, 0, 2, 124, 46, },
++	{ 0, 1, 0, 2, 128, 46, },
++	{ 2, 1, 0, 2, 128, 46, },
++	{ 1, 1, 0, 2, 128, 46, },
++	{ 0, 1, 0, 2, 132, 46, },
++	{ 2, 1, 0, 2, 132, 46, },
++	{ 1, 1, 0, 2, 132, 46, },
++	{ 0, 1, 0, 2, 136, 46, },
++	{ 2, 1, 0, 2, 136, 46, },
++	{ 1, 1, 0, 2, 136, 46, },
++	{ 0, 1, 0, 2, 140, 46, },
++	{ 2, 1, 0, 2, 140, 46, },
++	{ 1, 1, 0, 2, 140, 46, },
++	{ 0, 1, 0, 2, 149, 46, },
++	{ 2, 1, 0, 2, 149, 46, },
++	{ 1, 1, 0, 2, 149, 63, },
++	{ 0, 1, 0, 2, 153, 46, },
++	{ 2, 1, 0, 2, 153, 46, },
++	{ 1, 1, 0, 2, 153, 63, },
++	{ 0, 1, 0, 2, 157, 46, },
++	{ 2, 1, 0, 2, 157, 46, },
++	{ 1, 1, 0, 2, 157, 63, },
++	{ 0, 1, 0, 2, 161, 46, },
++	{ 2, 1, 0, 2, 161, 46, },
++	{ 1, 1, 0, 2, 161, 63, },
++	{ 0, 1, 0, 2, 165, 46, },
++	{ 2, 1, 0, 2, 165, 46, },
++	{ 1, 1, 0, 2, 165, 63, },
++	{ 0, 1, 0, 3, 36, 46, },
++	{ 2, 1, 0, 3, 36, 46, },
++	{ 1, 1, 0, 3, 36, 46, },
++	{ 0, 1, 0, 3, 40, 46, },
++	{ 2, 1, 0, 3, 40, 46, },
++	{ 1, 1, 0, 3, 40, 46, },
++	{ 0, 1, 0, 3, 44, 46, },
++	{ 2, 1, 0, 3, 44, 46, },
++	{ 1, 1, 0, 3, 44, 46, },
++	{ 0, 1, 0, 3, 48, 46, },
++	{ 2, 1, 0, 3, 48, 46, },
++	{ 1, 1, 0, 3, 48, 46, },
++	{ 0, 1, 0, 3, 52, 46, },
++	{ 2, 1, 0, 3, 52, 46, },
++	{ 1, 1, 0, 3, 52, 46, },
++	{ 0, 1, 0, 3, 56, 46, },
++	{ 2, 1, 0, 3, 56, 46, },
++	{ 1, 1, 0, 3, 56, 46, },
++	{ 0, 1, 0, 3, 60, 46, },
++	{ 2, 1, 0, 3, 60, 46, },
++	{ 1, 1, 0, 3, 60, 46, },
++	{ 0, 1, 0, 3, 64, 46, },
++	{ 2, 1, 0, 3, 64, 46, },
++	{ 1, 1, 0, 3, 64, 46, },
++	{ 0, 1, 0, 3, 100, 46, },
++	{ 2, 1, 0, 3, 100, 46, },
++	{ 1, 1, 0, 3, 100, 46, },
++	{ 0, 1, 0, 3, 104, 46, },
++	{ 2, 1, 0, 3, 104, 46, },
++	{ 1, 1, 0, 3, 104, 46, },
++	{ 0, 1, 0, 3, 108, 46, },
++	{ 2, 1, 0, 3, 108, 46, },
++	{ 1, 1, 0, 3, 108, 46, },
++	{ 0, 1, 0, 3, 112, 46, },
++	{ 2, 1, 0, 3, 112, 46, },
++	{ 1, 1, 0, 3, 112, 46, },
++	{ 0, 1, 0, 3, 116, 46, },
++	{ 2, 1, 0, 3, 116, 46, },
++	{ 1, 1, 0, 3, 116, 46, },
++	{ 0, 1, 0, 3, 120, 46, },
++	{ 2, 1, 0, 3, 120, 46, },
++	{ 1, 1, 0, 3, 120, 46, },
++	{ 0, 1, 0, 3, 124, 46, },
++	{ 2, 1, 0, 3, 124, 46, },
++	{ 1, 1, 0, 3, 124, 46, },
++	{ 0, 1, 0, 3, 128, 46, },
++	{ 2, 1, 0, 3, 128, 46, },
++	{ 1, 1, 0, 3, 128, 46, },
++	{ 0, 1, 0, 3, 132, 46, },
++	{ 2, 1, 0, 3, 132, 46, },
++	{ 1, 1, 0, 3, 132, 46, },
++	{ 0, 1, 0, 3, 136, 46, },
++	{ 2, 1, 0, 3, 136, 46, },
++	{ 1, 1, 0, 3, 136, 46, },
++	{ 0, 1, 0, 3, 140, 46, },
++	{ 2, 1, 0, 3, 140, 46, },
++	{ 1, 1, 0, 3, 140, 46, },
++	{ 0, 1, 0, 3, 149, 46, },
++	{ 2, 1, 0, 3, 149, 46, },
++	{ 1, 1, 0, 3, 149, 63, },
++	{ 0, 1, 0, 3, 153, 46, },
++	{ 2, 1, 0, 3, 153, 46, },
++	{ 1, 1, 0, 3, 153, 63, },
++	{ 0, 1, 0, 3, 157, 46, },
++	{ 2, 1, 0, 3, 157, 46, },
++	{ 1, 1, 0, 3, 157, 63, },
++	{ 0, 1, 0, 3, 161, 46, },
++	{ 2, 1, 0, 3, 161, 46, },
++	{ 1, 1, 0, 3, 161, 63, },
++	{ 0, 1, 0, 3, 165, 46, },
++	{ 2, 1, 0, 3, 165, 46, },
++	{ 1, 1, 0, 3, 165, 63, },
++	{ 0, 1, 0, 6, 36, 46, },
++	{ 2, 1, 0, 6, 36, 46, },
++	{ 1, 1, 0, 6, 36, 46, },
++	{ 0, 1, 0, 6, 40, 46, },
++	{ 2, 1, 0, 6, 40, 46, },
++	{ 1, 1, 0, 6, 40, 46, },
++	{ 0, 1, 0, 6, 44, 46, },
++	{ 2, 1, 0, 6, 44, 46, },
++	{ 1, 1, 0, 6, 44, 46, },
++	{ 0, 1, 0, 6, 48, 46, },
++	{ 2, 1, 0, 6, 48, 46, },
++	{ 1, 1, 0, 6, 48, 46, },
++	{ 0, 1, 0, 6, 52, 46, },
++	{ 2, 1, 0, 6, 52, 46, },
++	{ 1, 1, 0, 6, 52, 46, },
++	{ 0, 1, 0, 6, 56, 46, },
++	{ 2, 1, 0, 6, 56, 46, },
++	{ 1, 1, 0, 6, 56, 46, },
++	{ 0, 1, 0, 6, 60, 46, },
++	{ 2, 1, 0, 6, 60, 46, },
++	{ 1, 1, 0, 6, 60, 46, },
++	{ 0, 1, 0, 6, 64, 46, },
++	{ 2, 1, 0, 6, 64, 46, },
++	{ 1, 1, 0, 6, 64, 46, },
++	{ 0, 1, 0, 6, 100, 46, },
++	{ 2, 1, 0, 6, 100, 46, },
++	{ 1, 1, 0, 6, 100, 46, },
++	{ 0, 1, 0, 6, 104, 46, },
++	{ 2, 1, 0, 6, 104, 46, },
++	{ 1, 1, 0, 6, 104, 46, },
++	{ 0, 1, 0, 6, 108, 46, },
++	{ 2, 1, 0, 6, 108, 46, },
++	{ 1, 1, 0, 6, 108, 46, },
++	{ 0, 1, 0, 6, 112, 46, },
++	{ 2, 1, 0, 6, 112, 46, },
++	{ 1, 1, 0, 6, 112, 46, },
++	{ 0, 1, 0, 6, 116, 46, },
++	{ 2, 1, 0, 6, 116, 46, },
++	{ 1, 1, 0, 6, 116, 46, },
++	{ 0, 1, 0, 6, 120, 46, },
++	{ 2, 1, 0, 6, 120, 46, },
++	{ 1, 1, 0, 6, 120, 46, },
++	{ 0, 1, 0, 6, 124, 46, },
++	{ 2, 1, 0, 6, 124, 46, },
++	{ 1, 1, 0, 6, 124, 46, },
++	{ 0, 1, 0, 6, 128, 46, },
++	{ 2, 1, 0, 6, 128, 46, },
++	{ 1, 1, 0, 6, 128, 46, },
++	{ 0, 1, 0, 6, 132, 46, },
++	{ 2, 1, 0, 6, 132, 46, },
++	{ 1, 1, 0, 6, 132, 46, },
++	{ 0, 1, 0, 6, 136, 46, },
++	{ 2, 1, 0, 6, 136, 46, },
++	{ 1, 1, 0, 6, 136, 46, },
++	{ 0, 1, 0, 6, 140, 46, },
++	{ 2, 1, 0, 6, 140, 46, },
++	{ 1, 1, 0, 6, 140, 46, },
++	{ 0, 1, 0, 6, 149, 46, },
++	{ 2, 1, 0, 6, 149, 46, },
++	{ 1, 1, 0, 6, 149, 63, },
++	{ 0, 1, 0, 6, 153, 46, },
++	{ 2, 1, 0, 6, 153, 46, },
++	{ 1, 1, 0, 6, 153, 63, },
++	{ 0, 1, 0, 6, 157, 46, },
++	{ 2, 1, 0, 6, 157, 46, },
++	{ 1, 1, 0, 6, 157, 63, },
++	{ 0, 1, 0, 6, 161, 46, },
++	{ 2, 1, 0, 6, 161, 46, },
++	{ 1, 1, 0, 6, 161, 63, },
++	{ 0, 1, 0, 6, 165, 46, },
++	{ 2, 1, 0, 6, 165, 46, },
++	{ 1, 1, 0, 6, 165, 63, },
++	{ 0, 1, 0, 7, 36, 46, },
++	{ 2, 1, 0, 7, 36, 46, },
++	{ 1, 1, 0, 7, 36, 46, },
++	{ 0, 1, 0, 7, 40, 46, },
++	{ 2, 1, 0, 7, 40, 46, },
++	{ 1, 1, 0, 7, 40, 46, },
++	{ 0, 1, 0, 7, 44, 46, },
++	{ 2, 1, 0, 7, 44, 46, },
++	{ 1, 1, 0, 7, 44, 46, },
++	{ 0, 1, 0, 7, 48, 46, },
++	{ 2, 1, 0, 7, 48, 46, },
++	{ 1, 1, 0, 7, 48, 46, },
++	{ 0, 1, 0, 7, 52, 46, },
++	{ 2, 1, 0, 7, 52, 46, },
++	{ 1, 1, 0, 7, 52, 46, },
++	{ 0, 1, 0, 7, 56, 46, },
++	{ 2, 1, 0, 7, 56, 46, },
++	{ 1, 1, 0, 7, 56, 46, },
++	{ 0, 1, 0, 7, 60, 46, },
++	{ 2, 1, 0, 7, 60, 46, },
++	{ 1, 1, 0, 7, 60, 46, },
++	{ 0, 1, 0, 7, 64, 46, },
++	{ 2, 1, 0, 7, 64, 46, },
++	{ 1, 1, 0, 7, 64, 46, },
++	{ 0, 1, 0, 7, 100, 46, },
++	{ 2, 1, 0, 7, 100, 46, },
++	{ 1, 1, 0, 7, 100, 46, },
++	{ 0, 1, 0, 7, 104, 46, },
++	{ 2, 1, 0, 7, 104, 46, },
++	{ 1, 1, 0, 7, 104, 46, },
++	{ 0, 1, 0, 7, 108, 46, },
++	{ 2, 1, 0, 7, 108, 46, },
++	{ 1, 1, 0, 7, 108, 46, },
++	{ 0, 1, 0, 7, 112, 46, },
++	{ 2, 1, 0, 7, 112, 46, },
++	{ 1, 1, 0, 7, 112, 46, },
++	{ 0, 1, 0, 7, 116, 46, },
++	{ 2, 1, 0, 7, 116, 46, },
++	{ 1, 1, 0, 7, 116, 46, },
++	{ 0, 1, 0, 7, 120, 46, },
++	{ 2, 1, 0, 7, 120, 46, },
++	{ 1, 1, 0, 7, 120, 46, },
++	{ 0, 1, 0, 7, 124, 46, },
++	{ 2, 1, 0, 7, 124, 46, },
++	{ 1, 1, 0, 7, 124, 46, },
++	{ 0, 1, 0, 7, 128, 46, },
++	{ 2, 1, 0, 7, 128, 46, },
++	{ 1, 1, 0, 7, 128, 46, },
++	{ 0, 1, 0, 7, 132, 46, },
++	{ 2, 1, 0, 7, 132, 46, },
++	{ 1, 1, 0, 7, 132, 46, },
++	{ 0, 1, 0, 7, 136, 46, },
++	{ 2, 1, 0, 7, 136, 46, },
++	{ 1, 1, 0, 7, 136, 46, },
++	{ 0, 1, 0, 7, 140, 46, },
++	{ 2, 1, 0, 7, 140, 46, },
++	{ 1, 1, 0, 7, 140, 46, },
++	{ 0, 1, 0, 7, 149, 46, },
++	{ 2, 1, 0, 7, 149, 46, },
++	{ 1, 1, 0, 7, 149, 63, },
++	{ 0, 1, 0, 7, 153, 46, },
++	{ 2, 1, 0, 7, 153, 46, },
++	{ 1, 1, 0, 7, 153, 63, },
++	{ 0, 1, 0, 7, 157, 46, },
++	{ 2, 1, 0, 7, 157, 46, },
++	{ 1, 1, 0, 7, 157, 63, },
++	{ 0, 1, 0, 7, 161, 46, },
++	{ 2, 1, 0, 7, 161, 46, },
++	{ 1, 1, 0, 7, 161, 63, },
++	{ 0, 1, 0, 7, 165, 46, },
++	{ 2, 1, 0, 7, 165, 46, },
++	{ 1, 1, 0, 7, 165, 63, },
++	{ 0, 1, 1, 2, 38, 46, },
++	{ 2, 1, 1, 2, 38, 46, },
++	{ 1, 1, 1, 2, 38, 46, },
++	{ 0, 1, 1, 2, 46, 46, },
++	{ 2, 1, 1, 2, 46, 46, },
++	{ 1, 1, 1, 2, 46, 46, },
++	{ 0, 1, 1, 2, 54, 46, },
++	{ 2, 1, 1, 2, 54, 46, },
++	{ 1, 1, 1, 2, 54, 46, },
++	{ 0, 1, 1, 2, 62, 46, },
++	{ 2, 1, 1, 2, 62, 46, },
++	{ 1, 1, 1, 2, 62, 46, },
++	{ 0, 1, 1, 2, 102, 46, },
++	{ 2, 1, 1, 2, 102, 46, },
++	{ 1, 1, 1, 2, 102, 46, },
++	{ 0, 1, 1, 2, 110, 46, },
++	{ 2, 1, 1, 2, 110, 46, },
++	{ 1, 1, 1, 2, 110, 46, },
++	{ 0, 1, 1, 2, 118, 46, },
++	{ 2, 1, 1, 2, 118, 46, },
++	{ 1, 1, 1, 2, 118, 46, },
++	{ 0, 1, 1, 2, 126, 46, },
++	{ 2, 1, 1, 2, 126, 46, },
++	{ 1, 1, 1, 2, 126, 46, },
++	{ 0, 1, 1, 2, 134, 46, },
++	{ 2, 1, 1, 2, 134, 46, },
++	{ 1, 1, 1, 2, 134, 46, },
++	{ 0, 1, 1, 2, 151, 46, },
++	{ 2, 1, 1, 2, 151, 46, },
++	{ 1, 1, 1, 2, 151, 63, },
++	{ 0, 1, 1, 2, 159, 46, },
++	{ 2, 1, 1, 2, 159, 46, },
++	{ 1, 1, 1, 2, 159, 63, },
++	{ 0, 1, 1, 3, 38, 46, },
++	{ 2, 1, 1, 3, 38, 46, },
++	{ 1, 1, 1, 3, 38, 46, },
++	{ 0, 1, 1, 3, 46, 46, },
++	{ 2, 1, 1, 3, 46, 46, },
++	{ 1, 1, 1, 3, 46, 46, },
++	{ 0, 1, 1, 3, 54, 46, },
++	{ 2, 1, 1, 3, 54, 46, },
++	{ 1, 1, 1, 3, 54, 46, },
++	{ 0, 1, 1, 3, 62, 46, },
++	{ 2, 1, 1, 3, 62, 46, },
++	{ 1, 1, 1, 3, 62, 46, },
++	{ 0, 1, 1, 3, 102, 46, },
++	{ 2, 1, 1, 3, 102, 46, },
++	{ 1, 1, 1, 3, 102, 46, },
++	{ 0, 1, 1, 3, 110, 46, },
++	{ 2, 1, 1, 3, 110, 46, },
++	{ 1, 1, 1, 3, 110, 46, },
++	{ 0, 1, 1, 3, 118, 46, },
++	{ 2, 1, 1, 3, 118, 46, },
++	{ 1, 1, 1, 3, 118, 46, },
++	{ 0, 1, 1, 3, 126, 46, },
++	{ 2, 1, 1, 3, 126, 46, },
++	{ 1, 1, 1, 3, 126, 46, },
++	{ 0, 1, 1, 3, 134, 46, },
++	{ 2, 1, 1, 3, 134, 46, },
++	{ 1, 1, 1, 3, 134, 46, },
++	{ 0, 1, 1, 3, 151, 46, },
++	{ 2, 1, 1, 3, 151, 46, },
++	{ 1, 1, 1, 3, 151, 63, },
++	{ 0, 1, 1, 3, 159, 46, },
++	{ 2, 1, 1, 3, 159, 46, },
++	{ 1, 1, 1, 3, 159, 63, },
++	{ 0, 1, 1, 6, 38, 46, },
++	{ 2, 1, 1, 6, 38, 46, },
++	{ 1, 1, 1, 6, 38, 46, },
++	{ 0, 1, 1, 6, 46, 46, },
++	{ 2, 1, 1, 6, 46, 46, },
++	{ 1, 1, 1, 6, 46, 46, },
++	{ 0, 1, 1, 6, 54, 46, },
++	{ 2, 1, 1, 6, 54, 46, },
++	{ 1, 1, 1, 6, 54, 46, },
++	{ 0, 1, 1, 6, 62, 46, },
++	{ 2, 1, 1, 6, 62, 46, },
++	{ 1, 1, 1, 6, 62, 46, },
++	{ 0, 1, 1, 6, 102, 46, },
++	{ 2, 1, 1, 6, 102, 46, },
++	{ 1, 1, 1, 6, 102, 46, },
++	{ 0, 1, 1, 6, 110, 46, },
++	{ 2, 1, 1, 6, 110, 46, },
++	{ 1, 1, 1, 6, 110, 46, },
++	{ 0, 1, 1, 6, 118, 46, },
++	{ 2, 1, 1, 6, 118, 46, },
++	{ 1, 1, 1, 6, 118, 46, },
++	{ 0, 1, 1, 6, 126, 46, },
++	{ 2, 1, 1, 6, 126, 46, },
++	{ 1, 1, 1, 6, 126, 46, },
++	{ 0, 1, 1, 6, 134, 46, },
++	{ 2, 1, 1, 6, 134, 46, },
++	{ 1, 1, 1, 6, 134, 46, },
++	{ 0, 1, 1, 6, 151, 46, },
++	{ 2, 1, 1, 6, 151, 46, },
++	{ 1, 1, 1, 6, 151, 63, },
++	{ 0, 1, 1, 6, 159, 46, },
++	{ 2, 1, 1, 6, 159, 46, },
++	{ 1, 1, 1, 6, 159, 63, },
++	{ 0, 1, 1, 7, 38, 46, },
++	{ 2, 1, 1, 7, 38, 46, },
++	{ 1, 1, 1, 7, 38, 46, },
++	{ 0, 1, 1, 7, 46, 46, },
++	{ 2, 1, 1, 7, 46, 46, },
++	{ 1, 1, 1, 7, 46, 46, },
++	{ 0, 1, 1, 7, 54, 46, },
++	{ 2, 1, 1, 7, 54, 46, },
++	{ 1, 1, 1, 7, 54, 46, },
++	{ 0, 1, 1, 7, 62, 46, },
++	{ 2, 1, 1, 7, 62, 46, },
++	{ 1, 1, 1, 7, 62, 46, },
++	{ 0, 1, 1, 7, 102, 46, },
++	{ 2, 1, 1, 7, 102, 46, },
++	{ 1, 1, 1, 7, 102, 46, },
++	{ 0, 1, 1, 7, 110, 46, },
++	{ 2, 1, 1, 7, 110, 46, },
++	{ 1, 1, 1, 7, 110, 46, },
++	{ 0, 1, 1, 7, 118, 46, },
++	{ 2, 1, 1, 7, 118, 46, },
++	{ 1, 1, 1, 7, 118, 46, },
++	{ 0, 1, 1, 7, 126, 46, },
++	{ 2, 1, 1, 7, 126, 46, },
++	{ 1, 1, 1, 7, 126, 46, },
++	{ 0, 1, 1, 7, 134, 46, },
++	{ 2, 1, 1, 7, 134, 46, },
++	{ 1, 1, 1, 7, 134, 46, },
++	{ 0, 1, 1, 7, 151, 46, },
++	{ 2, 1, 1, 7, 151, 46, },
++	{ 1, 1, 1, 7, 151, 63, },
++	{ 0, 1, 1, 7, 159, 46, },
++	{ 2, 1, 1, 7, 159, 46, },
++	{ 1, 1, 1, 7, 159, 63, },
++	{ 0, 1, 2, 4, 42, 46, },
++	{ 2, 1, 2, 4, 42, 46, },
++	{ 1, 1, 2, 4, 42, 46, },
++	{ 0, 1, 2, 4, 58, 46, },
++	{ 2, 1, 2, 4, 58, 46, },
++	{ 1, 1, 2, 4, 58, 46, },
++	{ 0, 1, 2, 4, 106, 46, },
++	{ 2, 1, 2, 4, 106, 46, },
++	{ 1, 1, 2, 4, 106, 46, },
++	{ 0, 1, 2, 4, 122, 46, },
++	{ 2, 1, 2, 4, 122, 46, },
++	{ 1, 1, 2, 4, 122, 46, },
++	{ 0, 1, 2, 4, 155, 46, },
++	{ 2, 1, 2, 4, 155, 46, },
++	{ 1, 1, 2, 4, 155, 63, },
++	{ 0, 1, 2, 5, 42, 46, },
++	{ 2, 1, 2, 5, 42, 46, },
++	{ 1, 1, 2, 5, 42, 46, },
++	{ 0, 1, 2, 5, 58, 46, },
++	{ 2, 1, 2, 5, 58, 46, },
++	{ 1, 1, 2, 5, 58, 46, },
++	{ 0, 1, 2, 5, 106, 46, },
++	{ 2, 1, 2, 5, 106, 46, },
++	{ 1, 1, 2, 5, 106, 46, },
++	{ 0, 1, 2, 5, 122, 46, },
++	{ 2, 1, 2, 5, 122, 46, },
++	{ 1, 1, 2, 5, 122, 46, },
++	{ 0, 1, 2, 5, 155, 46, },
++	{ 2, 1, 2, 5, 155, 46, },
++	{ 1, 1, 2, 5, 155, 63, },
++	{ 0, 1, 2, 8, 42, 46, },
++	{ 2, 1, 2, 8, 42, 46, },
++	{ 1, 1, 2, 8, 42, 46, },
++	{ 0, 1, 2, 8, 58, 46, },
++	{ 2, 1, 2, 8, 58, 46, },
++	{ 1, 1, 2, 8, 58, 46, },
++	{ 0, 1, 2, 8, 106, 46, },
++	{ 2, 1, 2, 8, 106, 46, },
++	{ 1, 1, 2, 8, 106, 46, },
++	{ 0, 1, 2, 8, 122, 46, },
++	{ 2, 1, 2, 8, 122, 46, },
++	{ 1, 1, 2, 8, 122, 46, },
++	{ 0, 1, 2, 8, 155, 46, },
++	{ 2, 1, 2, 8, 155, 46, },
++	{ 1, 1, 2, 8, 155, 63, },
++	{ 0, 1, 2, 9, 42, 46, },
++	{ 2, 1, 2, 9, 42, 46, },
++	{ 1, 1, 2, 9, 42, 46, },
++	{ 0, 1, 2, 9, 58, 46, },
++	{ 2, 1, 2, 9, 58, 46, },
++	{ 1, 1, 2, 9, 58, 46, },
++	{ 0, 1, 2, 9, 106, 46, },
++	{ 2, 1, 2, 9, 106, 46, },
++	{ 1, 1, 2, 9, 106, 46, },
++	{ 0, 1, 2, 9, 122, 46, },
++	{ 2, 1, 2, 9, 122, 46, },
++	{ 1, 1, 2, 9, 122, 46, },
++	{ 0, 1, 2, 9, 155, 46, },
++	{ 2, 1, 2, 9, 155, 46, },
++	{ 1, 1, 2, 9, 155, 63, },
++};
++
++RTW_DECL_TABLE_TXPWR_LMT(rtw8814a_txpwr_lmt_type8);
++
++static const u8
++rtw8814a_pwrtrk_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 7, 7, 8, 9, 9, 10, 11,
++	 11, 12, 13, 13, 14, 15, 15, 16, 17, 17, 18, 19, 19},
++	{0, 1, 1, 2, 2, 3, 4, 4, 5, 6, 6, 7, 7, 8, 9, 9, 10, 10,
++	 11, 12, 12, 13, 13, 14, 15, 15, 16, 17, 17, 18},
++	{0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 12, 12, 13, 14, 14, 15, 16, 16, 17, 17, 18, 19},
++};
++
++static const u8
++rtw8814a_pwrtrk_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 18, 19, 20, 21, 22, 23, 24, 25, 25, 25, 25, 25},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 17, 18, 19, 20, 21, 22, 23, 24, 25, 25, 25, 25},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 17, 18, 19, 20, 21, 22, 23, 24, 25, 25, 25, 25},
++};
++
++static const u8
++rtw8814a_pwrtrk_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 2, 2, 3, 4, 4, 5, 5, 6, 7, 7, 8, 8, 9, 10, 10,
++	 11, 12, 13, 14, 15, 15, 15, 15, 16, 16, 17, 18},
++	{0, 1, 1, 2, 3, 3, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10, 11,
++	 12, 12, 13, 14, 15, 15, 16, 17, 17, 18, 19, 19, 20},
++	{0, 1, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 10, 11, 11,
++	 12, 13, 13, 14, 14, 15, 16, 17, 18, 18, 19, 20, 20},
++};
++
++static const u8
++rtw8814a_pwrtrk_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,
++	 16, 16, 17, 18, 19, 20, 21, 21, 22, 23, 24, 25, 25},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 17, 18, 19, 20, 21, 22, 23, 24, 24, 25, 25, 25},
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,
++	 16, 16, 17, 18, 19, 20, 21, 22, 23, 23, 24, 25, 25},
++};
++
++static const u8
++rtw8814a_pwrtrk_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 2, 2, 3, 4, 4, 5, 5, 6, 7, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 13, 13, 14, 14, 15, 15, 16, 17, 17},
++	{0, 1, 1, 2, 3, 3, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10, 11,
++	 12, 12, 13, 14, 15, 15, 16, 17, 17, 18, 19, 19, 20},
++	{0, 1, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 10, 11, 11,
++	 12, 13, 13, 14, 14, 15, 16, 17, 18, 18, 19, 20, 20},
++};
++
++static const u8
++rtw8814a_pwrtrk_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 3, 4, 5, 6, 7, 8, 8, 9, 10, 11, 12, 13, 14,
++	 15, 15, 16, 17, 18, 18, 19, 20, 21, 22, 23, 23, 24},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 18, 18, 19, 20, 21, 22, 23, 24, 25, 25, 25, 25},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15,
++	 16, 16, 17, 18, 19, 20, 20, 21, 22, 23, 24, 25, 25},
++};
++
++static const u8
++rtw8814a_pwrtrk_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8,
++	 8, 9, 9, 10, 11, 11, 11, 11, 12, 12, 13, 13, 14},
++	{0, 1, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 9, 9, 10, 11, 11,
++	 12, 13, 14, 14, 15, 16, 16, 17, 18, 19, 19, 20, 21},
++	{0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 12, 12, 13, 14, 14, 15, 16, 16, 17, 17, 18, 19},
++};
++
++static const u8
++rtw8814a_pwrtrk_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 2, 3, 4, 5, 6, 7, 7, 8, 9, 10, 11, 12, 12, 13,
++	 14, 15, 16, 16, 17, 18, 19, 20, 21, 21, 22, 23, 24},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 18, 19, 20, 21, 22, 23, 23, 24, 25, 25, 25, 25},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 17, 18, 19, 20, 21, 22, 23, 24, 25, 25, 25, 25},
++};
++
++static const u8 rtw8814a_pwrtrk_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7,
++	 7, 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7,
++	 7, 7, 8, 8, 9, 9, 10, 10, 10, 11, 11, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 12, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7,
++	 7, 8, 8, 8, 9, 9, 10, 10, 11, 11, 11, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 7, 8, 8, 9, 9, 10, 10, 11, 11, 11, 12, 12, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8,
++	 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7,
++	 7, 8, 8, 8, 9, 9, 10, 10, 10, 11, 11, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 6,
++	 7, 7, 8, 8, 8, 9, 9, 10, 10, 10, 11, 11, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 4, 5, 5, 6, 6, 7, 7,
++	 7, 8, 8, 9, 9, 10, 10, 11, 11, 11, 12, 12, 13
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 5, 5, 5, 6,
++	 6, 6, 7, 7, 8, 8, 8, 9, 9, 10, 10, 10, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 3, 4, 4, 5, 5, 6, 6, 6, 7,
++	 7, 8, 8, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 3, 4, 4, 5, 5, 5, 6, 6, 7,
++	 7, 8, 8, 8, 9, 9, 10, 10, 11, 11, 11, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 7,
++	 8, 8, 9, 9, 10, 10, 11, 11, 12, 12, 13, 13, 14
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_2g_cck_a_p,
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type0_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type0_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type0_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type0_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type0_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type0_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_type0_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_type0_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_type0_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_type0_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_type0_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_type0_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_type0_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_type0_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_type0_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_type0_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_type0_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_type0_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_type0_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_type0_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_type0_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_type0_2g_cck_a_p,
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 6, 7, 7, 8, 9, 10, 10, 11, 11, 12, 12,
++	 12, 13, 14, 15, 15, 16, 16, 16, 16, 16, 16, 16, 16},
++	{0, 1, 2, 3, 4, 5, 5, 6, 6, 7, 8, 9, 9, 10, 10, 10, 10,
++	 11, 11, 12, 12, 13, 14, 15, 16, 16, 16, 16, 16, 16},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 9, 10, 10, 11, 11, 11, 12,
++	 12, 13, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 8, 9, 10, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 21, 22, 22, 22, 22, 22, 22},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 9, 10, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 21, 22, 22, 22, 22, 22, 22},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16,
++	 17, 18, 19, 20, 21, 22, 23, 23, 23, 23, 23, 23, 23},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 3, 4, 5, 6, 7, 7, 8, 9, 10, 10, 11, 11, 12,
++	 12, 13, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 9, 10, 10, 11, 11, 12,
++	 13, 13, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 9, 10, 11, 11,
++	 12, 12, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 6, 6, 7, 8, 9, 10, 11, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 21, 21, 21, 21, 21, 21, 21},
++	{0, 1, 2, 3, 4, 5, 6, 6, 7, 8, 8, 9, 10, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 20, 20, 21, 21, 21, 21, 21},
++	{0, 1, 2, 3, 3, 4, 5, 6, 7, 7, 8, 9, 10, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 21, 21, 21, 21, 21, 21, 21},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 2, 3, 4, 5, 6, 7, 8, 9, 10, 10, 10, 11, 12, 13,
++	 13, 13, 14, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 9, 10, 10, 11, 11, 12,
++	 13, 13, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 9, 10, 11, 11,
++	 12, 12, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 11, 12, 13, 14, 15,
++	 16, 17, 18, 19, 20, 21, 21, 21, 21, 21, 21, 21, 21},
++	{0, 0, 1, 2, 3, 4, 5, 6, 6, 7, 8, 9, 10, 10, 11, 12, 13,
++	 14, 15, 16, 17, 18, 19, 20, 20, 20, 20, 20, 20, 20},
++	{0, 1, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 11, 12, 13, 14,
++	 15, 16, 17, 18, 19, 20, 21, 21, 21, 21, 21, 21, 21},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 7, 8, 9, 10, 10, 11, 11, 11,
++	 12, 13, 13, 13, 13, 14, 15, 15, 15, 15, 15, 15, 15},
++	{0, 1, 2, 3, 3, 4, 5, 6, 7, 8, 8, 9, 10, 10, 11, 12, 12,
++	 12, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 9, 10, 11, 11, 11, 12,
++	 12, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++};
++
++static const u8
++rtw8814a_pwrtrk_type2_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 10, 10, 11, 12, 13, 14,
++	 15, 15, 16, 17, 18, 18, 19, 19, 20, 20, 20, 20, 20},
++	{0, 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 10, 11, 12, 13, 14,
++	 15, 16, 16, 17, 18, 19, 20, 20, 20, 20, 20, 20, 20},
++	{0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 11, 12, 13, 14, 15,
++	 15, 16, 17, 18, 19, 19, 20, 20, 20, 20, 20, 20, 20},
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, 5,
++	 6, 6, 7, 8, 9, 10, 11, 11, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 6, 6, 7, 7, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 5, 6, 6, 6, 7, 7, 8, 8, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 4, 4, 4, 5, 5, 6, 7, 8, 8, 9, 10, 10,
++	 11, 12, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 5, 5, 6, 6, 7, 7, 8, 8, 8,
++	 9, 9, 10, 10, 11, 11, 12, 12, 12, 13, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 2, 2, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 9, 9, 9,
++	 10, 11, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, 8, 9, 10,
++	 11, 12, 12, 13, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 7, 8,
++	 9, 9, 9, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 10, 11, 12, 12, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 2, 2, 3, 4, 5, 5, 6, 6, 6, 6, 7, 8, 9, 9, 10,
++	 10, 11, 11, 11, 12, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 5, 5, 6, 7, 7, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 2, 3, 3, 4, 5, 6, 6, 7, 7, 8, 8, 9, 10,
++	 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 6, 7, 8, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 4, 4, 5, 5, 6, 6, 7, 8, 9, 9, 9, 9,
++	 10, 10, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type2_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 0, 1, 2, 2, 3, 3, 4, 5, 5, 6, 7, 8, 9, 9, 10, 10,
++	 11, 11, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type2_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type2_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type2_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type2_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_type2_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_type2_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_type2_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_type2_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_type2_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_type2_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_type2_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_type2_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_type2_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_type2_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_type2_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_type2_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_type2_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_type2_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_type2_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_type2_2g_cck_a_p,
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 3, 3, 3, 4, 6, 6, 7, 7, 8, 9, 10, 11, 12, 13, 13, 14,
++	 14, 14, 14, 14, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 4, 5, 6, 7, 7, 8, 7, 8, 10, 11, 12, 12, 13, 13, 14, 14,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 5, 5, 6, 7, 8, 9, 9, 10, 11, 12, 13, 13, 14, 15, 15, 16,
++	 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16, 16},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 0, 1, 2, 2, 3, 4, 5, 5, 6, 7, 9, 10, 10, 11, 12,
++	 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 0, 0, 1, 1, 1, 2, 3, 4, 5, 6, 7, 8, 8, 9, 11, 12,
++	 12, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 0, 1, 1, 2, 2, 3, 5, 7, 8, 9, 10, 11, 12, 13, 13,
++	 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 2, 3, 3, 4, 6, 7, 7, 8, 9, 9, 9, 10, 10, 10,
++	 10, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12},
++	{0, 1, 2, 3, 3, 7, 7, 8, 8, 9, 11, 12, 12, 13, 14, 14, 15,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 0, 1, 2, 3, 4, 5, 7, 8, 8, 10, 11, 12, 12, 13, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 0, 1, 1, 2, 2, 3, 4, 5, 6, 6, 7, 8, 9, 11, 11,
++	 11, 11, 11, 11, 12, 12, 12, 12, 12, 13, 13, 13, 13},
++	{0, 0, 1, 2, 3, 3, 5, 5, 6, 8, 8, 9, 10, 11, 13, 13, 13,
++	 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 4, 4, 5, 7, 8, 9, 9, 10, 11, 12, 12, 12,
++	 12, 13, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 2, 2, 2, 3, 4, 5, 6, 7, 9, 10, 10, 10, 10, 10,
++	 10, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12},
++	{0, 1, 2, 3, 3, 7, 7, 8, 8, 9, 11, 12, 12, 13, 14, 14, 15,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 0, 1, 2, 3, 4, 5, 7, 8, 8, 10, 11, 12, 12, 13, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 1, 2, 2, 4, 5, 6, 6, 7, 8, 9, 10, 11, 11, 11,
++	 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 0, 2, 3, 4, 5, 6, 8, 8, 9, 9, 11, 12, 13, 13, 13,
++	 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 0, 1, 2, 3, 3, 4, 6, 7, 8, 9, 10, 11, 12, 12, 12,
++	 12, 13, 13, 13, 13, 13, 13, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 0, 1, 2, 3, 3, 3, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 10, 11, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12},
++	{0, 2, 3, 4, 5, 7, 7, 8, 9, 10, 12, 13, 14, 15, 16, 17, 17,
++	 17, 17, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18},
++	{0, 1, 2, 3, 3, 4, 6, 7, 8, 8, 10, 11, 11, 12, 13, 13, 13,
++	 13, 13, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type5_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 1, 3, 3, 3, 5, 5, 6, 6, 8, 8, 9, 10, 11, 11, 11,
++	 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 8, 8, 9, 11, 12, 13, 14, 15,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 0, 1, 3, 3, 4, 5, 5, 6, 7, 7, 8, 10, 10, 11, 11, 11,
++	 11, 12, 12, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13},
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 4, 5, 6, 6, 7, 7, 7, 8, 9, 9, 9,
++	 9, 9, 10, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 2, 3, 4, 4, 5, 6, 6, 7, 7, 8, 8,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 10, 10, 10, 10, 10
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10, 10,
++	 10, 10, 10, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 8, 8, 9, 9, 9,
++	 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 4, 5, 6, 6, 7, 7, 8, 9, 10, 10, 10,
++	 10, 10, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 8, 9, 9, 9, 9,
++	 9, 9, 10, 10, 10, 10, 10, 11, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 5, 5, 6, 7, 7, 8, 8, 9, 10, 10, 10,
++	 10, 11, 11, 11, 11, 111, 12, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 6, 7, 8, 8, 9, 9, 9,
++	 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 5, 5, 6, 7, 7, 8, 8, 8, 9, 9, 9, 9,
++	 10, 10, 10, 10, 10, 11, 11, 10, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 7, 7, 8, 8, 8,
++	 9, 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 8, 8, 9, 10, 10, 10,
++	 10, 11, 11, 11, 11, 11, 11, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 7, 7, 8, 8, 8,
++	 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 2, 3, 4, 4, 5, 6, 6, 6, 7, 7, 8, 8, 9, 10, 10, 10,
++	 10, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 7, 7, 8, 8, 8,
++	 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 5, 5, 6, 7, 7, 8, 8, 9, 9, 9, 9, 10,
++	 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
++};
++
++static const u8 rtw8814a_pwrtrk_type5_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 1, 1, 2, 2, 2, 3, 4, 4, 5, 6, 7, 8, 8, 9, 9, 9,
++	 9, 9, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type5_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type5_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type5_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type5_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_type5_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_type5_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_type5_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_type5_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_type5_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_type5_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_type5_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_type5_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_type5_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_type5_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_type5_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_type5_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_type5_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_type5_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_type5_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_type5_2g_cck_a_p,
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++	{0, 0, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 8,
++	 8, 9, 9, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10},
++};
++
++static const u8
++rtw8814a_pwrtrk_type7_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 0, 1, 1, 2, 3, 3, 4, 5, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 11, 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 5, 6, 7, 7,
++	 7, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++static const u8 rtw8814a_pwrtrk_type7_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 5, 6, 6, 7, 7,
++	 8, 8, 8, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9, 9
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type7_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type7_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type7_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type7_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_type7_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_type7_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_type7_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_type7_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_type7_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_type7_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_type7_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_type7_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_type7_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_type7_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_type7_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_type7_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_type7_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_type7_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_type7_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_type7_2g_cck_a_p,
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gd_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 4, 6, 7, 7, 8, 8, 9, 10, 10, 11, 11, 12,
++	 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 4, 6, 7, 7, 8, 9, 9, 10, 10, 11, 11, 12,
++	 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 4, 5, 6, 6, 7, 7, 8, 8, 8, 9, 10, 10,
++	 10, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11, 11},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gd_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 4, 4, 5, 6, 7, 8, 9, 10, 11, 12, 14, 14,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 0, 1, 2, 3, 5, 5, 6, 6, 7, 8, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 4, 5, 6, 6, 7, 8, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gc_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 4, 4, 5, 6, 7, 7, 8, 8, 9, 9, 10, 11, 11, 12,
++	 12, 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 5, 6, 7, 7, 8, 9, 9, 10, 10, 10, 11, 11,
++	 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 8, 9, 10, 10, 11, 11,
++	 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gc_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 4, 4, 5, 6, 7, 7, 8, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 3, 4, 4, 5, 6, 7, 7, 8, 10, 11, 12, 13, 14,
++	 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15},
++	{0, 0, 1, 2, 4, 5, 5, 6, 6, 7, 7, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gb_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 8, 9, 9, 10, 11, 11,
++	 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 1, 2, 3, 4, 5, 6, 7, 7, 8, 9, 9, 10, 10, 10, 11, 11,
++	 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 8, 9, 10, 10, 11, 11,
++	 11, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5gb_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 3, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 10, 11, 11, 13, 13,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 4, 4, 5, 6, 7, 8, 10, 10, 11, 13, 13,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5ga_n[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 1, 2, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 9, 10, 11, 11,
++	 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12, 12},
++	{0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 9, 10, 10, 10, 11, 11,
++	 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++	{0, 1, 2, 3, 4, 4, 5, 6, 7, 7, 8, 9, 10, 10, 10, 11, 12,
++	 12, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13, 13},
++};
++
++static const u8
++rtw8814a_pwrtrk_type8_5ga_p[RTW_PWR_TRK_5G_NUM][RTW_PWR_TRK_TBL_SZ] = {
++	{0, 0, 1, 2, 3, 3, 4, 5, 6, 7, 7, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 4, 5, 5, 6, 7, 8, 9, 10, 11, 12, 13, 13,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++	{0, 0, 1, 2, 3, 3, 4, 4, 6, 7, 7, 9, 10, 11, 12, 13, 14,
++	 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14},
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gd_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 1, 2, 2, 2, 3, 3, 3, 4, 4, 4, 5, 5, 5,
++	 6, 6, 7, 8, 9, 10, 11, 11, 11, 11, 11, 11, 11
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gd_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 6, 6, 7, 7, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gc_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 5, 6, 6, 6, 7, 7, 8, 8, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gc_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 4, 4, 4, 5, 5, 6, 7, 8, 8, 9, 10, 10,
++	 11, 12, 13, 13, 14, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gb_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 5, 5, 6, 6, 7, 7, 8, 8, 8,
++	 9, 9, 10, 10, 11, 11, 12, 12, 12, 13, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2gb_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 3, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2ga_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 2, 2, 3, 4, 4, 5, 5, 6, 6, 7, 7, 8, 9, 9, 9,
++	 10, 11, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2ga_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 4, 4, 4, 5, 6, 6, 7, 7, 8, 8, 9, 10,
++	 11, 12, 12, 13, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_d_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 3, 3, 3, 4, 4, 4, 5, 5, 5, 6, 6, 7, 8,
++	 9, 9, 9, 9, 9, 9, 10, 10, 11, 11, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_d_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 6, 6, 7, 8, 8, 9, 10, 10,
++	 10, 11, 12, 12, 13, 14, 14, 14, 14, 14, 14, 14
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_c_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 2, 2, 3, 4, 5, 5, 6, 6, 6, 6, 7, 8, 9, 9, 10,
++	 10, 11, 11, 11, 12, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_c_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 0, 1, 1, 2, 2, 3, 3, 4, 5, 5, 6, 7, 7, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_b_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 2, 2, 2, 3, 3, 4, 5, 6, 6, 7, 7, 8, 8, 9, 10,
++	 10, 10, 11, 11, 12, 12, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_b_p[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 1, 1, 2, 3, 3, 4, 4, 5, 5, 6, 7, 8, 8, 9, 9, 10,
++	 10, 11, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_a_n[RTW_PWR_TRK_TBL_SZ] = {
++	0, 1, 2, 2, 3, 4, 4, 4, 5, 5, 6, 6, 7, 8, 9, 9, 9, 9,
++	 10, 10, 11, 11, 11, 12, 12, 12, 12, 12, 12, 12
++};
++
++static const u8 rtw8814a_pwrtrk_type8_2g_cck_a_p[RTW_PWR_TRK_TBL_SZ] = {
++	 0, 0, 1, 2, 2, 3, 3, 4, 5, 5, 6, 7, 8, 9, 9, 10, 10,
++	 11, 11, 12, 12, 12, 13, 13, 13, 13, 13, 13, 13, 13
++};
++
++const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type8_tbl = {
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gd_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gd_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gd_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gd_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gd_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gd_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gd_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gc_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gc_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gc_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gc_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gc_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gc_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gc_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gb_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gb_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gb_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5gb_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5gb_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5gb_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5gb_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5ga_n[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5ga_n[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_n[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5ga_n[RTW_PWR_TRK_5G_3],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_1] = rtw8814a_pwrtrk_type8_5ga_p[RTW_PWR_TRK_5G_1],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_2] = rtw8814a_pwrtrk_type8_5ga_p[RTW_PWR_TRK_5G_2],
++	.pwrtrk_5ga_p[RTW_PWR_TRK_5G_3] = rtw8814a_pwrtrk_type8_5ga_p[RTW_PWR_TRK_5G_3],
++	.pwrtrk_2gd_n = rtw8814a_pwrtrk_type8_2gd_n,
++	.pwrtrk_2gd_p = rtw8814a_pwrtrk_type8_2gd_p,
++	.pwrtrk_2gc_n = rtw8814a_pwrtrk_type8_2gc_n,
++	.pwrtrk_2gc_p = rtw8814a_pwrtrk_type8_2gc_p,
++	.pwrtrk_2gb_n = rtw8814a_pwrtrk_type8_2gb_n,
++	.pwrtrk_2gb_p = rtw8814a_pwrtrk_type8_2gb_p,
++	.pwrtrk_2ga_n = rtw8814a_pwrtrk_type8_2ga_n,
++	.pwrtrk_2ga_p = rtw8814a_pwrtrk_type8_2ga_p,
++	.pwrtrk_2g_cckd_n = rtw8814a_pwrtrk_type8_2g_cck_d_n,
++	.pwrtrk_2g_cckd_p = rtw8814a_pwrtrk_type8_2g_cck_d_p,
++	.pwrtrk_2g_cckc_n = rtw8814a_pwrtrk_type8_2g_cck_c_n,
++	.pwrtrk_2g_cckc_p = rtw8814a_pwrtrk_type8_2g_cck_c_p,
++	.pwrtrk_2g_cckb_n = rtw8814a_pwrtrk_type8_2g_cck_b_n,
++	.pwrtrk_2g_cckb_p = rtw8814a_pwrtrk_type8_2g_cck_b_p,
++	.pwrtrk_2g_ccka_n = rtw8814a_pwrtrk_type8_2g_cck_a_n,
++	.pwrtrk_2g_ccka_p = rtw8814a_pwrtrk_type8_2g_cck_a_p,
++};
++
++static const struct rtw_pwr_seq_cmd init_power_on_8814a[] = {
++	{0x10c2,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), BIT(1)},
++	{0xFFFF,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 0,
++	 RTW_PWR_CMD_END, 0, 0},
++};
++
++static const struct rtw_pwr_seq_cmd trans_carddis_to_cardemu_8814a[] = {
++	{0x0012,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(6), BIT(6)},
++	{0x0015,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(5), 0},
++	{0x0015,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(6), 0},
++	{0x0023,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(4), 0},
++	{0x0046,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x00},
++	{0x0062,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x00},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_PCI_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(2), 0},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(3), 0},
++	{0x0301,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_PCI_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0},
++	{0x0071,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_PCI_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(2), 0},
++	{0xFFFF,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 0,
++	 RTW_PWR_CMD_END, 0, 0},
++};
++
++static const struct rtw_pwr_seq_cmd trans_cardemu_to_act_8814a[] = {
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(2), 0},
++	{0x0006,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_POLLING, BIT(1), BIT(1)},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(3), 0},
++	{0x00F0,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(7), 0},
++	{0x0081,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0x30, 0x20},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(0), BIT(0)},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_POLLING, BIT(0), 0},
++	{0xFFFF,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 0,
++	 RTW_PWR_CMD_END, 0, 0},
++};
++
++static const struct rtw_pwr_seq_cmd trans_act_to_cardemu_8814a[] = {
++	{0x0c00,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x04},
++	{0x0e00,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x04},
++	{0x1002,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(0), 0},
++	{0x0002,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_DELAY, 1, RTW_PWR_DELAY_US},
++	{0x1002,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_PCI_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x001F,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0},
++	{0x0007,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x28},
++	{0x0008,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0x02, 0},
++	{0x0066,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(7), 0},
++	{0x0041,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(4), 0},
++	{0x0042,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x004e,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(5), BIT(5)},
++	{0x0041,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_USB_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(0), 0},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), BIT(1)},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_POLLING, BIT(1), 0},
++	{0xFFFF,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 0,
++	 RTW_PWR_CMD_END, 0, 0},
++};
++
++static const struct rtw_pwr_seq_cmd trans_cardemu_to_carddis_8814a[] = {
++	{0x0003,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(2), 0},
++	{0x0080,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x01},
++	{0x0081,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x30},
++	{0x0045,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x00},
++	{0x0046,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0xff},
++	{0x0047,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0},
++	{0x0015,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(6), BIT(6)},
++	{0x0015,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(5), BIT(5)},
++	{0x0012,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(6), 0},
++	{0x0023,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(4), BIT(4)},
++	{0x0008,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x0007,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xFF, 0x20},
++	{0x001f,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x0020,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x0021,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x0076,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(1), 0},
++	{0x0091,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, 0xA0, 0xA0},
++	{0x0070,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(3), BIT(3)},
++	{0x0005,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 RTW_PWR_ADDR_MAC,
++	 RTW_PWR_CMD_WRITE, BIT(3), BIT(3)},
++	{0xFFFF,
++	 RTW_PWR_CUT_ALL_MSK,
++	 RTW_PWR_INTF_ALL_MSK,
++	 0,
++	 RTW_PWR_CMD_END, 0, 0},
++};
++
++const struct rtw_pwr_seq_cmd * const card_enable_flow_8814a[] = {
++	init_power_on_8814a,
++	trans_carddis_to_cardemu_8814a,
++	trans_cardemu_to_act_8814a,
++	NULL
++};
++
++const struct rtw_pwr_seq_cmd * const card_disable_flow_8814a[] = {
++	trans_act_to_cardemu_8814a,
++	trans_cardemu_to_carddis_8814a,
++	NULL
++};
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a_table.h
+@@ -0,0 +1,40 @@
++/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#ifndef __RTW8814A_TABLE_H__
++#define __RTW8814A_TABLE_H__
++
++extern const struct rtw_table rtw8814a_mac_tbl;
++extern const struct rtw_table rtw8814a_agc_tbl;
++extern const struct rtw_table rtw8814a_bb_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type0_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type2_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type3_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type4_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type5_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type7_tbl;
++extern const struct rtw_table rtw8814a_bb_pg_type8_tbl;
++extern const struct rtw_table rtw8814a_rf_a_tbl;
++extern const struct rtw_table rtw8814a_rf_b_tbl;
++extern const struct rtw_table rtw8814a_rf_c_tbl;
++extern const struct rtw_table rtw8814a_rf_d_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type0_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type1_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type2_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type3_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type5_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type7_tbl;
++extern const struct rtw_table rtw8814a_txpwr_lmt_type8_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type0_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type2_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type5_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type7_tbl;
++extern const struct rtw_pwr_track_tbl rtw8814a_rtw_pwrtrk_type8_tbl;
++extern const struct rtw_pwr_seq_cmd * const card_disable_flow_8814a[];
++extern const struct rtw_pwr_seq_cmd * const card_enable_flow_8814a[];
++
++#endif
diff --git a/package/kernel/mac80211/patches/rtl/088-v6.15-wifi-rtw88-Add-rtw8814a.-c-h.patch b/package/kernel/mac80211/patches/rtl/088-v6.15-wifi-rtw88-Add-rtw8814a.-c-h.patch
new file mode 100644
index 0000000000..3d8ccd8d28
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/088-v6.15-wifi-rtw88-Add-rtw8814a.-c-h.patch
@@ -0,0 +1,2343 @@
+From 1a75457846424b77978d0ba1feb836913ed60637 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:24:40 +0200
+Subject: [PATCH] wifi: rtw88: Add rtw8814a.{c,h}
+
+These contain all the logic for the RTL8814A chip.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/5d3b8c03-63c1-4f20-860a-89d424badad8@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8814a.c | 2257 +++++++++++++++++
+ drivers/net/wireless/realtek/rtw88/rtw8814a.h |   62 +
+ 2 files changed, 2319 insertions(+)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814a.c
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814a.h
+
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a.c
+@@ -0,0 +1,2257 @@
++// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#include <linux/usb.h>
++#include "main.h"
++#include "coex.h"
++#include "tx.h"
++#include "phy.h"
++#include "rtw8814a.h"
++#include "rtw8814a_table.h"
++#include "rtw88xxa.h"
++#include "reg.h"
++#include "debug.h"
++#include "efuse.h"
++#include "regd.h"
++#include "usb.h"
++
++static void rtw8814a_efuse_grant(struct rtw_dev *rtwdev, bool on)
++{
++	if (on) {
++		rtw_write8(rtwdev, REG_EFUSE_ACCESS, EFUSE_ACCESS_ON);
++
++		rtw_write16_set(rtwdev, REG_SYS_FUNC_EN, BIT_FEN_ELDR);
++		rtw_write16_set(rtwdev, REG_SYS_CLKR,
++				BIT_LOADER_CLK_EN | BIT_ANA8M);
++	} else {
++		rtw_write8(rtwdev, REG_EFUSE_ACCESS, EFUSE_ACCESS_OFF);
++	}
++}
++
++static void rtw8814a_read_rfe_type(struct rtw_dev *rtwdev)
++{
++	struct rtw_efuse *efuse = &rtwdev->efuse;
++
++	if (!(efuse->rfe_option & BIT(7)))
++		return;
++
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE)
++		efuse->rfe_option = 0;
++	else if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB)
++		efuse->rfe_option = 1;
++}
++
++static void rtw8814a_read_amplifier_type(struct rtw_dev *rtwdev)
++{
++	struct rtw_efuse *efuse = &rtwdev->efuse;
++
++	switch (efuse->rfe_option) {
++	case 1:
++		/* Internal 2G */
++		efuse->pa_type_2g = 0;
++		efuse->lna_type_2g = 0;
++		/* External 5G */
++		efuse->pa_type_5g = BIT(0);
++		efuse->lna_type_5g = BIT(3);
++		break;
++	case 2 ... 5:
++		/* External everything */
++		efuse->pa_type_2g = BIT(4);
++		efuse->lna_type_2g = BIT(3);
++		efuse->pa_type_5g = BIT(0);
++		efuse->lna_type_5g = BIT(3);
++		break;
++	case 6:
++		efuse->lna_type_5g = BIT(3);
++		break;
++	default:
++		break;
++	}
++}
++
++static void rtw8814a_read_rf_type(struct rtw_dev *rtwdev,
++				  struct rtw8814a_efuse *map)
++{
++	struct rtw_usb *rtwusb = rtw_get_usb_priv(rtwdev);
++	struct rtw_hal *hal = &rtwdev->hal;
++
++	switch (map->trx_antenna_option) {
++	case 0xff: /* 4T4R */
++	case 0xee: /* 3T3R */
++		if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB &&
++		    rtwusb->udev->speed != USB_SPEED_SUPER)
++			hal->rf_type = RF_2T2R;
++		else
++			hal->rf_type = RF_3T3R;
++
++		break;
++	case 0x66: /* 2T2R */
++	case 0x6f: /* 2T4R */
++	default:
++		hal->rf_type = RF_2T2R;
++		break;
++	}
++
++	hal->rf_path_num = 4;
++	hal->rf_phy_num = 4;
++
++	if (hal->rf_type == RF_3T3R) {
++		hal->antenna_rx = BB_PATH_ABC;
++		hal->antenna_tx = BB_PATH_ABC;
++	} else {
++		hal->antenna_rx = BB_PATH_AB;
++		hal->antenna_tx = BB_PATH_AB;
++	}
++}
++
++static void rtw8814a_init_hwcap(struct rtw_dev *rtwdev)
++{
++	struct rtw_efuse *efuse = &rtwdev->efuse;
++	struct rtw_hal *hal = &rtwdev->hal;
++
++	efuse->hw_cap.bw = BIT(RTW_CHANNEL_WIDTH_20) |
++			   BIT(RTW_CHANNEL_WIDTH_40) |
++			   BIT(RTW_CHANNEL_WIDTH_80);
++	efuse->hw_cap.ptcl = EFUSE_HW_CAP_PTCL_VHT;
++
++	if (hal->rf_type == RF_3T3R)
++		efuse->hw_cap.nss = 3;
++	else
++		efuse->hw_cap.nss = 2;
++
++	rtw_dbg(rtwdev, RTW_DBG_EFUSE,
++		"hw cap: hci=0x%02x, bw=0x%02x, ptcl=0x%02x, ant_num=%d, nss=%d\n",
++		efuse->hw_cap.hci, efuse->hw_cap.bw, efuse->hw_cap.ptcl,
++		efuse->hw_cap.ant_num, efuse->hw_cap.nss);
++}
++
++static int rtw8814a_read_efuse(struct rtw_dev *rtwdev, u8 *log_map)
++{
++	struct rtw_efuse *efuse = &rtwdev->efuse;
++	struct rtw8814a_efuse *map;
++	int i;
++
++	if (rtw_dbg_is_enabled(rtwdev, RTW_DBG_EFUSE))
++		print_hex_dump(KERN_INFO, "", DUMP_PREFIX_OFFSET, 16, 1,
++			       log_map, rtwdev->chip->log_efuse_size, true);
++
++	map = (struct rtw8814a_efuse *)log_map;
++
++	efuse->usb_mode_switch = u8_get_bits(map->usb_mode, BIT(4));
++	efuse->rfe_option = map->rfe_option;
++	efuse->rf_board_option = map->rf_board_option;
++	efuse->crystal_cap = map->xtal_k;
++	efuse->channel_plan = map->channel_plan;
++	efuse->country_code[0] = map->country_code[0];
++	efuse->country_code[1] = map->country_code[1];
++	efuse->bt_setting = map->rf_bt_setting;
++	efuse->regd = map->rf_board_option & 0x7;
++	efuse->thermal_meter[RF_PATH_A] = map->thermal_meter;
++	efuse->thermal_meter_k = map->thermal_meter;
++	efuse->tx_bb_swing_setting_2g = map->tx_bb_swing_setting_2g;
++	efuse->tx_bb_swing_setting_5g = map->tx_bb_swing_setting_5g;
++
++	rtw8814a_read_rfe_type(rtwdev);
++	rtw8814a_read_amplifier_type(rtwdev);
++
++	/* Override rtw_chip_parameter_setup() */
++	rtw8814a_read_rf_type(rtwdev, map);
++
++	rtw8814a_init_hwcap(rtwdev);
++
++	for (i = 0; i < 4; i++)
++		efuse->txpwr_idx_table[i] = map->txpwr_idx_table[i];
++
++	switch (rtw_hci_type(rtwdev)) {
++	case RTW_HCI_TYPE_USB:
++		ether_addr_copy(efuse->addr, map->u.mac_addr);
++		break;
++	case RTW_HCI_TYPE_PCIE:
++		ether_addr_copy(efuse->addr, map->e.mac_addr);
++		break;
++	case RTW_HCI_TYPE_SDIO:
++	default:
++		/* unsupported now */
++		return -EOPNOTSUPP;
++	}
++
++	return 0;
++}
++
++static void rtw8814a_init_rfe_reg(struct rtw_dev *rtwdev)
++{
++	u8 rfe_option = rtwdev->efuse.rfe_option;
++
++	if (rfe_option == 2 || rfe_option == 1) {
++		rtw_write32_mask(rtwdev, 0x1994, 0xf, 0xf);
++		rtw_write8_set(rtwdev, REG_GPIO_MUXCFG + 2, 0xf0);
++	} else if (rfe_option == 0) {
++		rtw_write32_mask(rtwdev, 0x1994, 0xf, 0xf);
++		rtw_write8_set(rtwdev, REG_GPIO_MUXCFG + 2, 0xc0);
++	}
++}
++
++#define RTW_TXSCALE_SIZE 37
++static const u32 rtw8814a_txscale_tbl[RTW_TXSCALE_SIZE] = {
++	0x081, 0x088, 0x090, 0x099, 0x0a2, 0x0ac, 0x0b6, 0x0c0, 0x0cc, 0x0d8,
++	0x0e5, 0x0f2, 0x101, 0x110, 0x120, 0x131, 0x143, 0x156, 0x16a, 0x180,
++	0x197, 0x1af, 0x1c8, 0x1e3, 0x200, 0x21e, 0x23e, 0x261, 0x285, 0x2ab,
++	0x2d3, 0x2fe, 0x32b, 0x35c, 0x38e, 0x3c4, 0x3fe
++};
++
++static u32 rtw8814a_get_bb_swing(struct rtw_dev *rtwdev, u8 band, u8 rf_path)
++{
++	static const u32 swing2setting[4] = {0x200, 0x16a, 0x101, 0x0b6};
++	struct rtw_efuse *efuse = &rtwdev->efuse;
++	u8 tx_bb_swing;
++
++	if (band == RTW_BAND_2G)
++		tx_bb_swing = efuse->tx_bb_swing_setting_2g;
++	else
++		tx_bb_swing = efuse->tx_bb_swing_setting_5g;
++
++	tx_bb_swing >>= 2 * rf_path;
++	tx_bb_swing &= 0x3;
++
++	return swing2setting[tx_bb_swing];
++}
++
++static u8 rtw8814a_get_swing_index(struct rtw_dev *rtwdev)
++{
++	u32 swing, table_value;
++	u8 i;
++
++	swing = rtw8814a_get_bb_swing(rtwdev, rtwdev->hal.current_band_type,
++				      RF_PATH_A);
++
++	for (i = 0; i < ARRAY_SIZE(rtw8814a_txscale_tbl); i++) {
++		table_value = rtw8814a_txscale_tbl[i];
++		if (swing == table_value)
++			return i;
++	}
++
++	return 24;
++}
++
++static void rtw8814a_pwrtrack_init(struct rtw_dev *rtwdev)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	u8 path;
++
++	dm_info->default_ofdm_index = rtw8814a_get_swing_index(rtwdev);
++
++	for (path = RF_PATH_A; path < rtwdev->hal.rf_path_num; path++) {
++		ewma_thermal_init(&dm_info->avg_thermal[path]);
++		dm_info->delta_power_index[path] = 0;
++		dm_info->delta_power_index_last[path] = 0;
++	}
++	dm_info->pwr_trk_triggered = false;
++	dm_info->pwr_trk_init_trigger = true;
++	dm_info->thermal_meter_k = rtwdev->efuse.thermal_meter_k;
++}
++
++static void rtw8814a_config_trx_path(struct rtw_dev *rtwdev)
++{
++	/* RX CCK disable 2R CCA */
++	rtw_write32_clr(rtwdev, REG_CCK0_FAREPORT,
++			BIT_CCK0_2RX | BIT_CCK0_MRC);
++	/* pathB tx on, path A/C/D tx off */
++	rtw_write32_mask(rtwdev, REG_CCK_RX, 0xf0000000, 0x4);
++	/* pathB rx */
++	rtw_write32_mask(rtwdev, REG_CCK_RX, 0x0f000000, 0x5);
++}
++
++static void rtw8814a_config_cck_rx_antenna_init(struct rtw_dev *rtwdev)
++{
++	/* CCK 2R CCA parameters */
++
++	/* Disable Ant diversity */
++	rtw_write32_mask(rtwdev, REG_RXSB, BIT_RXSB_ANA_DIV, 0x0);
++	/* Concurrent CCA at LSB & USB */
++	rtw_write32_mask(rtwdev, REG_CCA, BIT_CCA_CO, 0);
++	/* RX path diversity enable */
++	rtw_write32_mask(rtwdev, REG_ANTSEL, BIT_ANT_BYCO, 0);
++	/* r_en_mrc_antsel */
++	rtw_write32_mask(rtwdev, REG_PRECTRL, BIT_DIS_CO_PATHSEL, 0);
++	/* MBC weighting */
++	rtw_write32_mask(rtwdev, REG_CCA_MF, BIT_MBC_WIN, 1);
++	/* 2R CCA only */
++	rtw_write32_mask(rtwdev, REG_CCKTX, BIT_CMB_CCA_2R, 1);
++}
++
++static void rtw8814a_phy_set_param(struct rtw_dev *rtwdev)
++{
++	u32 crystal_cap, val32;
++	u8 val8, rf_path;
++
++	/* power on BB/RF domain */
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB)
++		rtw_write8_set(rtwdev, REG_SYS_FUNC_EN, BIT_FEN_USBA);
++	else if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE)
++		rtw_write8_set(rtwdev, REG_SYS_FUNC_EN, BIT_FEN_PCIEA);
++
++	rtw_write8_set(rtwdev, REG_SYS_CFG3_8814A + 2,
++		       BIT_FEN_BB_GLB_RST | BIT_FEN_BB_RSTB);
++
++	/* Power on RF paths A..D */
++	val8 = BIT_RF_EN | BIT_RF_RSTB | BIT_RF_SDM_RSTB;
++	rtw_write8(rtwdev, REG_RF_CTRL, val8);
++	rtw_write8(rtwdev, REG_RF_CTRL1, val8);
++	rtw_write8(rtwdev, REG_RF_CTRL2, val8);
++	rtw_write8(rtwdev, REG_RF_CTRL3, val8);
++
++	rtw_load_table(rtwdev, rtwdev->chip->bb_tbl);
++	rtw_load_table(rtwdev, rtwdev->chip->agc_tbl);
++
++	crystal_cap = rtwdev->efuse.crystal_cap & 0x3F;
++	crystal_cap |= crystal_cap << 6;
++	rtw_write32_mask(rtwdev, REG_AFE_CTRL3, 0x07ff8000, crystal_cap);
++
++	rtw8814a_config_trx_path(rtwdev);
++
++	for (rf_path = 0; rf_path < rtwdev->hal.rf_path_num; rf_path++)
++		rtw_load_table(rtwdev, rtwdev->chip->rf_tbl[rf_path]);
++
++	val32 = rtw_read_rf(rtwdev, RF_PATH_A, RF_RCK1_V1, RFREG_MASK);
++	rtw_write_rf(rtwdev, RF_PATH_B, RF_RCK1_V1, RFREG_MASK, val32);
++	rtw_write_rf(rtwdev, RF_PATH_C, RF_RCK1_V1, RFREG_MASK, val32);
++	rtw_write_rf(rtwdev, RF_PATH_D, RF_RCK1_V1, RFREG_MASK, val32);
++
++	rtw_write32_set(rtwdev, REG_RXPSEL, BIT_RX_PSEL_RST);
++
++	rtw_write8(rtwdev, REG_HWSEQ_CTRL, 0xFF);
++
++	rtw_write32(rtwdev, REG_BAR_MODE_CTRL, 0x0201ffff);
++
++	rtw_write8(rtwdev, REG_MISC_CTRL, BIT_DIS_SECOND_CCA);
++
++	rtw_write8(rtwdev, REG_NAV_CTRL + 2, 0);
++
++	rtw_write8_clr(rtwdev, REG_GPIO_MUXCFG, BIT(5));
++
++	rtw8814a_config_cck_rx_antenna_init(rtwdev);
++
++	rtw_phy_init(rtwdev);
++	rtw8814a_pwrtrack_init(rtwdev);
++
++	rtw8814a_init_rfe_reg(rtwdev);
++
++	rtw_write8_clr(rtwdev, REG_QUEUE_CTRL, BIT(3));
++
++	rtw_write8(rtwdev, REG_NAV_CTRL + 2, 235);
++
++	/* enable Tx report. */
++	rtw_write8(rtwdev,  REG_FWHW_TXQ_CTRL + 1, 0x1F);
++
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB) {
++		/* Reset USB mode switch setting */
++		rtw_write8(rtwdev, REG_SYS_SDIO_CTRL, 0x0);
++		rtw_write8(rtwdev, REG_ACLK_MON, 0x0);
++	}
++}
++
++static void rtw8814ae_enable_rf_1_2v(struct rtw_dev *rtwdev)
++{
++	/* This is for fullsize card, because GPIO7 there is floating.
++	 * We should pull GPIO7 high to enable RF 1.2V Switch Power Supply
++	 */
++
++	/* 1. set 0x40[1:0] to 0, BIT_GPIOSEL=0, select pin as GPIO */
++	rtw_write8_clr(rtwdev, REG_GPIO_MUXCFG, BIT(1) | BIT(0));
++
++	/* 2. set 0x44[31] to 0
++	 * mode=0: data port;
++	 * mode=1 and BIT_GPIO_IO_SEL=0: interrupt mode;
++	 */
++	rtw_write8_clr(rtwdev, REG_GPIO_PIN_CTRL + 3, BIT(7));
++
++	/* 3. data mode
++	 * 3.1 set 0x44[23] to 1
++	 * sel=0: input;
++	 * sel=1: output;
++	 */
++	rtw_write8_set(rtwdev, REG_GPIO_PIN_CTRL + 2, BIT(7));
++
++	/* 3.2 set 0x44[15] to 1
++	 * output high value;
++	 */
++	rtw_write8_set(rtwdev, REG_GPIO_PIN_CTRL + 1, BIT(7));
++}
++
++static int rtw8814a_mac_init(struct rtw_dev *rtwdev)
++{
++	struct rtw_usb *rtwusb = rtw_get_usb_priv(rtwdev);
++
++	rtw_write16(rtwdev, REG_CR,
++		    MAC_TRX_ENABLE | BIT_MAC_SEC_EN | BIT_32K_CAL_TMR_EN);
++
++	rtw_load_table(rtwdev, rtwdev->chip->mac_tbl);
++
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB)
++		rtw_write8(rtwdev, REG_AUTO_LLT_V1 + 3,
++			   rtwdev->chip->usb_tx_agg_desc_num << 1);
++
++	rtw_write32(rtwdev, REG_HIMR0, 0);
++	rtw_write32(rtwdev, REG_HIMR1, 0);
++
++	rtw_write32_mask(rtwdev, REG_RRSR, 0xfffff, 0xfffff);
++
++	rtw_write16(rtwdev, REG_RETRY_LIMIT, 0x3030);
++
++	rtw_write16(rtwdev, REG_RXFLTMAP0, 0xffff);
++	rtw_write16(rtwdev, REG_RXFLTMAP1, 0x0400);
++	rtw_write16(rtwdev, REG_RXFLTMAP2, 0xffff);
++
++	rtw_write8(rtwdev, REG_MAX_AGGR_NUM, 0x36);
++	rtw_write8(rtwdev, REG_MAX_AGGR_NUM + 1, 0x36);
++
++	/* Set Spec SIFS (used in NAV) */
++	rtw_write16(rtwdev, REG_SPEC_SIFS, 0x100a);
++	rtw_write16(rtwdev, REG_MAC_SPEC_SIFS, 0x100a);
++
++	/* Set SIFS for CCK */
++	rtw_write16(rtwdev, REG_SIFS, 0x100a);
++
++	/* Set SIFS for OFDM */
++	rtw_write16(rtwdev, REG_SIFS + 2, 0x100a);
++
++	/* TXOP */
++	rtw_write32(rtwdev, REG_EDCA_BE_PARAM, 0x005EA42B);
++	rtw_write32(rtwdev, REG_EDCA_BK_PARAM, 0x0000A44F);
++	rtw_write32(rtwdev, REG_EDCA_VI_PARAM, 0x005EA324);
++	rtw_write32(rtwdev, REG_EDCA_VO_PARAM, 0x002FA226);
++
++	rtw_write8_set(rtwdev, REG_FWHW_TXQ_CTRL, BIT(7));
++
++	rtw_write8(rtwdev, REG_ACKTO, 0x80);
++
++	rtw_write16(rtwdev, REG_BCN_CTRL,
++		    BIT_DIS_TSF_UDT | (BIT_DIS_TSF_UDT << 8));
++	rtw_write32_mask(rtwdev, REG_TBTT_PROHIBIT, 0xfffff, WLAN_TBTT_TIME);
++	rtw_write8(rtwdev, REG_DRVERLYINT, 0x05);
++	rtw_write8(rtwdev, REG_BCNDMATIM, WLAN_BCN_DMA_TIME);
++	rtw_write16(rtwdev, REG_BCNTCFG, 0x4413);
++	rtw_write8(rtwdev, REG_BCN_MAX_ERR, 0xFF);
++
++	rtw_write32(rtwdev, REG_FAST_EDCA_VOVI_SETTING, 0x08070807);
++	rtw_write32(rtwdev, REG_FAST_EDCA_BEBK_SETTING, 0x08070807);
++
++	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_USB &&
++	    rtwusb->udev->speed == USB_SPEED_SUPER) {
++		/* Disable U1/U2 Mode to avoid 2.5G spur in USB3.0. */
++		rtw_write8_clr(rtwdev, REG_USB_MOD, BIT(4) | BIT(3));
++		/* To avoid usb 3.0 H2C fail. */
++		rtw_write16(rtwdev, 0xf002, 0);
++
++		rtw_write8_clr(rtwdev, REG_SW_AMPDU_BURST_MODE_CTRL,
++			       BIT_PRE_TX_CMD);
++	} else if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE) {
++		rtw8814ae_enable_rf_1_2v(rtwdev);
++
++		/* Force the antenna b to wifi. */
++		rtw_write8_set(rtwdev, REG_PAD_CTRL1, BIT(2));
++		rtw_write8_set(rtwdev, REG_PAD_CTRL1 + 1, BIT(0));
++		rtw_write8_set(rtwdev, REG_LED_CFG + 3,
++			       (BIT(27) | BIT_DPDT_WL_SEL) >> 24);
++	}
++
++	return 0;
++}
++
++static void rtw8814a_set_rfe_reg_24g(struct rtw_dev *rtwdev)
++{
++	switch (rtwdev->efuse.rfe_option) {
++	case 2:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x72707270);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x72707270);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x72707270);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x77707770);
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x72);
++
++		break;
++	case 1:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x77777777);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x77777777);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x77777777);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x77777777);
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x77);
++
++		break;
++	case 0:
++	default:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x77777777);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x77777777);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x77777777);
++		/* Is it not necessary to set REG_RFE_PINMUX_D ? */
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x77);
++
++		break;
++	}
++}
++
++static void rtw8814a_set_rfe_reg_5g(struct rtw_dev *rtwdev)
++{
++	switch (rtwdev->efuse.rfe_option) {
++	case 2:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x37173717);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x37173717);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x37173717);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x77177717);
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x37);
++
++		break;
++	case 1:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x33173317);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x33173317);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x33173317);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x77177717);
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x33);
++
++		break;
++	case 0:
++	default:
++		rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x54775477);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x54775477);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x54775477);
++		rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x54775477);
++
++		rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D,
++				 BIT_RFE_SELSW0_D, 0x54);
++
++		break;
++	}
++}
++
++static void rtw8814a_set_channel_bb_swing(struct rtw_dev *rtwdev, u8 band)
++{
++	rtw_write32_mask(rtwdev, REG_TXSCALE_A, BB_SWING_MASK,
++			 rtw8814a_get_bb_swing(rtwdev, band, RF_PATH_A));
++	rtw_write32_mask(rtwdev, REG_TXSCALE_B, BB_SWING_MASK,
++			 rtw8814a_get_bb_swing(rtwdev, band, RF_PATH_B));
++	rtw_write32_mask(rtwdev, REG_TXSCALE_C, BB_SWING_MASK,
++			 rtw8814a_get_bb_swing(rtwdev, band, RF_PATH_C));
++	rtw_write32_mask(rtwdev, REG_TXSCALE_D, BB_SWING_MASK,
++			 rtw8814a_get_bb_swing(rtwdev, band, RF_PATH_D));
++	rtw8814a_pwrtrack_init(rtwdev);
++}
++
++static void rtw8814a_set_bw_reg_adc(struct rtw_dev *rtwdev, u8 bw)
++{
++	u32 adc = 0;
++
++	if (bw == RTW_CHANNEL_WIDTH_20)
++		adc = 0;
++	else if (bw == RTW_CHANNEL_WIDTH_40)
++		adc = 1;
++	else if (bw == RTW_CHANNEL_WIDTH_80)
++		adc = 2;
++
++	rtw_write32_mask(rtwdev, REG_ADCCLK, BIT(1) | BIT(0), adc);
++}
++
++static void rtw8814a_set_bw_reg_agc(struct rtw_dev *rtwdev, u8 new_band, u8 bw)
++{
++	u32 agc = 7;
++
++	if (bw == RTW_CHANNEL_WIDTH_20) {
++		agc = 6;
++	} else if (bw == RTW_CHANNEL_WIDTH_40) {
++		if (new_band == RTW_BAND_5G)
++			agc = 8;
++		else
++			agc = 7;
++	} else if (bw == RTW_CHANNEL_WIDTH_80) {
++		agc = 3;
++	}
++
++	rtw_write32_mask(rtwdev, REG_CCASEL, 0xf000, agc);
++}
++
++static void rtw8814a_switch_band(struct rtw_dev *rtwdev, u8 new_band, u8 bw)
++{
++	/* Clear 0x1000[16], When this bit is set to 0, CCK and OFDM
++	 * are disabled, and clock are gated. Otherwise, CCK and OFDM
++	 * are enabled.
++	 */
++	rtw_write8_clr(rtwdev, REG_SYS_CFG3_8814A + 2, BIT_FEN_BB_RSTB);
++
++	if (new_band == RTW_BAND_2G) {
++		rtw_write32_mask(rtwdev, REG_AGC_TABLE, 0x1f, 0);
++
++		rtw8814a_set_rfe_reg_24g(rtwdev);
++
++		rtw_write32_mask(rtwdev, REG_TXPSEL, 0xf0, 0x2);
++		rtw_write32_mask(rtwdev, REG_CCK_RX, 0x0f000000, 0x5);
++
++		rtw_write32_mask(rtwdev, REG_RXPSEL, BIT_RX_PSEL_RST, 0x3);
++
++		rtw_write8(rtwdev, REG_CCK_CHECK, 0);
++
++		rtw_write32_mask(rtwdev, 0xa80, BIT(18), 0);
++	} else {
++		rtw_write8(rtwdev, REG_CCK_CHECK, BIT_CHECK_CCK_EN);
++
++		/* Enable CCK Tx function, even when CCK is off */
++		rtw_write32_mask(rtwdev, 0xa80, BIT(18), 1);
++
++		rtw8814a_set_rfe_reg_5g(rtwdev);
++
++		rtw_write32_mask(rtwdev, REG_TXPSEL, 0xf0, 0x0);
++		rtw_write32_mask(rtwdev, REG_CCK_RX, 0x0f000000, 0xf);
++
++		rtw_write32_mask(rtwdev, REG_RXPSEL, BIT_RX_PSEL_RST, 0x2);
++	}
++
++	rtw8814a_set_channel_bb_swing(rtwdev, new_band);
++
++	rtw8814a_set_bw_reg_adc(rtwdev, bw);
++	rtw8814a_set_bw_reg_agc(rtwdev, new_band, bw);
++
++	rtw_write8_set(rtwdev, REG_SYS_CFG3_8814A + 2, BIT_FEN_BB_RSTB);
++}
++
++static void rtw8814a_switch_channel(struct rtw_dev *rtwdev, u8 channel)
++{
++	struct rtw_hal *hal = &rtwdev->hal;
++	u32 fc_area, rf_mod_ag, cfgch;
++	u8 path;
++
++	switch (channel) {
++	case 36 ... 48:
++		fc_area = 0x494;
++		break;
++	case 50 ... 64:
++		fc_area = 0x453;
++		break;
++	case 100 ... 116:
++		fc_area = 0x452;
++		break;
++	default:
++		if (channel >= 118)
++			fc_area = 0x412;
++		else
++			fc_area = 0x96a;
++		break;
++	}
++
++	rtw_write32_mask(rtwdev, REG_CLKTRK, 0x1ffe0000, fc_area);
++
++	for (path = 0; path < hal->rf_path_num; path++) {
++		switch (channel) {
++		case 36 ... 64:
++			rf_mod_ag = 0x101;
++			break;
++		case 100 ... 140:
++			rf_mod_ag = 0x301;
++			break;
++		default:
++			if (channel > 140)
++				rf_mod_ag = 0x501;
++			else
++				rf_mod_ag = 0x000;
++			break;
++		}
++
++		cfgch = (rf_mod_ag << 8) | channel;
++
++		rtw_write_rf(rtwdev, path, RF_CFGCH,
++			     RF18_RFSI_MASK | RF18_BAND_MASK | RF18_CHANNEL_MASK, cfgch);
++	}
++
++	switch (channel) {
++	case 36 ... 64:
++		rtw_write32_mask(rtwdev, REG_AGC_TABLE, 0x1f, 1);
++		break;
++	case 100 ... 144:
++		rtw_write32_mask(rtwdev, REG_AGC_TABLE, 0x1f, 2);
++		break;
++	default:
++		if (channel >= 149)
++			rtw_write32_mask(rtwdev, REG_AGC_TABLE, 0x1f, 3);
++
++		break;
++	}
++}
++
++static void rtw8814a_24g_cck_tx_dfir(struct rtw_dev *rtwdev, u8 channel)
++{
++	if (channel >= 1 && channel <= 11) {
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER1, 0x1a1b0030);
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER2, 0x090e1317);
++		rtw_write32(rtwdev, REG_CCK0_DEBUG_PORT, 0x00000204);
++	} else if (channel >= 12 && channel <= 13) {
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER1, 0x1a1b0030);
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER2, 0x090e1217);
++		rtw_write32(rtwdev, REG_CCK0_DEBUG_PORT, 0x00000305);
++	} else if (channel == 14) {
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER1, 0x1a1b0030);
++		rtw_write32(rtwdev, REG_CCK0_TX_FILTER2, 0x00000E17);
++		rtw_write32(rtwdev, REG_CCK0_DEBUG_PORT, 0x00000000);
++	}
++}
++
++static void rtw8814a_set_bw_reg_mac(struct rtw_dev *rtwdev, u8 bw)
++{
++	u16 val16 = rtw_read16(rtwdev, REG_WMAC_TRXPTCL_CTL);
++
++	val16 &= ~BIT_RFMOD;
++	if (bw == RTW_CHANNEL_WIDTH_80)
++		val16 |= BIT_RFMOD_80M;
++	else if (bw == RTW_CHANNEL_WIDTH_40)
++		val16 |= BIT_RFMOD_40M;
++
++	rtw_write16(rtwdev, REG_WMAC_TRXPTCL_CTL, val16);
++}
++
++static void rtw8814a_set_bw_rf(struct rtw_dev *rtwdev, u8 bw)
++{
++	u8 path;
++
++	for (path = RF_PATH_A; path < rtwdev->hal.rf_path_num; path++) {
++		switch (bw) {
++		case RTW_CHANNEL_WIDTH_5:
++		case RTW_CHANNEL_WIDTH_10:
++		case RTW_CHANNEL_WIDTH_20:
++		default:
++			rtw_write_rf(rtwdev, path, RF_CFGCH, RF18_BW_MASK, 3);
++			break;
++		case RTW_CHANNEL_WIDTH_40:
++			rtw_write_rf(rtwdev, path, RF_CFGCH, RF18_BW_MASK, 1);
++			break;
++		case RTW_CHANNEL_WIDTH_80:
++			rtw_write_rf(rtwdev, path, RF_CFGCH, RF18_BW_MASK, 0);
++			break;
++		}
++	}
++}
++
++static void rtw8814a_adc_clk(struct rtw_dev *rtwdev)
++{
++	static const u32 rxiqc_reg[2][4] = {
++		{ REG_RX_IQC_AB_A, REG_RX_IQC_AB_B,
++		  REG_RX_IQC_AB_C, REG_RX_IQC_AB_D },
++		{ REG_RX_IQC_CD_A, REG_RX_IQC_CD_B,
++		  REG_RX_IQC_CD_C, REG_RX_IQC_CD_D }
++	};
++	u32 bb_reg_8fc, bb_reg_808, rxiqc[4];
++	u32 i = 0, mac_active = 1;
++	u8 mac_reg_522;
++
++	if (rtwdev->hal.cut_version != RTW_CHIP_VER_CUT_A)
++		return;
++
++	/* 1 Step1. MAC TX pause */
++	mac_reg_522 = rtw_read8(rtwdev, REG_TXPAUSE);
++	bb_reg_8fc = rtw_read32(rtwdev, REG_DBGSEL);
++	bb_reg_808 = rtw_read32(rtwdev, REG_RXPSEL);
++	rtw_write8(rtwdev, REG_TXPAUSE, 0x3f);
++
++	/* 1 Step 2. Backup rxiqc & rxiqc = 0 */
++	for (i = 0; i < 4; i++) {
++		rxiqc[i] = rtw_read32(rtwdev, rxiqc_reg[0][i]);
++		rtw_write32(rtwdev, rxiqc_reg[0][i], 0x0);
++		rtw_write32(rtwdev, rxiqc_reg[1][i], 0x0);
++	}
++	rtw_write32_mask(rtwdev, REG_PRECTRL, BIT_IQ_WGT, 0x3);
++	i = 0;
++
++	/* 1 Step 3. Monitor MAC IDLE */
++	rtw_write32(rtwdev, REG_DBGSEL, 0x0);
++	while (mac_active) {
++		mac_active = rtw_read32(rtwdev, REG_DBGRPT) & 0x803e0008;
++		i++;
++		if (i > 1000)
++			break;
++	}
++
++	/* 1 Step 4. ADC clk flow */
++	rtw_write8(rtwdev, REG_RXPSEL, 0x11);
++	rtw_write32_mask(rtwdev, REG_DAC_RSTB, BIT(13), 0x1);
++	rtw_write8_mask(rtwdev, REG_GNT_BT, BIT(2) | BIT(1), 0x3);
++	rtw_write32_mask(rtwdev, REG_CCK_RPT_FORMAT, BIT(2), 0x1);
++
++	/* 0xc1c/0xe1c/0x181c/0x1a1c[4] must=1 to ensure table can be
++	 * written when bbrstb=0
++	 * 0xc60/0xe60/0x1860/0x1a60[15] always = 1 after this line
++	 * 0xc60/0xe60/0x1860/0x1a60[14] always = 0 bcz its error in A-cut
++	 */
++
++	/* power_off/clk_off @ anapar_state=idle mode */
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x15800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x01808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x15800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x01808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x15800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x01808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x15800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x01808003);
++
++	rtw_write8_mask(rtwdev, REG_GNT_BT, BIT(2), 0x0);
++	rtw_write32_mask(rtwdev, REG_CCK_RPT_FORMAT, BIT(2), 0x0);
++	/* [19] = 1 to turn off ADC */
++	rtw_write32(rtwdev, REG_CK_MONHA, 0x0D080058);
++	rtw_write32(rtwdev, REG_CK_MONHB, 0x0D080058);
++	rtw_write32(rtwdev, REG_CK_MONHC, 0x0D080058);
++	rtw_write32(rtwdev, REG_CK_MONHD, 0x0D080058);
++
++	/* power_on/clk_off */
++	/* [19] = 0 to turn on ADC */
++	rtw_write32(rtwdev, REG_CK_MONHA, 0x0D000058);
++	rtw_write32(rtwdev, REG_CK_MONHB, 0x0D000058);
++	rtw_write32(rtwdev, REG_CK_MONHC, 0x0D000058);
++	rtw_write32(rtwdev, REG_CK_MONHD, 0x0D000058);
++
++	/* power_on/clk_on @ anapar_state=BT mode */
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x05808032);
++	rtw_write8_mask(rtwdev, REG_GNT_BT, BIT(2), 0x1);
++	rtw_write32_mask(rtwdev, REG_CCK_RPT_FORMAT, BIT(2), 0x1);
++
++	/* recover original setting @ anapar_state=BT mode */
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x05808032);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x05808032);
++
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x05800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x07808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x05800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x07808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x05800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x07808003);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x05800002);
++	rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x07808003);
++
++	rtw_write8_mask(rtwdev, REG_GNT_BT, BIT(2) | BIT(1), 0x0);
++	rtw_write32_mask(rtwdev, REG_CCK_RPT_FORMAT, BIT(2), 0x0);
++	rtw_write32_mask(rtwdev, REG_DAC_RSTB, BIT(13), 0x0);
++
++	/* 1 Step 5. Recover MAC TX & IQC */
++	rtw_write8(rtwdev, REG_TXPAUSE, mac_reg_522);
++	rtw_write32(rtwdev, REG_DBGSEL, bb_reg_8fc);
++	rtw_write32(rtwdev, REG_RXPSEL, bb_reg_808);
++	for (i = 0; i < 4; i++) {
++		rtw_write32(rtwdev, rxiqc_reg[0][i], rxiqc[i]);
++		rtw_write32(rtwdev, rxiqc_reg[1][i], 0x01000000);
++	}
++	rtw_write32_mask(rtwdev, REG_PRECTRL, BIT_IQ_WGT, 0x0);
++}
++
++static void rtw8814a_spur_calibration_ch140(struct rtw_dev *rtwdev, u8 channel)
++{
++	struct rtw_hal *hal = &rtwdev->hal;
++
++	/* Add for 8814AE module ch140 MP Rx */
++	if (channel == 140) {
++		if (hal->ch_param[0] == 0)
++			hal->ch_param[0] = rtw_read32(rtwdev, REG_CCASEL);
++		if (hal->ch_param[1] == 0)
++			hal->ch_param[1] = rtw_read32(rtwdev, REG_PDMFTH);
++
++		rtw_write32(rtwdev, REG_CCASEL, 0x75438170);
++		rtw_write32(rtwdev, REG_PDMFTH, 0x79a18a0a);
++	} else {
++		if (rtw_read32(rtwdev, REG_CCASEL) == 0x75438170 &&
++		    hal->ch_param[0] != 0)
++			rtw_write32(rtwdev, REG_CCASEL, hal->ch_param[0]);
++
++		if (rtw_read32(rtwdev, REG_PDMFTH) == 0x79a18a0a &&
++		    hal->ch_param[1] != 0)
++			rtw_write32(rtwdev, REG_PDMFTH, hal->ch_param[1]);
++
++		hal->ch_param[0] = rtw_read32(rtwdev, REG_CCASEL);
++		hal->ch_param[1] = rtw_read32(rtwdev, REG_PDMFTH);
++	}
++}
++
++static void rtw8814a_set_nbi_reg(struct rtw_dev *rtwdev, u32 tone_idx)
++{
++	/* tone_idx X 10 */
++	static const u32 nbi_128[] = {
++		25, 55, 85, 115, 135,
++		155, 185, 205, 225, 245,
++		265, 285, 305, 335, 355,
++		375, 395, 415, 435, 455,
++		485, 505, 525, 555, 585, 615, 635
++	};
++	u32 reg_idx = 0;
++	u32 i;
++
++	for (i = 0; i < ARRAY_SIZE(nbi_128); i++) {
++		if (tone_idx < nbi_128[i]) {
++			reg_idx = i + 1;
++			break;
++		}
++	}
++
++	rtw_write32_mask(rtwdev, REG_NBI_SETTING, 0xfc000, reg_idx);
++}
++
++static void rtw8814a_nbi_setting(struct rtw_dev *rtwdev, u32 ch, u32 f_intf)
++{
++	u32 fc, int_distance, tone_idx;
++
++	fc = 2412 + (ch - 1) * 5;
++	int_distance = abs_diff(fc, f_intf);
++
++	/* 10 * (int_distance / 0.3125) */
++	tone_idx = int_distance << 5;
++
++	rtw8814a_set_nbi_reg(rtwdev, tone_idx);
++
++	rtw_write32_mask(rtwdev, REG_NBI_SETTING, BIT_NBI_ENABLE, 1);
++}
++
++static void rtw8814a_spur_nbi_setting(struct rtw_dev *rtwdev)
++{
++	u8 primary_channel = rtwdev->hal.primary_channel;
++	u8 rfe_type = rtwdev->efuse.rfe_option;
++
++	if (rfe_type != 0 && rfe_type != 1 && rfe_type != 6 && rfe_type != 7)
++		return;
++
++	if (primary_channel == 14)
++		rtw8814a_nbi_setting(rtwdev, primary_channel, 2480);
++	else if (primary_channel >= 4 && primary_channel <= 8)
++		rtw8814a_nbi_setting(rtwdev, primary_channel, 2440);
++	else
++		rtw_write32_mask(rtwdev, REG_NBI_SETTING, BIT_NBI_ENABLE, 0);
++}
++
++/* A workaround to eliminate the 5280 MHz & 5600 MHz & 5760 MHz spur of 8814A */
++static void rtw8814a_spur_calibration(struct rtw_dev *rtwdev, u8 channel, u8 bw)
++{
++	u8 rfe_type = rtwdev->efuse.rfe_option;
++	bool reset_nbi_csi = true;
++
++	if (rfe_type == 0) {
++		switch (bw) {
++		case RTW_CHANNEL_WIDTH_40:
++			if (channel == 54 || channel == 118) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x3e >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++
++				reset_nbi_csi = false;
++			} else if (channel == 151) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x1e >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK0,
++						 BIT(16), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++
++				reset_nbi_csi = false;
++			}
++			break;
++		case RTW_CHANNEL_WIDTH_80:
++			if (channel == 58 || channel == 122) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x3a >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK7,
++						 BIT(0), 1);
++
++				reset_nbi_csi = false;
++			} else if (channel == 155) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x5a >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK6,
++						 BIT(16), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++
++				reset_nbi_csi = false;
++			}
++			break;
++		case RTW_CHANNEL_WIDTH_20:
++			if (channel == 153) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x1e >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK7,
++						 BIT(16), 1);
++
++				reset_nbi_csi = false;
++			}
++
++			rtw8814a_spur_calibration_ch140(rtwdev, channel);
++			break;
++		default:
++			break;
++		}
++	} else if (rfe_type == 1 || rfe_type == 2) {
++		switch (bw) {
++		case RTW_CHANNEL_WIDTH_20:
++			if (channel == 153) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x1E >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK7,
++						 BIT(16), 1);
++
++				reset_nbi_csi = false;
++			}
++			break;
++		case RTW_CHANNEL_WIDTH_40:
++			if (channel == 151) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x1e >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK0,
++						 BIT(16), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++
++				reset_nbi_csi = false;
++			}
++			break;
++		case RTW_CHANNEL_WIDTH_80:
++			if (channel == 155) {
++				rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++						 0x000fe000, 0x5a >> 1);
++				rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1,
++						 BIT(0), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++				rtw_write32_mask(rtwdev, REG_CSI_FIX_MASK6,
++						 BIT(16), 1);
++				rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++
++				reset_nbi_csi = false;
++			}
++			break;
++		default:
++			break;
++		}
++	}
++
++	if (reset_nbi_csi) {
++		rtw_write32_mask(rtwdev, REG_NBI_SETTING,
++				 0x000fe000, 0xfc >> 1);
++		rtw_write32_mask(rtwdev, REG_CSI_MASK_SETTING1, BIT(0), 0);
++		rtw_write32(rtwdev, REG_CSI_FIX_MASK0, 0);
++		rtw_write32(rtwdev, REG_CSI_FIX_MASK1, 0);
++		rtw_write32(rtwdev, REG_CSI_FIX_MASK6, 0);
++		rtw_write32(rtwdev, REG_CSI_FIX_MASK7, 0);
++	}
++
++	rtw8814a_spur_nbi_setting(rtwdev);
++}
++
++static void rtw8814a_set_bw_mode(struct rtw_dev *rtwdev, u8 new_band,
++				 u8 channel, u8 bw, u8 primary_chan_idx)
++{
++	u8 txsc40 = 0, txsc20, txsc;
++
++	rtw8814a_set_bw_reg_mac(rtwdev, bw);
++
++	txsc20 = primary_chan_idx;
++	if (bw == RTW_CHANNEL_WIDTH_80) {
++		if (txsc20 == RTW_SC_20_UPPER || txsc20 == RTW_SC_20_UPMOST)
++			txsc40 = RTW_SC_40_UPPER;
++		else
++			txsc40 = RTW_SC_40_LOWER;
++	}
++
++	txsc = BIT_TXSC_20M(txsc20) | BIT_TXSC_40M(txsc40);
++	rtw_write8(rtwdev, REG_DATA_SC, txsc);
++
++	rtw8814a_set_bw_reg_adc(rtwdev, bw);
++	rtw8814a_set_bw_reg_agc(rtwdev, new_band, bw);
++
++	if (bw == RTW_CHANNEL_WIDTH_80) {
++		rtw_write32_mask(rtwdev, REG_ADCCLK, 0x3c, txsc);
++	} else if (bw == RTW_CHANNEL_WIDTH_40) {
++		rtw_write32_mask(rtwdev, REG_ADCCLK, 0x3c, txsc);
++
++		if (txsc == RTW_SC_20_UPPER)
++			rtw_write32_set(rtwdev, REG_RXSB, BIT(4));
++		else
++			rtw_write32_clr(rtwdev, REG_RXSB, BIT(4));
++	}
++
++	rtw8814a_set_bw_rf(rtwdev, bw);
++
++	rtw8814a_adc_clk(rtwdev);
++
++	rtw8814a_spur_calibration(rtwdev, channel, bw);
++}
++
++static void rtw8814a_set_channel(struct rtw_dev *rtwdev, u8 channel, u8 bw,
++				 u8 primary_chan_idx)
++{
++	u8 old_band, new_band;
++
++	if (rtw_read8(rtwdev, REG_CCK_CHECK) & BIT_CHECK_CCK_EN)
++		old_band = RTW_BAND_5G;
++	else
++		old_band = RTW_BAND_2G;
++
++	if (channel > 14)
++		new_band = RTW_BAND_5G;
++	else
++		new_band = RTW_BAND_2G;
++
++	if (new_band != old_band)
++		rtw8814a_switch_band(rtwdev, new_band, bw);
++
++	rtw8814a_switch_channel(rtwdev, channel);
++
++	rtw8814a_24g_cck_tx_dfir(rtwdev, channel);
++
++	rtw8814a_set_bw_mode(rtwdev, new_band, channel, bw, primary_chan_idx);
++}
++
++static s8 rtw8814a_cck_rx_pwr(u8 lna_idx, u8 vga_idx)
++{
++	s8 rx_pwr_all = 0;
++
++	switch (lna_idx) {
++	case 7:
++		rx_pwr_all = -38 - 2 * vga_idx;
++		break;
++	case 5:
++		rx_pwr_all = -28 - 2 * vga_idx;
++		break;
++	case 3:
++		rx_pwr_all = -8 - 2 * vga_idx;
++		break;
++	case 2:
++		rx_pwr_all = -1 - 2 * vga_idx;
++		break;
++	default:
++		break;
++	}
++
++	return rx_pwr_all;
++}
++
++static void rtw8814a_query_phy_status(struct rtw_dev *rtwdev, u8 *phy_status,
++				      struct rtw_rx_pkt_stat *pkt_stat)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	struct rtw_jaguar_phy_status_rpt *rpt;
++	u8 gain[RTW_RF_PATH_MAX], rssi, i;
++	s8 rx_pwr_db, middle1, middle2;
++	s8 snr[RTW_RF_PATH_MAX];
++	s8 evm[RTW_RF_PATH_MAX];
++	u8 rfmode, subchannel;
++	u8 lna, vga;
++	s8 cfo[2];
++
++	rpt = (struct rtw_jaguar_phy_status_rpt *)phy_status;
++
++	pkt_stat->bw = RTW_CHANNEL_WIDTH_20;
++
++	if (pkt_stat->rate <= DESC_RATE11M) {
++		lna = le32_get_bits(rpt->w1, RTW_JGRPHY_W1_AGC_RPT_LNA_IDX);
++		vga = le32_get_bits(rpt->w1, RTW_JGRPHY_W1_AGC_RPT_VGA_IDX);
++
++		rx_pwr_db = rtw8814a_cck_rx_pwr(lna, vga);
++
++		pkt_stat->rx_power[RF_PATH_A] = rx_pwr_db;
++		pkt_stat->rssi = rtw_phy_rf_power_2_rssi(pkt_stat->rx_power, 1);
++		dm_info->rssi[RF_PATH_A] = pkt_stat->rssi;
++		pkt_stat->signal_power = rx_pwr_db;
++	} else { /* OFDM rate */
++		gain[RF_PATH_A] = le32_get_bits(rpt->w0, RTW_JGRPHY_W0_GAIN_A);
++		gain[RF_PATH_B] = le32_get_bits(rpt->w0, RTW_JGRPHY_W0_GAIN_B);
++		gain[RF_PATH_C] = le32_get_bits(rpt->w5, RTW_JGRPHY_W5_GAIN_C);
++		gain[RF_PATH_D] = le32_get_bits(rpt->w6, RTW_JGRPHY_W6_GAIN_D);
++
++		snr[RF_PATH_A] = le32_get_bits(rpt->w3, RTW_JGRPHY_W3_RXSNR_A);
++		snr[RF_PATH_B] = le32_get_bits(rpt->w4, RTW_JGRPHY_W4_RXSNR_B);
++		snr[RF_PATH_C] = le32_get_bits(rpt->w5, RTW_JGRPHY_W5_RXSNR_C);
++		snr[RF_PATH_D] = le32_get_bits(rpt->w5, RTW_JGRPHY_W5_RXSNR_D);
++
++		evm[RF_PATH_A] = le32_get_bits(rpt->w3, RTW_JGRPHY_W3_RXEVM_1);
++		evm[RF_PATH_B] = le32_get_bits(rpt->w3, RTW_JGRPHY_W3_RXEVM_2);
++		evm[RF_PATH_C] = le32_get_bits(rpt->w4, RTW_JGRPHY_W4_RXEVM_3);
++		evm[RF_PATH_D] = le32_get_bits(rpt->w5, RTW_JGRPHY_W5_RXEVM_4);
++
++		if (pkt_stat->rate <= DESC_RATE54M)
++			evm[RF_PATH_A] = le32_get_bits(rpt->w6,
++						       RTW_JGRPHY_W6_SIGEVM);
++
++		for (i = RF_PATH_A; i < RTW_RF_PATH_MAX; i++) {
++			pkt_stat->rx_power[i] = gain[i] - 110;
++
++			rssi = rtw_phy_rf_power_2_rssi(&pkt_stat->rx_power[i], 1);
++			dm_info->rssi[i] = rssi;
++
++			pkt_stat->rx_snr[i] = snr[i];
++			dm_info->rx_snr[i] = snr[i] >> 1;
++
++			pkt_stat->rx_evm[i] = evm[i];
++			evm[i] = max_t(s8, -127, evm[i]);
++			dm_info->rx_evm_dbm[i] = abs(evm[i]) >> 1;
++		}
++
++		rssi = rtw_phy_rf_power_2_rssi(pkt_stat->rx_power,
++					       RTW_RF_PATH_MAX);
++		pkt_stat->rssi = rssi;
++
++		/* When power saving is enabled the hardware sometimes
++		 * reports unbelievably high gain for paths A and C
++		 * (e.g. one frame 64 68 68 72, the next frame 106 66 88 72,
++		 * the next 66 66 68 72), so use the second lowest gain
++		 * instead of the highest.
++		 */
++		middle1 = max(min(gain[RF_PATH_A], gain[RF_PATH_B]),
++			      min(gain[RF_PATH_C], gain[RF_PATH_D]));
++		middle2 = min(max(gain[RF_PATH_A], gain[RF_PATH_B]),
++			      max(gain[RF_PATH_C], gain[RF_PATH_D]));
++		rx_pwr_db = min(middle1, middle2);
++		rx_pwr_db -= 110;
++		pkt_stat->signal_power = rx_pwr_db;
++
++		rfmode = le32_get_bits(rpt->w0, RTW_JGRPHY_W0_R_RFMOD);
++		subchannel = le32_get_bits(rpt->w0, RTW_JGRPHY_W0_SUB_CHNL);
++
++		if (rfmode == 1 && subchannel == 0) {
++			pkt_stat->bw = RTW_CHANNEL_WIDTH_40;
++		} else if (rfmode == 2) {
++			if (subchannel == 0)
++				pkt_stat->bw = RTW_CHANNEL_WIDTH_80;
++			else if (subchannel == 9 || subchannel == 10)
++				pkt_stat->bw = RTW_CHANNEL_WIDTH_40;
++		}
++
++		cfo[RF_PATH_A] = le32_get_bits(rpt->w2, RTW_JGRPHY_W2_CFO_TAIL_A);
++		cfo[RF_PATH_B] = le32_get_bits(rpt->w2, RTW_JGRPHY_W2_CFO_TAIL_B);
++
++		for (i = RF_PATH_A; i < 2; i++) {
++			pkt_stat->cfo_tail[i] = cfo[i];
++			dm_info->cfo_tail[i] = (cfo[i] * 5) >> 1;
++		}
++	}
++}
++
++static void
++rtw8814a_set_tx_power_index_by_rate(struct rtw_dev *rtwdev, u8 path, u8 rs)
++{
++	struct rtw_hal *hal = &rtwdev->hal;
++	u32 txagc_table_wd;
++	u8 rate, pwr_index;
++	int j;
++
++	for (j = 0; j < rtw_rate_size[rs]; j++) {
++		rate = rtw_rate_section[rs][j];
++
++		pwr_index = hal->tx_pwr_tbl[path][rate] + 2;
++		if (pwr_index > rtwdev->chip->max_power_index)
++			pwr_index = rtwdev->chip->max_power_index;
++
++		txagc_table_wd = 0x00801000;
++		txagc_table_wd |= (pwr_index << 24) | (path << 8) | rate;
++
++		rtw_write32(rtwdev, REG_AGC_TBL, txagc_table_wd);
++
++		/* first time to turn on the txagc table
++		 * second to write the addr0
++		 */
++		if (rate == DESC_RATE1M)
++			rtw_write32(rtwdev, REG_AGC_TBL, txagc_table_wd);
++	}
++}
++
++static void rtw8814a_set_tx_power_index(struct rtw_dev *rtwdev)
++{
++	struct rtw_hal *hal = &rtwdev->hal;
++	int path;
++
++	for (path = 0; path < hal->rf_path_num; path++) {
++		if (hal->current_band_type == RTW_BAND_2G)
++			rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++							    RTW_RATE_SECTION_CCK);
++
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_OFDM);
++
++		if (test_bit(RTW_FLAG_SCANNING, rtwdev->flags))
++			continue;
++
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_HT_1S);
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_VHT_1S);
++
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_HT_2S);
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_VHT_2S);
++
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_HT_3S);
++		rtw8814a_set_tx_power_index_by_rate(rtwdev, path,
++						    RTW_RATE_SECTION_VHT_3S);
++	}
++}
++
++static void rtw8814a_cfg_ldo25(struct rtw_dev *rtwdev, bool enable)
++{
++}
++
++static void rtw8814a_false_alarm_statistics(struct rtw_dev *rtwdev)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	u32 cck_fa_cnt, ofdm_fa_cnt;
++	u32 crc32_cnt, cca32_cnt;
++	u32 cck_enable;
++
++	cck_enable = rtw_read32(rtwdev, REG_RXPSEL) & BIT(28);
++	cck_fa_cnt = rtw_read16(rtwdev, REG_FA_CCK);
++	ofdm_fa_cnt = rtw_read16(rtwdev, REG_FA_OFDM);
++
++	dm_info->cck_fa_cnt = cck_fa_cnt;
++	dm_info->ofdm_fa_cnt = ofdm_fa_cnt;
++	dm_info->total_fa_cnt = ofdm_fa_cnt;
++	if (cck_enable)
++		dm_info->total_fa_cnt += cck_fa_cnt;
++
++	crc32_cnt = rtw_read32(rtwdev, REG_CRC_CCK);
++	dm_info->cck_ok_cnt = u32_get_bits(crc32_cnt, MASKLWORD);
++	dm_info->cck_err_cnt = u32_get_bits(crc32_cnt, MASKHWORD);
++
++	crc32_cnt = rtw_read32(rtwdev, REG_CRC_OFDM);
++	dm_info->ofdm_ok_cnt = u32_get_bits(crc32_cnt, MASKLWORD);
++	dm_info->ofdm_err_cnt = u32_get_bits(crc32_cnt, MASKHWORD);
++
++	crc32_cnt = rtw_read32(rtwdev, REG_CRC_HT);
++	dm_info->ht_ok_cnt = u32_get_bits(crc32_cnt, MASKLWORD);
++	dm_info->ht_err_cnt = u32_get_bits(crc32_cnt, MASKHWORD);
++
++	crc32_cnt = rtw_read32(rtwdev, REG_CRC_VHT);
++	dm_info->vht_ok_cnt = u32_get_bits(crc32_cnt, MASKLWORD);
++	dm_info->vht_err_cnt = u32_get_bits(crc32_cnt, MASKHWORD);
++
++	cca32_cnt = rtw_read32(rtwdev, REG_CCA_OFDM);
++	dm_info->ofdm_cca_cnt = u32_get_bits(cca32_cnt, MASKHWORD);
++	dm_info->total_cca_cnt = dm_info->ofdm_cca_cnt;
++	if (cck_enable) {
++		cca32_cnt = rtw_read32(rtwdev, REG_CCA_CCK);
++		dm_info->cck_cca_cnt = u32_get_bits(cca32_cnt, MASKLWORD);
++		dm_info->total_cca_cnt += dm_info->cck_cca_cnt;
++	}
++
++	rtw_write32_set(rtwdev, REG_FAS, BIT(17));
++	rtw_write32_clr(rtwdev, REG_FAS, BIT(17));
++	rtw_write32_clr(rtwdev, REG_CCK0_FAREPORT, BIT(15));
++	rtw_write32_set(rtwdev, REG_CCK0_FAREPORT, BIT(15));
++	rtw_write32_set(rtwdev, REG_CNTRST, BIT(0));
++	rtw_write32_clr(rtwdev, REG_CNTRST, BIT(0));
++}
++
++#define MAC_REG_NUM_8814 2
++#define BB_REG_NUM_8814 14
++#define RF_REG_NUM_8814 1
++
++static void rtw8814a_iqk_backup_mac_bb(struct rtw_dev *rtwdev,
++				       u32 *mac_backup, u32 *bb_backup,
++				       const u32 *mac_regs,
++				       const u32 *bb_regs)
++{
++	u32 i;
++
++	/* save MACBB default value */
++	for (i = 0; i < MAC_REG_NUM_8814; i++)
++		mac_backup[i] = rtw_read32(rtwdev, mac_regs[i]);
++
++	for (i = 0; i < BB_REG_NUM_8814; i++)
++		bb_backup[i] = rtw_read32(rtwdev, bb_regs[i]);
++}
++
++static void rtw8814a_iqk_backup_rf(struct rtw_dev *rtwdev,
++				   u32 rf_backup[][4], const u32 *rf_regs)
++{
++	u32 i;
++
++	/* Save RF Parameters */
++	for (i = 0; i < RF_REG_NUM_8814; i++) {
++		rf_backup[i][RF_PATH_A] = rtw_read_rf(rtwdev, RF_PATH_A,
++						      rf_regs[i], RFREG_MASK);
++		rf_backup[i][RF_PATH_B] = rtw_read_rf(rtwdev, RF_PATH_B,
++						      rf_regs[i], RFREG_MASK);
++		rf_backup[i][RF_PATH_C] = rtw_read_rf(rtwdev, RF_PATH_C,
++						      rf_regs[i], RFREG_MASK);
++		rf_backup[i][RF_PATH_D] = rtw_read_rf(rtwdev, RF_PATH_D,
++						      rf_regs[i], RFREG_MASK);
++	}
++}
++
++static void rtw8814a_iqk_afe_setting(struct rtw_dev *rtwdev, bool do_iqk)
++{
++	if (do_iqk) {
++		/* IQK AFE setting RX_WAIT_CCA mode */
++		rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x0e808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x0e808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x0e808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x0e808003);
++	} else {
++		rtw_write32(rtwdev, REG_AFE_PWR1_A, 0x07808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_B, 0x07808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_C, 0x07808003);
++		rtw_write32(rtwdev, REG_AFE_PWR1_D, 0x07808003);
++	}
++
++	rtw_write32_mask(rtwdev, REG_DAC_RSTB, BIT(13), 0x1);
++
++	rtw_write8_set(rtwdev, REG_GNT_BT, BIT(2) | BIT(1));
++	rtw_write8_clr(rtwdev, REG_GNT_BT, BIT(2) | BIT(1));
++
++	rtw_write32_set(rtwdev, REG_CCK_RPT_FORMAT, BIT(2));
++	rtw_write32_clr(rtwdev, REG_CCK_RPT_FORMAT, BIT(2));
++}
++
++static void rtw8814a_iqk_restore_mac_bb(struct rtw_dev *rtwdev,
++					u32 *mac_backup, u32 *bb_backup,
++					const u32 *mac_regs,
++					const u32 *bb_regs)
++{
++	u32 i;
++
++	/* Reload MacBB Parameters */
++	for (i = 0; i < MAC_REG_NUM_8814; i++)
++		rtw_write32(rtwdev, mac_regs[i], mac_backup[i]);
++
++	for (i = 0; i < BB_REG_NUM_8814; i++)
++		rtw_write32(rtwdev, bb_regs[i], bb_backup[i]);
++}
++
++static void rtw8814a_iqk_restore_rf(struct rtw_dev *rtwdev,
++				    const u32 rf_backup[][4],
++				    const u32 *rf_regs)
++{
++	u32 i;
++
++	rtw_write_rf(rtwdev, RF_PATH_A, RF_LUTWE, RFREG_MASK, 0x0);
++	rtw_write_rf(rtwdev, RF_PATH_B, RF_LUTWE, RFREG_MASK, 0x0);
++	rtw_write_rf(rtwdev, RF_PATH_C, RF_LUTWE, RFREG_MASK, 0x0);
++	rtw_write_rf(rtwdev, RF_PATH_D, RF_LUTWE, RFREG_MASK, 0x0);
++
++	rtw_write_rf(rtwdev, RF_PATH_A, RF_RXBB2, RFREG_MASK, 0x88001);
++	rtw_write_rf(rtwdev, RF_PATH_B, RF_RXBB2, RFREG_MASK, 0x88001);
++	rtw_write_rf(rtwdev, RF_PATH_C, RF_RXBB2, RFREG_MASK, 0x88001);
++	rtw_write_rf(rtwdev, RF_PATH_D, RF_RXBB2, RFREG_MASK, 0x88001);
++
++	for (i = 0; i < RF_REG_NUM_8814; i++) {
++		rtw_write_rf(rtwdev, RF_PATH_A, rf_regs[i],
++			     RFREG_MASK, rf_backup[i][RF_PATH_A]);
++		rtw_write_rf(rtwdev, RF_PATH_B, rf_regs[i],
++			     RFREG_MASK, rf_backup[i][RF_PATH_B]);
++		rtw_write_rf(rtwdev, RF_PATH_C, rf_regs[i],
++			     RFREG_MASK, rf_backup[i][RF_PATH_C]);
++		rtw_write_rf(rtwdev, RF_PATH_D, rf_regs[i],
++			     RFREG_MASK, rf_backup[i][RF_PATH_D]);
++	}
++}
++
++static void rtw8814a_iqk_reset_nctl(struct rtw_dev *rtwdev)
++{
++	rtw_write32(rtwdev, 0x1b00, 0xf8000000);
++	rtw_write32(rtwdev, 0x1b80, 0x00000006);
++
++	rtw_write32(rtwdev, 0x1b00, 0xf8000000);
++	rtw_write32(rtwdev, 0x1b80, 0x00000002);
++}
++
++static void rtw8814a_iqk_configure_mac(struct rtw_dev *rtwdev)
++{
++	rtw_write8(rtwdev, REG_TXPAUSE, 0x3f);
++	rtw_write32_clr(rtwdev, REG_BCN_CTRL,
++			(BIT_EN_BCN_FUNCTION << 8) | BIT_EN_BCN_FUNCTION);
++
++	/* RX ante off */
++	rtw_write8(rtwdev, REG_RXPSEL, 0x00);
++	/* CCA off */
++	rtw_write32_mask(rtwdev, REG_CCA2ND, 0xf, 0xe);
++	/* CCK RX path off */
++	rtw_write32_set(rtwdev, REG_PRECTRL, BIT_IQ_WGT);
++	rtw_write32(rtwdev, REG_RFE_PINMUX_A, 0x77777777);
++	rtw_write32(rtwdev, REG_RFE_PINMUX_B, 0x77777777);
++	rtw_write32(rtwdev, REG_RFE_PINMUX_C, 0x77777777);
++	rtw_write32(rtwdev, REG_RFE_PINMUX_D, 0x77777777);
++	rtw_write32_mask(rtwdev, REG_RFE_INVSEL_D, BIT_RFE_SELSW0_D, 0x77);
++	rtw_write32_mask(rtwdev, REG_PSD, BIT_PSD_INI, 0x0);
++
++	rtw_write32_mask(rtwdev, REG_RFE_INV0, 0xf, 0x0);
++}
++
++static void rtw8814a_lok_one_shot(struct rtw_dev *rtwdev, u8 path)
++{
++	u32 lok_temp1, lok_temp2;
++	bool lok_ready;
++	u8 ii;
++
++	/* ADC Clock source */
++	rtw_write32_mask(rtwdev, REG_FAS, BIT(21) | BIT(20), path);
++	/* LOK: CMD ID = 0
++	 * {0xf8000011, 0xf8000021, 0xf8000041, 0xf8000081}
++	 */
++	rtw_write32(rtwdev, 0x1b00, 0xf8000001 | (BIT(path) << 4));
++
++	usleep_range(1000, 1100);
++
++	if (read_poll_timeout(!rtw_read32_mask, lok_ready, lok_ready,
++			      1000, 10000, false,
++			      rtwdev, 0x1b00, BIT(0))) {
++		rtw_dbg(rtwdev, RTW_DBG_RFK, "==>S%d LOK timed out\n", path);
++
++		rtw8814a_iqk_reset_nctl(rtwdev);
++
++		rtw_write_rf(rtwdev, path, RF_DTXLOK, RFREG_MASK, 0x08400);
++
++		return;
++	}
++
++	rtw_write32(rtwdev, 0x1b00, 0xf8000000 | (path << 1));
++	rtw_write32(rtwdev, 0x1bd4, 0x003f0001);
++
++	lok_temp2 = rtw_read32_mask(rtwdev, 0x1bfc, 0x003e0000);
++	lok_temp2 = (lok_temp2 + 0x10) & 0x1f;
++
++	lok_temp1 = rtw_read32_mask(rtwdev, 0x1bfc, 0x0000003e);
++	lok_temp1 = (lok_temp1 + 0x10) & 0x1f;
++
++	for (ii = 1; ii < 5; ii++) {
++		lok_temp1 += (lok_temp1 & BIT(4 - ii)) << (ii * 2);
++		lok_temp2 += (lok_temp2 & BIT(4 - ii)) << (ii * 2);
++	}
++
++	rtw_dbg(rtwdev, RTW_DBG_RFK,
++		"path %d lok_temp1 = %#x, lok_temp2 = %#x\n",
++		path, lok_temp1 >> 4, lok_temp2 >> 4);
++
++	rtw_write_rf(rtwdev, path, RF_DTXLOK, 0x07c00, lok_temp1 >> 4);
++	rtw_write_rf(rtwdev, path, RF_DTXLOK, 0xf8000, lok_temp2 >> 4);
++}
++
++static void rtw8814a_iqk_tx_one_shot(struct rtw_dev *rtwdev, u8 path,
++				     u32 *tx_matrix, bool *tx_ok)
++{
++	u8 bw = rtwdev->hal.current_band_width;
++	u8 cal_retry;
++	u32 iqk_cmd;
++
++	for (cal_retry = 0; cal_retry < 4; cal_retry++) {
++		rtw_write32_mask(rtwdev, REG_FAS, BIT(21) | BIT(20), path);
++
++		iqk_cmd = 0xf8000001 | ((bw + 3) << 8) | (BIT(path) << 4);
++
++		rtw_dbg(rtwdev, RTW_DBG_RFK, "TXK_Trigger = %#x\n", iqk_cmd);
++
++		rtw_write32(rtwdev, 0x1b00, iqk_cmd);
++
++		usleep_range(10000, 11000);
++
++		if (read_poll_timeout(!rtw_read32_mask, *tx_ok, *tx_ok,
++				      1000, 20000, false,
++				      rtwdev, 0x1b00, BIT(0))) {
++			rtw_dbg(rtwdev, RTW_DBG_RFK,
++				"tx iqk S%d timed out\n", path);
++
++			rtw8814a_iqk_reset_nctl(rtwdev);
++		} else {
++			*tx_ok = !rtw_read32_mask(rtwdev, 0x1b08, BIT(26));
++
++			if (*tx_ok)
++				break;
++		}
++	}
++
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d tx ==> 0x1b00 = 0x%x\n",
++		path, rtw_read32(rtwdev, 0x1b00));
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d tx ==> 0x1b08 = 0x%x\n",
++		path, rtw_read32(rtwdev, 0x1b08));
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d tx ==> cal_retry = %x\n",
++		path, cal_retry);
++
++	rtw_write32(rtwdev, 0x1b00, 0xf8000000 | (path << 1));
++
++	if (*tx_ok) {
++		*tx_matrix = rtw_read32(rtwdev, 0x1b38);
++
++		rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d_IQC = 0x%x\n",
++			path, *tx_matrix);
++	}
++}
++
++static void rtw8814a_iqk_rx_one_shot(struct rtw_dev *rtwdev, u8 path,
++				     u32 *tx_matrix, bool *tx_ok)
++{
++	static const u16 iqk_apply[RTW_RF_PATH_MAX] = {
++		REG_TXAGCIDX, REG_TX_AGC_B, REG_TX_AGC_C, REG_TX_AGC_D
++	};
++	u8 band = rtwdev->hal.current_band_type;
++	u8 bw = rtwdev->hal.current_band_width;
++	u32 rx_matrix;
++	u8 cal_retry;
++	u32 iqk_cmd;
++	bool rx_ok;
++
++	for (cal_retry = 0; cal_retry < 4; cal_retry++) {
++		rtw_write32_mask(rtwdev, REG_FAS, BIT(21) | BIT(20), path);
++
++		if (band == RTW_BAND_2G) {
++			rtw_write_rf(rtwdev, path, RF_LUTDBG, BIT(11), 0x1);
++			rtw_write_rf(rtwdev, path, RF_GAINTX, 0xfffff, 0x51ce1);
++
++			switch (path) {
++			case 0:
++			case 1:
++				rtw_write32(rtwdev, REG_RFE_PINMUX_B,
++					    0x54775477);
++				break;
++			case 2:
++				rtw_write32(rtwdev, REG_RFE_PINMUX_C,
++					    0x54775477);
++				break;
++			case 3:
++				rtw_write32(rtwdev, REG_RFE_INVSEL_D, 0x75400000);
++				rtw_write32(rtwdev, REG_RFE_PINMUX_D,
++					    0x77777777);
++				break;
++			}
++		}
++
++		iqk_cmd = 0xf8000001 | ((9 - bw) << 8) | (BIT(path) << 4);
++
++		rtw_dbg(rtwdev, RTW_DBG_RFK, "RXK_Trigger = 0x%x\n", iqk_cmd);
++
++		rtw_write32(rtwdev, 0x1b00, iqk_cmd);
++
++		usleep_range(10000, 11000);
++
++		if (read_poll_timeout(!rtw_read32_mask, rx_ok, rx_ok,
++				      1000, 20000, false,
++				      rtwdev, 0x1b00, BIT(0))) {
++			rtw_dbg(rtwdev, RTW_DBG_RFK,
++				"rx iqk S%d timed out\n", path);
++
++			rtw8814a_iqk_reset_nctl(rtwdev);
++		} else {
++			rx_ok = !rtw_read32_mask(rtwdev, 0x1b08, BIT(26));
++
++			if (rx_ok)
++				break;
++		}
++	}
++
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d rx ==> 0x1b00 = 0x%x\n",
++		path, rtw_read32(rtwdev, 0x1b00));
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d rx ==> 0x1b08 = 0x%x\n",
++		path, rtw_read32(rtwdev, 0x1b08));
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d rx ==> cal_retry = %x\n",
++		path, cal_retry);
++
++	rtw_write32(rtwdev, 0x1b00, 0xf8000000 | (path << 1));
++
++	if (rx_ok) {
++		rtw_write32(rtwdev, 0x1b3c, 0x20000000);
++		rx_matrix = rtw_read32(rtwdev, 0x1b3c);
++
++		rtw_dbg(rtwdev, RTW_DBG_RFK, "S%d_IQC = 0x%x\n",
++			path, rx_matrix);
++	}
++
++	if (*tx_ok)
++		rtw_write32(rtwdev, 0x1b38, *tx_matrix);
++	else
++		rtw_write32_mask(rtwdev, iqk_apply[path], BIT(0), 0x0);
++
++	if (!rx_ok)
++		rtw_write32_mask(rtwdev, iqk_apply[path],
++				 BIT(11) | BIT(10), 0x0);
++
++	if (band == RTW_BAND_2G)
++		rtw_write_rf(rtwdev, path, RF_LUTDBG, BIT(11), 0x0);
++}
++
++static void rtw8814a_iqk(struct rtw_dev *rtwdev)
++{
++	u8 band = rtwdev->hal.current_band_type;
++	u8 bw = rtwdev->hal.current_band_width;
++	u32 tx_matrix[RTW_RF_PATH_MAX];
++	bool tx_ok[RTW_RF_PATH_MAX];
++	u8 path;
++
++	rtw_dbg(rtwdev, RTW_DBG_RFK, "IQK band = %d GHz bw = %d MHz\n",
++		band == RTW_BAND_2G ? 2 : 5, (1 << (bw + 1)) * 10);
++
++	rtw_write_rf(rtwdev, RF_PATH_A, RF_TXMOD, BIT(19), 0x1);
++	rtw_write_rf(rtwdev, RF_PATH_B, RF_TXMOD, BIT(19), 0x1);
++	rtw_write_rf(rtwdev, RF_PATH_C, RF_TXMOD, BIT(19), 0x1);
++	rtw_write_rf(rtwdev, RF_PATH_D, RF_TXMOD, BIT(19), 0x1);
++
++	rtw_write32_mask(rtwdev, REG_TXAGCIDX,
++			 (BIT(11) | BIT(10) | BIT(0)), 0x401);
++	rtw_write32_mask(rtwdev, REG_TX_AGC_B,
++			 (BIT(11) | BIT(10) | BIT(0)), 0x401);
++	rtw_write32_mask(rtwdev, REG_TX_AGC_C,
++			 (BIT(11) | BIT(10) | BIT(0)), 0x401);
++	rtw_write32_mask(rtwdev, REG_TX_AGC_D,
++			 (BIT(11) | BIT(10) | BIT(0)), 0x401);
++
++	if (band == RTW_BAND_5G)
++		rtw_write32(rtwdev, 0x1b00, 0xf8000ff1);
++	else
++		rtw_write32(rtwdev, 0x1b00, 0xf8000ef1);
++
++	usleep_range(1000, 1100);
++
++	rtw_write32(rtwdev, 0x810, 0x20101063);
++	rtw_write32(rtwdev, REG_DAC_RSTB, 0x0B00C000);
++
++	for (path = RF_PATH_A; path < RTW_RF_PATH_MAX; path++)
++		rtw8814a_lok_one_shot(rtwdev, path);
++
++	for (path = RF_PATH_A; path < RTW_RF_PATH_MAX; path++)
++		rtw8814a_iqk_tx_one_shot(rtwdev, path,
++					 &tx_matrix[path], &tx_ok[path]);
++
++	for (path = RF_PATH_A; path < RTW_RF_PATH_MAX; path++)
++		rtw8814a_iqk_rx_one_shot(rtwdev, path,
++					 &tx_matrix[path], &tx_ok[path]);
++}
++
++static void rtw8814a_do_iqk(struct rtw_dev *rtwdev)
++{
++	static const u32 backup_mac_reg[MAC_REG_NUM_8814] = {0x520, 0x550};
++	static const u32 backup_bb_reg[BB_REG_NUM_8814] = {
++		0xa14, 0x808, 0x838, 0x90c, 0x810, 0xcb0, 0xeb0,
++		0x18b4, 0x1ab4, 0x1abc, 0x9a4, 0x764, 0xcbc, 0x910
++	};
++	static const u32 backup_rf_reg[RF_REG_NUM_8814] = {0x0};
++	u32 rf_backup[RF_REG_NUM_8814][RTW_RF_PATH_MAX];
++	u32 mac_backup[MAC_REG_NUM_8814];
++	u32 bb_backup[BB_REG_NUM_8814];
++
++	rtw8814a_iqk_backup_mac_bb(rtwdev, mac_backup, bb_backup,
++				   backup_mac_reg, backup_bb_reg);
++	rtw8814a_iqk_afe_setting(rtwdev, true);
++	rtw8814a_iqk_backup_rf(rtwdev, rf_backup, backup_rf_reg);
++	rtw8814a_iqk_configure_mac(rtwdev);
++	rtw8814a_iqk(rtwdev);
++	rtw8814a_iqk_reset_nctl(rtwdev); /* for 3-wire to BB use */
++	rtw8814a_iqk_afe_setting(rtwdev, false);
++	rtw8814a_iqk_restore_mac_bb(rtwdev, mac_backup, bb_backup,
++				    backup_mac_reg, backup_bb_reg);
++	rtw8814a_iqk_restore_rf(rtwdev, rf_backup, backup_rf_reg);
++}
++
++static void rtw8814a_phy_calibration(struct rtw_dev *rtwdev)
++{
++	rtw8814a_do_iqk(rtwdev);
++}
++
++static void rtw8814a_coex_cfg_init(struct rtw_dev *rtwdev)
++{
++}
++
++static void rtw8814a_coex_cfg_ant_switch(struct rtw_dev *rtwdev, u8 ctrl_type,
++					 u8 pos_type)
++{
++	/* Override rtw_coex_coex_ctrl_owner(). RF path C does not
++	 * function when BIT_LTE_MUX_CTRL_PATH is set.
++	 */
++	rtw_write8_clr(rtwdev, REG_SYS_SDIO_CTRL + 3,
++		       BIT_LTE_MUX_CTRL_PATH >> 24);
++}
++
++static void rtw8814a_coex_cfg_gnt_fix(struct rtw_dev *rtwdev)
++{
++}
++
++static void rtw8814a_coex_cfg_gnt_debug(struct rtw_dev *rtwdev)
++{
++}
++
++static void rtw8814a_coex_cfg_rfe_type(struct rtw_dev *rtwdev)
++{
++	struct rtw_coex *coex = &rtwdev->coex;
++	struct rtw_coex_rfe *coex_rfe = &coex->rfe;
++
++	/* Only needed to make rtw8814a_coex_cfg_ant_switch() run. */
++	coex_rfe->ant_switch_exist = true;
++}
++
++static void rtw8814a_coex_cfg_wl_tx_power(struct rtw_dev *rtwdev, u8 wl_pwr)
++{
++}
++
++static void rtw8814a_coex_cfg_wl_rx_gain(struct rtw_dev *rtwdev, bool low_gain)
++{
++}
++
++static void rtw8814a_txagc_swing_offset(struct rtw_dev *rtwdev, u8 path,
++					u8 tx_pwr_idx_offset,
++					s8 *txagc_idx, u8 *swing_idx)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	u8 swing_upper_bound = dm_info->default_ofdm_index + 10;
++	s8 delta_pwr_idx = dm_info->delta_power_index[path];
++	u8 swing_index = dm_info->default_ofdm_index;
++	u8 max_tx_pwr_idx_offset = 0xf;
++	u8 swing_lower_bound = 0;
++	s8 agc_index = 0;
++
++	tx_pwr_idx_offset = min_t(u8, tx_pwr_idx_offset, max_tx_pwr_idx_offset);
++
++	if (delta_pwr_idx >= 0) {
++		if (delta_pwr_idx <= tx_pwr_idx_offset) {
++			agc_index = delta_pwr_idx;
++			swing_index = dm_info->default_ofdm_index;
++		} else if (delta_pwr_idx > tx_pwr_idx_offset) {
++			agc_index = tx_pwr_idx_offset;
++			swing_index = dm_info->default_ofdm_index +
++					delta_pwr_idx - tx_pwr_idx_offset;
++			swing_index = min_t(u8, swing_index, swing_upper_bound);
++		}
++	} else {
++		if (dm_info->default_ofdm_index > abs(delta_pwr_idx))
++			swing_index =
++				dm_info->default_ofdm_index + delta_pwr_idx;
++		else
++			swing_index = swing_lower_bound;
++		swing_index = max_t(u8, swing_index, swing_lower_bound);
++
++		agc_index = 0;
++	}
++
++	if (swing_index >= RTW_TXSCALE_SIZE) {
++		rtw_warn(rtwdev, "swing index overflow\n");
++		swing_index = RTW_TXSCALE_SIZE - 1;
++	}
++	*txagc_idx = agc_index;
++	*swing_idx = swing_index;
++}
++
++static void rtw8814a_pwrtrack_set_pwr(struct rtw_dev *rtwdev, u8 path,
++				      u8 pwr_idx_offset)
++{
++	static const u32 txagc_reg[RTW_RF_PATH_MAX] = {
++		REG_TX_AGC_A, REG_TX_AGC_B, REG_TX_AGC_C, REG_TX_AGC_D
++	};
++	static const u32 txscale_reg[RTW_RF_PATH_MAX] = {
++		REG_TXSCALE_A, REG_TXSCALE_B, REG_TXSCALE_C, REG_TXSCALE_D
++	};
++	s8 txagc_idx;
++	u8 swing_idx;
++
++	rtw8814a_txagc_swing_offset(rtwdev, path, pwr_idx_offset,
++				    &txagc_idx, &swing_idx);
++	rtw_write32_mask(rtwdev, txagc_reg[path], GENMASK(29, 25),
++			 txagc_idx);
++	rtw_write32_mask(rtwdev, txscale_reg[path], BB_SWING_MASK,
++			 rtw8814a_txscale_tbl[swing_idx]);
++}
++
++static void rtw8814a_pwrtrack_set(struct rtw_dev *rtwdev, u8 path)
++{
++	u8 max_pwr_idx = rtwdev->chip->max_power_index;
++	u8 band_width = rtwdev->hal.current_band_width;
++	u8 channel = rtwdev->hal.current_channel;
++	u8 tx_rate = rtwdev->dm_info.tx_rate;
++	u8 regd = rtw_regd_get(rtwdev);
++	u8 pwr_idx_offset, tx_pwr_idx;
++
++	tx_pwr_idx = rtw_phy_get_tx_power_index(rtwdev, path, tx_rate,
++						band_width, channel, regd);
++
++	tx_pwr_idx = min_t(u8, tx_pwr_idx, max_pwr_idx);
++
++	pwr_idx_offset = max_pwr_idx - tx_pwr_idx;
++
++	rtw8814a_pwrtrack_set_pwr(rtwdev, path, pwr_idx_offset);
++}
++
++static void rtw8814a_phy_pwrtrack_path(struct rtw_dev *rtwdev,
++				       struct rtw_swing_table *swing_table,
++				       u8 path)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	u8 power_idx_cur, power_idx_last;
++	u8 delta;
++
++	/* 8814A only has one thermal meter at PATH A */
++	delta = rtw_phy_pwrtrack_get_delta(rtwdev, RF_PATH_A);
++
++	power_idx_last = dm_info->delta_power_index[path];
++	power_idx_cur = rtw_phy_pwrtrack_get_pwridx(rtwdev, swing_table,
++						    path, RF_PATH_A, delta);
++
++	/* if delta of power indexes are the same, just skip */
++	if (power_idx_cur == power_idx_last)
++		return;
++
++	dm_info->delta_power_index[path] = power_idx_cur;
++	rtw8814a_pwrtrack_set(rtwdev, path);
++}
++
++static void rtw8814a_phy_pwrtrack(struct rtw_dev *rtwdev)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++	struct rtw_swing_table swing_table;
++	u8 thermal_value, path;
++
++	rtw_phy_config_swing_table(rtwdev, &swing_table);
++
++	if (rtwdev->efuse.thermal_meter[RF_PATH_A] == 0xff)
++		return;
++
++	thermal_value = rtw_read_rf(rtwdev, RF_PATH_A, RF_T_METER, 0xfc00);
++
++	rtw_phy_pwrtrack_avg(rtwdev, thermal_value, RF_PATH_A);
++
++	if (dm_info->pwr_trk_init_trigger)
++		dm_info->pwr_trk_init_trigger = false;
++	else if (!rtw_phy_pwrtrack_thermal_changed(rtwdev, thermal_value,
++						   RF_PATH_A))
++		goto iqk;
++
++	for (path = RF_PATH_A; path < rtwdev->hal.rf_path_num; path++)
++		rtw8814a_phy_pwrtrack_path(rtwdev, &swing_table, path);
++
++iqk:
++	if (rtw_phy_pwrtrack_need_iqk(rtwdev))
++		rtw8814a_do_iqk(rtwdev);
++}
++
++static void rtw8814a_pwr_track(struct rtw_dev *rtwdev)
++{
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++
++	if (!dm_info->pwr_trk_triggered) {
++		rtw_write_rf(rtwdev, RF_PATH_A, RF_T_METER,
++			     GENMASK(17, 16), 0x03);
++		dm_info->pwr_trk_triggered = true;
++		return;
++	}
++
++	rtw8814a_phy_pwrtrack(rtwdev);
++	dm_info->pwr_trk_triggered = false;
++}
++
++static void rtw8814a_phy_cck_pd_set(struct rtw_dev *rtwdev, u8 new_lvl)
++{
++	static const u8 pd[CCK_PD_LV_MAX] = {0x40, 0x83, 0xcd, 0xdd, 0xed};
++	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
++
++	/* Override rtw_phy_cck_pd_lv_link(). It implements something
++	 * like type 2/3/4. We need type 1 here.
++	 */
++	if (rtw_is_assoc(rtwdev)) {
++		if (dm_info->min_rssi > 60) {
++			new_lvl = CCK_PD_LV3;
++		} else if (dm_info->min_rssi > 35) {
++			new_lvl = CCK_PD_LV2;
++		} else if (dm_info->min_rssi > 20) {
++			if (dm_info->cck_fa_avg > 500)
++				new_lvl = CCK_PD_LV2;
++			else if (dm_info->cck_fa_avg < 250)
++				new_lvl = CCK_PD_LV1;
++			else
++				return;
++		} else {
++			new_lvl = CCK_PD_LV1;
++		}
++	}
++
++	rtw_dbg(rtwdev, RTW_DBG_PHY, "lv: (%d) -> (%d)\n",
++		dm_info->cck_pd_lv[RTW_CHANNEL_WIDTH_20][RF_PATH_A], new_lvl);
++
++	if (dm_info->cck_pd_lv[RTW_CHANNEL_WIDTH_20][RF_PATH_A] == new_lvl)
++		return;
++
++	dm_info->cck_fa_avg = CCK_FA_AVG_RESET;
++	dm_info->cck_pd_lv[RTW_CHANNEL_WIDTH_20][RF_PATH_A] = new_lvl;
++
++	rtw_write8(rtwdev, REG_CCK_PD_TH, pd[new_lvl]);
++}
++
++static void rtw8814a_led_set(struct led_classdev *led,
++			     enum led_brightness brightness)
++{
++	struct rtw_dev *rtwdev = container_of(led, struct rtw_dev, led_cdev);
++	u32 led_gpio_cfg;
++
++	led_gpio_cfg = rtw_read32(rtwdev, REG_GPIO_PIN_CTRL_2);
++	led_gpio_cfg |= BIT(16) | BIT(17) | BIT(21) | BIT(22);
++
++	if (brightness == LED_OFF) {
++		led_gpio_cfg |= BIT(8) | BIT(9) | BIT(13) | BIT(14);
++	} else {
++		led_gpio_cfg &= ~(BIT(8) | BIT(9) | BIT(13) | BIT(14));
++		led_gpio_cfg &= ~(BIT(0) | BIT(1) | BIT(5) | BIT(6));
++	}
++
++	rtw_write32(rtwdev, REG_GPIO_PIN_CTRL_2, led_gpio_cfg);
++}
++
++static void rtw8814a_fill_txdesc_checksum(struct rtw_dev *rtwdev,
++					  struct rtw_tx_pkt_info *pkt_info,
++					  u8 *txdesc)
++{
++	size_t words = 32 / 2; /* calculate the first 32 bytes (16 words) */
++
++	fill_txdesc_checksum_common(txdesc, words);
++}
++
++static const struct rtw_chip_ops rtw8814a_ops = {
++	.power_on		= rtw_power_on,
++	.power_off		= rtw_power_off,
++	.phy_set_param		= rtw8814a_phy_set_param,
++	.read_efuse		= rtw8814a_read_efuse,
++	.query_phy_status	= rtw8814a_query_phy_status,
++	.set_channel		= rtw8814a_set_channel,
++	.mac_init		= rtw8814a_mac_init,
++	.read_rf		= rtw_phy_read_rf,
++	.write_rf		= rtw_phy_write_rf_reg_sipi,
++	.set_tx_power_index	= rtw8814a_set_tx_power_index,
++	.set_antenna		= NULL,
++	.cfg_ldo25		= rtw8814a_cfg_ldo25,
++	.efuse_grant		= rtw8814a_efuse_grant,
++	.false_alarm_statistics	= rtw8814a_false_alarm_statistics,
++	.phy_calibration	= rtw8814a_phy_calibration,
++	.cck_pd_set		= rtw8814a_phy_cck_pd_set,
++	.pwr_track		= rtw8814a_pwr_track,
++	.config_bfee		= NULL,
++	.set_gid_table		= NULL,
++	.cfg_csi_rate		= NULL,
++	.led_set		= rtw8814a_led_set,
++	.fill_txdesc_checksum	= rtw8814a_fill_txdesc_checksum,
++
++	.coex_set_init		= rtw8814a_coex_cfg_init,
++	.coex_set_ant_switch	= rtw8814a_coex_cfg_ant_switch,
++	.coex_set_gnt_fix	= rtw8814a_coex_cfg_gnt_fix,
++	.coex_set_gnt_debug	= rtw8814a_coex_cfg_gnt_debug,
++	.coex_set_rfe_type	= rtw8814a_coex_cfg_rfe_type,
++	.coex_set_wl_tx_power	= rtw8814a_coex_cfg_wl_tx_power,
++	.coex_set_wl_rx_gain	= rtw8814a_coex_cfg_wl_rx_gain,
++};
++
++static const struct rtw_rqpn rqpn_table_8814a[] = {
++	/* SDIO */
++	{RTW_DMA_MAPPING_NORMAL, RTW_DMA_MAPPING_NORMAL, /* vo vi */
++	 RTW_DMA_MAPPING_LOW, RTW_DMA_MAPPING_LOW,	 /* be bk */
++	 RTW_DMA_MAPPING_EXTRA, RTW_DMA_MAPPING_HIGH},	 /* mg hi */
++	/* PCIE */
++	{RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_NORMAL,
++	 RTW_DMA_MAPPING_LOW, RTW_DMA_MAPPING_LOW,
++	 RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_HIGH},
++	/* USB, 2 bulk out */
++	{RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_HIGH,
++	 RTW_DMA_MAPPING_NORMAL, RTW_DMA_MAPPING_NORMAL,
++	 RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_HIGH},
++	/* USB, 3 bulk out */
++	{RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_NORMAL,
++	 RTW_DMA_MAPPING_LOW, RTW_DMA_MAPPING_LOW,
++	 RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_HIGH},
++	/* USB, 4 bulk out */
++	{RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_NORMAL,
++	 RTW_DMA_MAPPING_LOW, RTW_DMA_MAPPING_LOW,
++	 RTW_DMA_MAPPING_HIGH, RTW_DMA_MAPPING_HIGH},
++};
++
++static const struct rtw_prioq_addrs prioq_addrs_8814a = {
++	.prio[RTW_DMA_MAPPING_EXTRA] = {
++		.rsvd = REG_FIFOPAGE_INFO_4, .avail = REG_FIFOPAGE_INFO_4 + 2,
++	},
++	.prio[RTW_DMA_MAPPING_LOW] = {
++		.rsvd = REG_FIFOPAGE_INFO_2, .avail = REG_FIFOPAGE_INFO_2 + 2,
++	},
++	.prio[RTW_DMA_MAPPING_NORMAL] = {
++		.rsvd = REG_FIFOPAGE_INFO_3, .avail = REG_FIFOPAGE_INFO_3 + 2,
++	},
++	.prio[RTW_DMA_MAPPING_HIGH] = {
++		.rsvd = REG_FIFOPAGE_INFO_1, .avail = REG_FIFOPAGE_INFO_1 + 2,
++	},
++	.wsize = true,
++};
++
++static const struct rtw_page_table page_table_8814a[] = {
++	/* SDIO */
++	{0, 0, 0, 0, 0},	/* hq nq lq exq gapq */
++	/* PCIE */
++	{32, 32, 32, 32, 0},
++	/* USB, 2 bulk out */
++	{32, 32, 32, 32, 0},
++	/* USB, 3 bulk out */
++	{32, 32, 32, 32, 0},
++	/* USB, 4 bulk out */
++	{32, 32, 32, 32, 0},
++};
++
++static const struct rtw_intf_phy_para_table phy_para_table_8814a = {};
++
++static const struct rtw_hw_reg rtw8814a_dig[] = {
++	[0] = { .addr = 0xc50, .mask = 0x7f },
++	[1] = { .addr = 0xe50, .mask = 0x7f },
++	[2] = { .addr = 0x1850, .mask = 0x7f },
++	[3] = { .addr = 0x1a50, .mask = 0x7f },
++};
++
++static const struct rtw_rfe_def rtw8814a_rfe_defs[] = {
++	[0] = { .phy_pg_tbl	= &rtw8814a_bb_pg_type0_tbl,
++		.txpwr_lmt_tbl	= &rtw8814a_txpwr_lmt_type0_tbl,
++		.pwr_track_tbl	= &rtw8814a_rtw_pwrtrk_type0_tbl },
++	[1] = { .phy_pg_tbl	= &rtw8814a_bb_pg_tbl,
++		.txpwr_lmt_tbl	= &rtw8814a_txpwr_lmt_type1_tbl,
++		.pwr_track_tbl	= &rtw8814a_rtw_pwrtrk_tbl },
++};
++
++/* rssi in percentage % (dbm = % - 100) */
++static const u8 wl_rssi_step_8814a[] = {60, 50, 44, 30};
++static const u8 bt_rssi_step_8814a[] = {30, 30, 30, 30};
++
++/* wl_tx_dec_power, bt_tx_dec_power, wl_rx_gain, bt_rx_lna_constrain */
++static const struct coex_rf_para rf_para_tx_8814a[] = {
++	{0, 0, false, 7},  /* for normal */
++	{0, 16, false, 7}, /* for WL-CPT */
++	{4, 0, true, 1},
++	{3, 6, true, 1},
++	{2, 9, true, 1},
++	{1, 13, true, 1}
++};
++
++static const struct coex_rf_para rf_para_rx_8814a[] = {
++	{0, 0, false, 7},  /* for normal */
++	{0, 16, false, 7}, /* for WL-CPT */
++	{4, 0, true, 1},
++	{3, 6, true, 1},
++	{2, 9, true, 1},
++	{1, 13, true, 1}
++};
++
++static_assert(ARRAY_SIZE(rf_para_tx_8814a) == ARRAY_SIZE(rf_para_rx_8814a));
++
++const struct rtw_chip_info rtw8814a_hw_spec = {
++	.ops = &rtw8814a_ops,
++	.id = RTW_CHIP_TYPE_8814A,
++	.fw_name = "rtw88/rtw8814a_fw.bin",
++	.wlan_cpu = RTW_WCPU_11AC,
++	.tx_pkt_desc_sz = 40,
++	.tx_buf_desc_sz = 16,
++	.rx_pkt_desc_sz = 24,
++	.rx_buf_desc_sz = 8,
++	.phy_efuse_size = 1024,
++	.log_efuse_size = 512,
++	.ptct_efuse_size = 0,
++	.txff_size = (2048 - 10) * TX_PAGE_SIZE,
++	.rxff_size = 23552,
++	.rsvd_drv_pg_num = 8,
++	.band = RTW_BAND_2G | RTW_BAND_5G,
++	.page_size = TX_PAGE_SIZE,
++	.csi_buf_pg_num = 0,
++	.dig_min = 0x1c,
++	.txgi_factor = 1,
++	.is_pwr_by_rate_dec = true,
++	.rx_ldpc = true,
++	.max_power_index = 0x3f,
++	.ampdu_density = IEEE80211_HT_MPDU_DENSITY_2,
++	.usb_tx_agg_desc_num = 3,
++	.hw_feature_report = false,
++	.c2h_ra_report_size = 6,
++	.old_datarate_fb_limit = false,
++	.ht_supported = true,
++	.vht_supported = true,
++	.lps_deep_mode_supported = BIT(LPS_DEEP_MODE_LCLK),
++	.sys_func_en = 0xDC,
++	.pwr_on_seq = card_enable_flow_8814a,
++	.pwr_off_seq = card_disable_flow_8814a,
++	.rqpn_table = rqpn_table_8814a,
++	.prioq_addrs = &prioq_addrs_8814a,
++	.page_table = page_table_8814a,
++	.intf_table = &phy_para_table_8814a,
++	.dig = rtw8814a_dig,
++	.dig_cck = NULL,
++	.rf_base_addr = {0x2800, 0x2c00, 0x3800, 0x3c00},
++	.rf_sipi_addr = {0xc90, 0xe90, 0x1890, 0x1a90},
++	.ltecoex_addr = NULL,
++	.mac_tbl = &rtw8814a_mac_tbl,
++	.agc_tbl = &rtw8814a_agc_tbl,
++	.bb_tbl = &rtw8814a_bb_tbl,
++	.rf_tbl = {&rtw8814a_rf_a_tbl, &rtw8814a_rf_b_tbl,
++		   &rtw8814a_rf_c_tbl, &rtw8814a_rf_d_tbl},
++	.rfe_defs = rtw8814a_rfe_defs,
++	.rfe_defs_size = ARRAY_SIZE(rtw8814a_rfe_defs),
++	.iqk_threshold = 8,
++	.max_scan_ie_len = IEEE80211_MAX_DATA_LEN,
++
++	.coex_para_ver = 0,
++	.bt_desired_ver = 0,
++	.scbd_support = false,
++	.new_scbd10_def = false,
++	.ble_hid_profile_support = false,
++	.wl_mimo_ps_support = false,
++	.pstdma_type = COEX_PSTDMA_FORCE_LPSOFF,
++	.bt_rssi_type = COEX_BTRSSI_RATIO,
++	.ant_isolation = 15,
++	.rssi_tolerance = 2,
++	.wl_rssi_step = wl_rssi_step_8814a,
++	.bt_rssi_step = bt_rssi_step_8814a,
++	.table_sant_num = 0,
++	.table_sant = NULL,
++	.table_nsant_num = 0,
++	.table_nsant = NULL,
++	.tdma_sant_num = 0,
++	.tdma_sant = NULL,
++	.tdma_nsant_num = 0,
++	.tdma_nsant = NULL,
++	.wl_rf_para_num = ARRAY_SIZE(rf_para_tx_8814a),
++	.wl_rf_para_tx = rf_para_tx_8814a,
++	.wl_rf_para_rx = rf_para_rx_8814a,
++	.bt_afh_span_bw20 = 0x24,
++	.bt_afh_span_bw40 = 0x36,
++	.afh_5g_num = 0,
++	.afh_5g = NULL,
++	.coex_info_hw_regs_num = 0,
++	.coex_info_hw_regs = NULL,
++};
++EXPORT_SYMBOL(rtw8814a_hw_spec);
++
++MODULE_FIRMWARE("rtw88/rtw8814a_fw.bin");
++
++MODULE_AUTHOR("Bitterblue Smith <rtl8821cerfe2@gmail.com>");
++MODULE_DESCRIPTION("Realtek 802.11ac wireless 8814a driver");
++MODULE_LICENSE("Dual BSD/GPL");
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a.h
+@@ -0,0 +1,62 @@
++/* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#ifndef __RTW8814A_H__
++#define __RTW8814A_H__
++
++struct rtw8814au_efuse {
++	u8 vid[2];			/* 0xd0 */
++	u8 pid[2];			/* 0xd2 */
++	u8 res[4];			/* 0xd4 */
++	u8 mac_addr[ETH_ALEN];		/* 0xd8 */
++} __packed;
++
++struct rtw8814ae_efuse {
++	u8 mac_addr[ETH_ALEN];		/* 0xd0 */
++	u8 vid[2];			/* 0xd6 */
++	u8 did[2];			/* 0xd8 */
++	u8 svid[2];			/* 0xda */
++	u8 smid[2];			/* 0xdc */
++} __packed;
++
++struct rtw8814a_efuse {
++	__le16 rtl_id;
++	u8 res0[0x0c];
++	u8 usb_mode;			/* 0x0e */
++	u8 res1;
++
++	/* power index for four RF paths */
++	struct rtw_txpwr_idx txpwr_idx_table[4];
++
++	u8 channel_plan;		/* 0xb8 */
++	u8 xtal_k;			/* 0xb9 */
++	u8 thermal_meter;		/* 0xba */
++	u8 iqk_lck;			/* 0xbb */
++	u8 pa_type;			/* 0xbc */
++	u8 lna_type_2g[2];		/* 0xbd */
++	u8 lna_type_5g[2];		/* 0xbf */
++	u8 rf_board_option;		/* 0xc1 */
++	u8 res2;
++	u8 rf_bt_setting;		/* 0xc3 */
++	u8 eeprom_version;		/* 0xc4 */
++	u8 eeprom_customer_id;		/* 0xc5 */
++	u8 tx_bb_swing_setting_2g;	/* 0xc6 */
++	u8 tx_bb_swing_setting_5g;	/* 0xc7 */
++	u8 res3;
++	u8 trx_antenna_option;		/* 0xc9 */
++	u8 rfe_option;			/* 0xca */
++	u8 country_code[2];		/* 0xcb */
++	u8 res4[3];
++	union {
++		struct rtw8814au_efuse u;
++		struct rtw8814ae_efuse e;
++	};
++	u8 res5[0x122];			/* 0xde */
++} __packed;
++
++static_assert(sizeof(struct rtw8814a_efuse) == 512);
++
++extern const struct rtw_chip_info rtw8814a_hw_spec;
++
++#endif
diff --git a/package/kernel/mac80211/patches/rtl/089-v6.15-wifi-rtw88-Add-rtw8814ae.c.patch b/package/kernel/mac80211/patches/rtl/089-v6.15-wifi-rtw88-Add-rtw8814ae.c.patch
new file mode 100644
index 0000000000..0aa9a90360
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/089-v6.15-wifi-rtw88-Add-rtw8814ae.c.patch
@@ -0,0 +1,50 @@
+From dad8e879310211c1e02f09c35f169388bccbfa42 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:25:09 +0200
+Subject: [PATCH] wifi: rtw88: Add rtw8814ae.c
+
+This is the entry point for the new module rtw88_8814ae.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/74ebab2f-a23e-4d87-935f-0af2b5cba672@gmail.com
+---
+ .../net/wireless/realtek/rtw88/rtw8814ae.c    | 31 +++++++++++++++++++
+ 1 file changed, 31 insertions(+)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814ae.c
+
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814ae.c
+@@ -0,0 +1,31 @@
++// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#include <linux/module.h>
++#include <linux/pci.h>
++#include "pci.h"
++#include "rtw8814a.h"
++
++static const struct pci_device_id rtw_8814ae_id_table[] = {
++	{
++		PCI_DEVICE(PCI_VENDOR_ID_REALTEK, 0x8813),
++		.driver_data = (kernel_ulong_t)&rtw8814a_hw_spec
++	},
++	{}
++};
++MODULE_DEVICE_TABLE(pci, rtw_8814ae_id_table);
++
++static struct pci_driver rtw_8814ae_driver = {
++	.name = "rtw_8814ae",
++	.id_table = rtw_8814ae_id_table,
++	.probe = rtw_pci_probe,
++	.remove = rtw_pci_remove,
++	.driver.pm = &rtw_pm_ops,
++	.shutdown = rtw_pci_shutdown,
++};
++module_pci_driver(rtw_8814ae_driver);
++
++MODULE_AUTHOR("Bitterblue Smith <rtl8821cerfe2@gmail.com>");
++MODULE_DESCRIPTION("Realtek 802.11ac wireless 8814ae driver");
++MODULE_LICENSE("Dual BSD/GPL");
diff --git a/package/kernel/mac80211/patches/rtl/090-v6.15-wifi-rtw88-Add-rtw8814au.c.patch b/package/kernel/mac80211/patches/rtl/090-v6.15-wifi-rtw88-Add-rtw8814au.c.patch
new file mode 100644
index 0000000000..b83174d73e
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/090-v6.15-wifi-rtw88-Add-rtw8814au.c.patch
@@ -0,0 +1,73 @@
+From bad060e8a425182809bfc2586a2e7f5ccd1a994d Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:25:37 +0200
+Subject: [PATCH] wifi: rtw88: Add rtw8814au.c
+
+This is the entry point for the new module rtw88_8814au.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/71457787-5a9e-4ead-a62c-22ca44e00b89@gmail.com
+---
+ .../net/wireless/realtek/rtw88/rtw8814au.c    | 54 +++++++++++++++++++
+ 1 file changed, 54 insertions(+)
+ create mode 100644 drivers/net/wireless/realtek/rtw88/rtw8814au.c
+
+--- /dev/null
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814au.c
+@@ -0,0 +1,54 @@
++// SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause
++/* Copyright(c) 2025  Realtek Corporation
++ */
++
++#include <linux/module.h>
++#include <linux/usb.h>
++#include "main.h"
++#include "rtw8814a.h"
++#include "usb.h"
++
++static const struct usb_device_id rtw_8814au_id_table[] = {
++	{ USB_DEVICE_AND_INTERFACE_INFO(RTW_USB_VENDOR_ID_REALTEK, 0x8813, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x056e, 0x400b, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x056e, 0x400d, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0846, 0x9054, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0b05, 0x1817, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0b05, 0x1852, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0b05, 0x1853, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0e66, 0x0026, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x331a, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x20f4, 0x809a, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x20f4, 0x809b, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x2357, 0x0106, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x7392, 0xa834, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x7392, 0xa833, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8814a_hw_spec) },
++	{},
++};
++MODULE_DEVICE_TABLE(usb, rtw_8814au_id_table);
++
++static struct usb_driver rtw_8814au_driver = {
++	.name = "rtw_8814au",
++	.id_table = rtw_8814au_id_table,
++	.probe = rtw_usb_probe,
++	.disconnect = rtw_usb_disconnect,
++};
++module_usb_driver(rtw_8814au_driver);
++
++MODULE_AUTHOR("Bitterblue Smith <rtl8821cerfe2@gmail.com>");
++MODULE_DESCRIPTION("Realtek 802.11ac wireless 8814au driver");
++MODULE_LICENSE("Dual BSD/GPL");
diff --git a/package/kernel/mac80211/patches/rtl/091-v6.15-wifi-rtw88-Add-__nonstring-annotations-for-untermina.patch b/package/kernel/mac80211/patches/rtl/091-v6.15-wifi-rtw88-Add-__nonstring-annotations-for-untermina.patch
new file mode 100644
index 0000000000..4bb3253d50
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/091-v6.15-wifi-rtw88-Add-__nonstring-annotations-for-untermina.patch
@@ -0,0 +1,34 @@
+From d58ad77d5cc2a6d04db622a898e54d93fc7002a2 Mon Sep 17 00:00:00 2001
+From: Kees Cook <kees@kernel.org>
+Date: Mon, 10 Mar 2025 15:22:58 -0700
+Subject: [PATCH] wifi: rtw88: Add __nonstring annotations for unterminated
+ strings
+
+When a character array without a terminating NUL character has a static
+initializer, GCC 15's -Wunterminated-string-initialization will only
+warn if the array lacks the "nonstring" attribute[1]. Mark the arrays
+with __nonstring to and correctly identify the char array as "not a C
+string" and thereby eliminate the warning.
+
+Link: https://gcc.gnu.org/bugzilla/show_bug.cgi?id=117178 [1]
+Cc: Ping-Ke Shih <pkshih@realtek.com>
+Cc: Johannes Berg <johannes@sipsolutions.net>
+Cc: linux-wireless@vger.kernel.org
+Signed-off-by: Kees Cook <kees@kernel.org>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250310222257.work.866-kees@kernel.org
+---
+ drivers/net/wireless/realtek/rtw88/main.h | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -835,7 +835,7 @@ struct rtw_vif {
+ };
+ 
+ struct rtw_regulatory {
+-	char alpha2[2];
++	char alpha2[2] __nonstring;
+ 	u8 txpwr_regd_2g;
+ 	u8 txpwr_regd_5g;
+ };
diff --git a/package/kernel/mac80211/patches/rtl/091-v6.15wifi-rtw88-Enable-the-new-RTL8814AE-RTL8814AU-driver.patch b/package/kernel/mac80211/patches/rtl/091-v6.15wifi-rtw88-Enable-the-new-RTL8814AE-RTL8814AU-driver.patch
new file mode 100644
index 0000000000..8446ad3a96
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/091-v6.15wifi-rtw88-Enable-the-new-RTL8814AE-RTL8814AU-driver.patch
@@ -0,0 +1,147 @@
+From deb3ddeb18652118956fb581a39ac299e1ee5623 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 7 Mar 2025 02:26:25 +0200
+Subject: [PATCH] wifi: rtw88: Enable the new RTL8814AE/RTL8814AU drivers
+
+RTL8814A is a wifi 5 chip with 4 RF paths (chains), 3 spatial streams,
+and probably no Bluetooth.
+
+The USB-based RTL8814AU can reach 800 Mbps in the 5 GHz band in USB 3
+mode. In USB 2 mode it only uses 2 spatial streams.
+
+The PCI-based RTL8814AE is not as popular and didn't get as much
+testing so it's unclear how fast it goes. It's more like a bonus on top
+of the RTL8814AU support.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/5795b0a7-511e-40b5-ac36-476b63f174c7@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/Kconfig  | 25 +++++++++++++++++++++
+ drivers/net/wireless/realtek/rtw88/Makefile |  9 ++++++++
+ 2 files changed, 34 insertions(+)
+
+--- a/Kconfig.local
++++ b/Kconfig.local
+@@ -1153,6 +1153,9 @@ config BACKPORTED_RTW88_8821A
+ config BACKPORTED_RTW88_8812A
+ 	tristate
+ 	default RTW88_8812A
++config BACKPORTED_RTW88_8814A
++	tristate
++	default RTW88_8814A
+ config BACKPORTED_RTW88_8822BE
+ 	tristate
+ 	default RTW88_8822BE
+@@ -1198,12 +1201,21 @@ config BACKPORTED_RTW88_8821AU
+ config BACKPORTED_RTW88_8812AU
+ 	tristate
+ 	default RTW88_8812AU
++config BACKPORTED_RTW88_8814AE
++	tristate
++	default RTW88_8814AE
++config BACKPORTED_RTW88_8814AU
++	tristate
++	default RTW88_8814AU
+ config BACKPORTED_RTW88_DEBUG
+ 	tristate
+ 	default RTW88_DEBUG
+ config BACKPORTED_RTW88_DEBUGFS
+ 	tristate
+ 	default RTW88_DEBUGFS
++config BACKPORTED_RTW88_LEDS
++	tristate
++	default RTW88_LEDS
+ config BACKPORTED_RTW89
+ 	tristate
+ 	default RTW89
+--- a/drivers/net/wireless/realtek/rtw88/Kconfig
++++ b/drivers/net/wireless/realtek/rtw88/Kconfig
+@@ -68,6 +68,10 @@ config RTW88_8812A
+ 	depends on m
+ 	select RTW88_88XXA
+ 
++config RTW88_8814A
++	tristate
++	depends on m
++
+ config RTW88_8822BE
+ 	tristate "Realtek 8822BE PCI wireless network adapter"
+ 	depends on m
+@@ -251,6 +255,30 @@ config RTW88_8812AU
+ 
+ 	  802.11ac USB wireless network adapter
+ 
++config RTW88_8814AE
++	tristate "Realtek 8814AE PCI wireless network adapter"
++	depends on m
++	depends on PCI
++	select RTW88_CORE
++	select RTW88_PCI
++	select RTW88_8814A
++	help
++	  Select this option will enable support for 8814AE chipset
++
++	  802.11ac PCIe wireless network adapter
++
++config RTW88_8814AU
++	tristate "Realtek 8814AU USB wireless network adapter"
++	depends on m
++	depends on USB
++	select RTW88_CORE
++	select RTW88_USB
++	select RTW88_8814A
++	help
++	  Select this option will enable support for 8814AU chipset
++
++	  802.11ac USB wireless network adapter
++
+ config RTW88_DEBUG
+ 	bool "Realtek rtw88 debug support"
+ 	depends on RTW88_CORE
+--- a/drivers/net/wireless/realtek/rtw88/Makefile
++++ b/drivers/net/wireless/realtek/rtw88/Makefile
+@@ -94,6 +94,15 @@ rtw88_8821au-objs		:= rtw8821au.o
+ obj-$(CPTCFG_RTW88_8812AU)	+= rtw88_8812au.o
+ rtw88_8812au-objs		:= rtw8812au.o
+ 
++obj-$(CPTCFG_RTW88_8814A)	+= rtw88_8814a.o
++rtw88_8814a-objs		:= rtw8814a.o rtw8814a_table.o
++
++obj-$(CPTCFG_RTW88_8814AE)	+= rtw88_8814ae.o
++rtw88_8814ae-objs		:= rtw8814ae.o
++
++obj-$(CPTCFG_RTW88_8814AU)	+= rtw88_8814au.o
++rtw88_8814au-objs		:= rtw8814au.o
++
+ obj-$(CPTCFG_RTW88_PCI)		+= rtw88_pci.o
+ rtw88_pci-objs			:= pci.o
+ 
+--- a/local-symbols
++++ b/local-symbols
+@@ -377,6 +377,10 @@ RTW88_8723X=
+ RTW88_8703B=
+ RTW88_8723D=
+ RTW88_8821C=
++RTW88_88XXA=
++RTW88_8821A=
++RTW88_8812A=
++RTW88_8814A=
+ RTW88_8822BE=
+ RTW88_8822BS=
+ RTW88_8822BU=
+@@ -390,8 +394,13 @@ RTW88_8723DU=
+ RTW88_8821CE=
+ RTW88_8821CS=
+ RTW88_8821CU=
++RTW88_8821AU=
++RTW88_8812AU=
++RTW88_8814AE=
++RTW88_8814AU=
+ RTW88_DEBUG=
+ RTW88_DEBUGFS=
++RTW88_LEDS=
+ RTW89=
+ RTW89_CORE=
+ RTW89_PCI=
diff --git a/package/kernel/mac80211/patches/rtl/093-v6.16-wifi-rtw88-sdio-Remove-redundant-flush_workqueue-cal.patch b/package/kernel/mac80211/patches/rtl/093-v6.16-wifi-rtw88-sdio-Remove-redundant-flush_workqueue-cal.patch
new file mode 100644
index 0000000000..9852bdff94
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/093-v6.16-wifi-rtw88-sdio-Remove-redundant-flush_workqueue-cal.patch
@@ -0,0 +1,36 @@
+From 5c4cf36c538bb2714e43654e365cb77b19c4a93e Mon Sep 17 00:00:00 2001
+From: Chen Ni <nichen@iscas.ac.cn>
+Date: Mon, 24 Mar 2025 15:59:10 +0800
+Subject: [PATCH] wifi: rtw88: sdio: Remove redundant 'flush_workqueue()' calls
+
+'destroy_workqueue()' already drains the queue before destroying it, so
+there is no need to flush it explicitly.
+
+Remove the redundant 'flush_workqueue()' calls.
+
+This was generated with coccinelle:
+
+@@
+expression E;
+@@
+
+- flush_workqueue(E);
+  destroy_workqueue(E);
+
+Signed-off-by: Chen Ni <nichen@iscas.ac.cn>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250324075910.407999-1-nichen@iscas.ac.cn
+---
+ drivers/net/wireless/realtek/rtw88/sdio.c | 1 -
+ 1 file changed, 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -1298,7 +1298,6 @@ static void rtw_sdio_deinit_tx(struct rt
+ 	struct rtw_sdio *rtwsdio = (struct rtw_sdio *)rtwdev->priv;
+ 	int i;
+ 
+-	flush_workqueue(rtwsdio->txwq);
+ 	destroy_workqueue(rtwsdio->txwq);
+ 	kfree(rtwsdio->tx_handler_data);
+ 
diff --git a/package/kernel/mac80211/patches/rtl/094-v6.16-wifi-rtw88-usb-Remove-redundant-flush_workqueue-call.patch b/package/kernel/mac80211/patches/rtl/094-v6.16-wifi-rtw88-usb-Remove-redundant-flush_workqueue-call.patch
new file mode 100644
index 0000000000..41e670fd11
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/094-v6.16-wifi-rtw88-usb-Remove-redundant-flush_workqueue-call.patch
@@ -0,0 +1,44 @@
+From 625fbc16524a45488f6eb8561d98b3328efe79cd Mon Sep 17 00:00:00 2001
+From: Chen Ni <nichen@iscas.ac.cn>
+Date: Mon, 24 Mar 2025 16:03:03 +0800
+Subject: [PATCH] wifi: rtw88: usb: Remove redundant 'flush_workqueue()' calls
+
+'destroy_workqueue()' already drains the queue before destroying it, so
+there is no need to flush it explicitly.
+
+Remove the redundant 'flush_workqueue()' calls.
+
+This was generated with coccinelle:
+
+@@
+expression E;
+@@
+
+- flush_workqueue(E);
+  destroy_workqueue(E);
+
+Signed-off-by: Chen Ni <nichen@iscas.ac.cn>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250324080303.408084-1-nichen@iscas.ac.cn
+---
+ drivers/net/wireless/realtek/rtw88/usb.c | 2 --
+ 1 file changed, 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -901,7 +901,6 @@ static void rtw_usb_deinit_rx(struct rtw
+ 
+ 	skb_queue_purge(&rtwusb->rx_queue);
+ 
+-	flush_workqueue(rtwusb->rxwq);
+ 	destroy_workqueue(rtwusb->rxwq);
+ }
+ 
+@@ -928,7 +927,6 @@ static void rtw_usb_deinit_tx(struct rtw
+ {
+ 	struct rtw_usb *rtwusb = rtw_get_usb_priv(rtwdev);
+ 
+-	flush_workqueue(rtwusb->txwq);
+ 	destroy_workqueue(rtwusb->txwq);
+ 	rtw_usb_tx_queue_purge(rtwusb);
+ }
diff --git a/package/kernel/mac80211/patches/rtl/095-v6.16-wifi-rtw88-usb-Enable-switching-the-RTL8814AU-to-USB.patch b/package/kernel/mac80211/patches/rtl/095-v6.16-wifi-rtw88-usb-Enable-switching-the-RTL8814AU-to-USB.patch
new file mode 100644
index 0000000000..edd3cd5e70
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/095-v6.16-wifi-rtw88-usb-Enable-switching-the-RTL8814AU-to-USB.patch
@@ -0,0 +1,32 @@
+From bf1103654df99d50724a022c8b9fca8908a86f50 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 2 Apr 2025 18:30:02 +0300
+Subject: [PATCH] wifi: rtw88: usb: Enable switching the RTL8814AU to USB 3
+
+The Realtek wifi 5 devices which support USB 3 are weird: when first
+plugged in, they pretend to be USB 2. The driver needs to send some
+commands to the device, which make it disappear and come back as a
+USB 3 device.
+
+The method used to switch the RTL8812AU also works for the RTL8814AU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/d3608f70-e04f-4f6b-987a-022c8e317165@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/usb.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -1043,7 +1043,8 @@ static int rtw_usb_switch_mode_new(struc
+ 
+ static bool rtw_usb3_chip_old(u8 chip_id)
+ {
+-	return chip_id == RTW_CHIP_TYPE_8812A;
++	return chip_id == RTW_CHIP_TYPE_8812A ||
++	       chip_id == RTW_CHIP_TYPE_8814A;
+ }
+ 
+ static bool rtw_usb3_chip_new(u8 chip_id)
diff --git a/package/kernel/mac80211/patches/rtl/096-v6.16-wifi-rtw88-usb-Enable-RX-aggregation-for-RTL8814AU.patch b/package/kernel/mac80211/patches/rtl/096-v6.16-wifi-rtw88-usb-Enable-RX-aggregation-for-RTL8814AU.patch
new file mode 100644
index 0000000000..9709528e70
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/096-v6.16-wifi-rtw88-usb-Enable-RX-aggregation-for-RTL8814AU.patch
@@ -0,0 +1,28 @@
+From dcbb7bb3a364f218411761e2e5ee2f6818d9bdfc Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 2 Apr 2025 18:30:28 +0300
+Subject: [PATCH] wifi: rtw88: usb: Enable RX aggregation for RTL8814AU
+
+Let the chip transfer several frames in a single USB Request Block.
+This is supposed to improve the RX speed.
+
+It can use the same code used for RTL8822CU, RTL8822BU, and RTL8821CU.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/672397ac-dd4d-4420-8b3e-7011578e2243@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/usb.c | 1 +
+ 1 file changed, 1 insertion(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -829,6 +829,7 @@ static void rtw_usb_dynamic_rx_agg(struc
+ 	case RTW_CHIP_TYPE_8822C:
+ 	case RTW_CHIP_TYPE_8822B:
+ 	case RTW_CHIP_TYPE_8821C:
++	case RTW_CHIP_TYPE_8814A:
+ 		rtw_usb_dynamic_rx_agg_v1(rtwdev, enable);
+ 		break;
+ 	case RTW_CHIP_TYPE_8821A:
diff --git a/package/kernel/mac80211/patches/rtl/097-v6.16-wifi-rtw88-Set-AMPDU-factor-to-hardware-for-RTL8814A.patch b/package/kernel/mac80211/patches/rtl/097-v6.16-wifi-rtw88-Set-AMPDU-factor-to-hardware-for-RTL8814A.patch
new file mode 100644
index 0000000000..bdac02c8c6
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/097-v6.16-wifi-rtw88-Set-AMPDU-factor-to-hardware-for-RTL8814A.patch
@@ -0,0 +1,192 @@
+From 0d2a88690e583168effb03c64fd217a323b2c444 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 2 Apr 2025 18:31:12 +0300
+Subject: [PATCH] wifi: rtw88: Set AMPDU factor to hardware for RTL8814A
+
+Tell the chip the maximum AMPDU size supported by the AP. This greatly
+improves the TX speed of RTL8814AU in the 2.4 GHz band. Before: ~90
+Mbps. After: ~300 Mbps.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/4edc2a63-81b3-431c-9a37-5a7d899a6cc2@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/mac80211.c |  2 ++
+ drivers/net/wireless/realtek/rtw88/main.c     | 32 +++++++++++++++++++
+ drivers/net/wireless/realtek/rtw88/main.h     |  3 ++
+ drivers/net/wireless/realtek/rtw88/rtw8703b.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8723d.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8812a.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8814a.c | 11 +++++++
+ drivers/net/wireless/realtek/rtw88/rtw8821a.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c |  1 +
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c |  1 +
+ 11 files changed, 55 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/mac80211.c
++++ b/drivers/net/wireless/realtek/rtw88/mac80211.c
+@@ -396,6 +396,8 @@ static void rtw_ops_bss_info_changed(str
+ 			if (rtw_bf_support)
+ 				rtw_bf_assoc(rtwdev, vif, conf);
+ 
++			rtw_set_ampdu_factor(rtwdev, vif, conf);
++
+ 			rtw_fw_beacon_filter_config(rtwdev, true, vif);
+ 		} else {
+ 			rtw_leave_lps(rtwdev);
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -2447,6 +2447,38 @@ void rtw_core_enable_beacon(struct rtw_d
+ 	}
+ }
+ 
++void rtw_set_ampdu_factor(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
++			  struct ieee80211_bss_conf *bss_conf)
++{
++	const struct rtw_chip_ops *ops = rtwdev->chip->ops;
++	struct ieee80211_sta *sta;
++	u8 factor = 0xff;
++
++	if (!ops->set_ampdu_factor)
++		return;
++
++	rcu_read_lock();
++
++	sta = ieee80211_find_sta(vif, bss_conf->bssid);
++	if (!sta) {
++		rcu_read_unlock();
++		rtw_warn(rtwdev, "%s: failed to find station %pM\n",
++			 __func__, bss_conf->bssid);
++		return;
++	}
++
++	if (sta->deflink.vht_cap.vht_supported)
++		factor = u32_get_bits(sta->deflink.vht_cap.cap,
++				      IEEE80211_VHT_CAP_MAX_A_MPDU_LENGTH_EXPONENT_MASK);
++	else if (sta->deflink.ht_cap.ht_supported)
++		factor = sta->deflink.ht_cap.ampdu_factor;
++
++	rcu_read_unlock();
++
++	if (factor != 0xff)
++		ops->set_ampdu_factor(rtwdev, factor);
++}
++
+ MODULE_AUTHOR("Realtek Corporation");
+ MODULE_DESCRIPTION("Realtek 802.11ac wireless core module");
+ MODULE_LICENSE("Dual BSD/GPL");
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -878,6 +878,7 @@ struct rtw_chip_ops {
+ 			   u32 antenna_rx);
+ 	void (*cfg_ldo25)(struct rtw_dev *rtwdev, bool enable);
+ 	void (*efuse_grant)(struct rtw_dev *rtwdev, bool enable);
++	void (*set_ampdu_factor)(struct rtw_dev *rtwdev, u8 factor);
+ 	void (*false_alarm_statistics)(struct rtw_dev *rtwdev);
+ 	void (*phy_calibration)(struct rtw_dev *rtwdev);
+ 	void (*dpk_track)(struct rtw_dev *rtwdev);
+@@ -2272,4 +2273,6 @@ void rtw_update_channel(struct rtw_dev *
+ void rtw_core_port_switch(struct rtw_dev *rtwdev, struct ieee80211_vif *vif);
+ bool rtw_core_check_sta_active(struct rtw_dev *rtwdev);
+ void rtw_core_enable_beacon(struct rtw_dev *rtwdev, bool enable);
++void rtw_set_ampdu_factor(struct rtw_dev *rtwdev, struct ieee80211_vif *vif,
++			  struct ieee80211_bss_conf *bss_conf);
+ #endif
+--- a/drivers/net/wireless/realtek/rtw88/rtw8703b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8703b.c
+@@ -1904,6 +1904,7 @@ static const struct rtw_chip_ops rtw8703
+ 	.set_antenna		= NULL,
+ 	.cfg_ldo25		= rtw8723x_cfg_ldo25,
+ 	.efuse_grant		= rtw8723x_efuse_grant,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw8723x_false_alarm_statistics,
+ 	.phy_calibration	= rtw8703b_phy_calibration,
+ 	.dpk_track		= NULL,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723d.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723d.c
+@@ -1404,6 +1404,7 @@ static const struct rtw_chip_ops rtw8723
+ 	.set_antenna		= NULL,
+ 	.cfg_ldo25		= rtw8723x_cfg_ldo25,
+ 	.efuse_grant		= rtw8723x_efuse_grant,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw8723x_false_alarm_statistics,
+ 	.phy_calibration	= rtw8723d_phy_calibration,
+ 	.cck_pd_set		= rtw8723d_phy_cck_pd_set,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812a.c
+@@ -925,6 +925,7 @@ static const struct rtw_chip_ops rtw8812
+ 	.set_tx_power_index	= rtw88xxa_set_tx_power_index,
+ 	.cfg_ldo25		= rtw8812a_cfg_ldo25,
+ 	.efuse_grant		= rtw88xxa_efuse_grant,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw88xxa_false_alarm_statistics,
+ 	.phy_calibration	= rtw8812a_phy_calibration,
+ 	.cck_pd_set		= rtw88xxa_phy_cck_pd_set,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8814a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a.c
+@@ -1332,6 +1332,16 @@ static void rtw8814a_cfg_ldo25(struct rt
+ {
+ }
+ 
++/* Without this RTL8814A sends too many frames and (some?) 11n AP
++ * can't handle it, resulting in low TX speed. Other chips seem fine.
++ */
++static void rtw8814a_set_ampdu_factor(struct rtw_dev *rtwdev, u8 factor)
++{
++	factor = min_t(u8, factor, IEEE80211_VHT_MAX_AMPDU_256K);
++
++	rtw_write32(rtwdev, REG_AMPDU_MAX_LENGTH, (8192 << factor) - 1);
++}
++
+ static void rtw8814a_false_alarm_statistics(struct rtw_dev *rtwdev)
+ {
+ 	struct rtw_dm_info *dm_info = &rtwdev->dm_info;
+@@ -2051,6 +2061,7 @@ static const struct rtw_chip_ops rtw8814
+ 	.set_antenna		= NULL,
+ 	.cfg_ldo25		= rtw8814a_cfg_ldo25,
+ 	.efuse_grant		= rtw8814a_efuse_grant,
++	.set_ampdu_factor	= rtw8814a_set_ampdu_factor,
+ 	.false_alarm_statistics	= rtw8814a_false_alarm_statistics,
+ 	.phy_calibration	= rtw8814a_phy_calibration,
+ 	.cck_pd_set		= rtw8814a_phy_cck_pd_set,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821a.c
+@@ -871,6 +871,7 @@ static const struct rtw_chip_ops rtw8821
+ 	.set_tx_power_index	= rtw88xxa_set_tx_power_index,
+ 	.cfg_ldo25		= rtw8821a_cfg_ldo25,
+ 	.efuse_grant		= rtw88xxa_efuse_grant,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw88xxa_false_alarm_statistics,
+ 	.phy_calibration	= rtw8821a_phy_calibration,
+ 	.cck_pd_set		= rtw88xxa_phy_cck_pd_set,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -1668,6 +1668,7 @@ static const struct rtw_chip_ops rtw8821
+ 	.set_antenna		= NULL,
+ 	.set_tx_power_index	= rtw8821c_set_tx_power_index,
+ 	.cfg_ldo25		= rtw8821c_cfg_ldo25,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw8821c_false_alarm_statistics,
+ 	.phy_calibration	= rtw8821c_phy_calibration,
+ 	.cck_pd_set		= rtw8821c_phy_cck_pd_set,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -2158,6 +2158,7 @@ static const struct rtw_chip_ops rtw8822
+ 	.set_tx_power_index	= rtw8822b_set_tx_power_index,
+ 	.set_antenna		= rtw8822b_set_antenna,
+ 	.cfg_ldo25		= rtw8822b_cfg_ldo25,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw8822b_false_alarm_statistics,
+ 	.phy_calibration	= rtw8822b_phy_calibration,
+ 	.pwr_track		= rtw8822b_pwr_track,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -4968,6 +4968,7 @@ static const struct rtw_chip_ops rtw8822
+ 	.set_tx_power_index	= rtw8822c_set_tx_power_index,
+ 	.set_antenna		= rtw8822c_set_antenna,
+ 	.cfg_ldo25		= rtw8822c_cfg_ldo25,
++	.set_ampdu_factor	= NULL,
+ 	.false_alarm_statistics	= rtw8822c_false_alarm_statistics,
+ 	.dpk_track		= rtw8822c_dpk_track,
+ 	.phy_calibration	= rtw8822c_phy_calibration,
diff --git a/package/kernel/mac80211/patches/rtl/098-v6.16-wifi-rtw88-Don-t-set-SUPPORTS_AMSDU_IN_AMPDU-for-RTL.patch b/package/kernel/mac80211/patches/rtl/098-v6.16-wifi-rtw88-Don-t-set-SUPPORTS_AMSDU_IN_AMPDU-for-RTL.patch
new file mode 100644
index 0000000000..1b030761d3
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/098-v6.16-wifi-rtw88-Don-t-set-SUPPORTS_AMSDU_IN_AMPDU-for-RTL.patch
@@ -0,0 +1,169 @@
+From b8d49bb8d16ae7dde8e05b275d6e3b8bbf27f011 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 2 Apr 2025 18:31:36 +0300
+Subject: [PATCH] wifi: rtw88: Don't set SUPPORTS_AMSDU_IN_AMPDU for RTL8814AU
+
+RTL8814AU doesn't work well with SUPPORTS_AMSDU_IN_AMPDU. The RX speed
+is noticeably lower and the VHT RX statistics are strange. Typical
+values with SUPPORTS_AMSDU_IN_AMPDU:
+
+Reverse mode, remote host 192.168.0.1 is sending
+[  5] local 192.168.0.50 port 60710 connected to 192.168.0.1 port 5201
+[ ID] Interval           Transfer     Bitrate
+[  5]   0.00-1.00   sec  74.6 MBytes   626 Mbits/sec
+[  5]   1.00-2.00   sec  79.2 MBytes   665 Mbits/sec
+[  5]   2.00-3.00   sec  84.9 MBytes   712 Mbits/sec
+[  5]   3.00-4.00   sec  83.8 MBytes   703 Mbits/sec
+[  5]   4.00-5.00   sec  85.9 MBytes   720 Mbits/sec
+[  5]   5.00-6.00   sec  78.9 MBytes   662 Mbits/sec
+[  5]   6.00-7.00   sec  81.2 MBytes   682 Mbits/sec
+[  5]   7.00-8.00   sec  80.5 MBytes   675 Mbits/sec
+[  5]   8.00-9.00   sec  79.4 MBytes   666 Mbits/sec
+[  5]   9.00-10.00  sec  82.2 MBytes   689 Mbits/sec
+[  5]  10.00-11.00  sec  82.0 MBytes   688 Mbits/sec
+[  5]  11.00-12.00  sec  84.2 MBytes   707 Mbits/sec
+[  5]  12.00-13.00  sec  71.0 MBytes   596 Mbits/sec
+[  5]  13.00-14.00  sec  69.4 MBytes   582 Mbits/sec
+[  5]  14.00-15.00  sec  80.2 MBytes   673 Mbits/sec
+[  5]  15.00-16.00  sec  74.5 MBytes   625 Mbits/sec
+
+[Rx Counter]:
+ * CCA (CCK, OFDM, Total) = (0, 2455, 2455)
+ * False Alarm (CCK, OFDM, Total) = (0, 69, 69)
+ * CCK cnt (ok, err) = (0, 0)
+ * OFDM cnt (ok, err) = (1239, 2)
+ * HT cnt (ok, err) = (0, 0)
+ * VHT cnt (ok, err) = (21, 12109)
+
+The "VHT ok" number is not believable.
+
+And without SUPPORTS_AMSDU_IN_AMPDU:
+
+Reverse mode, remote host 192.168.0.1 is sending
+[  5] local 192.168.0.50 port 50030 connected to 192.168.0.1 port 5201
+[ ID] Interval           Transfer     Bitrate
+[  5]   0.00-1.00   sec  70.5 MBytes   591 Mbits/sec
+[  5]   1.00-2.00   sec  86.9 MBytes   729 Mbits/sec
+[  5]   2.00-3.00   sec  98.6 MBytes   827 Mbits/sec
+[  5]   3.00-4.00   sec  97.4 MBytes   817 Mbits/sec
+[  5]   4.00-5.00   sec  98.6 MBytes   827 Mbits/sec
+[  5]   5.00-6.00   sec  96.9 MBytes   813 Mbits/sec
+[  5]   6.00-7.00   sec  98.2 MBytes   824 Mbits/sec
+[  5]   7.00-8.00   sec  98.0 MBytes   822 Mbits/sec
+[  5]   8.00-9.00   sec  99.9 MBytes   838 Mbits/sec
+[  5]   9.00-10.00  sec  99.2 MBytes   833 Mbits/sec
+[  5]  10.00-11.00  sec  98.0 MBytes   822 Mbits/sec
+[  5]  11.00-12.00  sec  98.1 MBytes   823 Mbits/sec
+[  5]  12.00-13.00  sec  97.0 MBytes   814 Mbits/sec
+[  5]  13.00-14.00  sec  98.2 MBytes   824 Mbits/sec
+[  5]  14.00-15.00  sec  98.5 MBytes   826 Mbits/sec
+[  5]  15.00-16.00  sec  97.4 MBytes   817 Mbits/sec
+
+[Rx Counter]:
+ * CCA (CCK, OFDM, Total) = (0, 3860, 3860)
+ * False Alarm (CCK, OFDM, Total) = (0, 2, 2)
+ * CCK cnt (ok, err) = (0, 0)
+ * OFDM cnt (ok, err) = (1486, 0)
+ * HT cnt (ok, err) = (0, 0)
+ * VHT cnt (ok, err) = (7399, 9118)
+
+Add a new member "amsdu_in_ampdu" in struct rtw_chip_info and use it
+to set SUPPORTS_AMSDU_IN_AMPDU only for the other chips.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/6202ccfb-feb0-4107-a08d-db2699e179f0@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/main.c     | 3 ++-
+ drivers/net/wireless/realtek/rtw88/main.h     | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8812a.c | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8814a.c | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8821a.c | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8821c.c | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8822b.c | 1 +
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c | 1 +
+ 8 files changed, 9 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/main.c
++++ b/drivers/net/wireless/realtek/rtw88/main.c
+@@ -2242,7 +2242,8 @@ int rtw_register_hw(struct rtw_dev *rtwd
+ 	ieee80211_hw_set(hw, SUPPORTS_PS);
+ 	ieee80211_hw_set(hw, SUPPORTS_DYNAMIC_PS);
+ 	ieee80211_hw_set(hw, SUPPORT_FAST_XMIT);
+-	ieee80211_hw_set(hw, SUPPORTS_AMSDU_IN_AMPDU);
++	if (rtwdev->chip->amsdu_in_ampdu)
++		ieee80211_hw_set(hw, SUPPORTS_AMSDU_IN_AMPDU);
+ 	ieee80211_hw_set(hw, HAS_RATE_CONTROL);
+ 	ieee80211_hw_set(hw, TX_AMSDU);
+ 	ieee80211_hw_set(hw, SINGLE_SCAN_ON_ALL_BANDS);
+--- a/drivers/net/wireless/realtek/rtw88/main.h
++++ b/drivers/net/wireless/realtek/rtw88/main.h
+@@ -1230,6 +1230,7 @@ struct rtw_chip_info {
+ 	u16 fw_fifo_addr[RTW_FW_FIFO_MAX];
+ 	const struct rtw_fwcd_segs *fwcd_segs;
+ 
++	bool amsdu_in_ampdu;
+ 	u8 usb_tx_agg_desc_num;
+ 	bool hw_feature_report;
+ 	u8 c2h_ra_report_size;
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812a.c
+@@ -1076,6 +1076,7 @@ const struct rtw_chip_info rtw8812a_hw_s
+ 	.rfe_defs = rtw8812a_rfe_defs,
+ 	.rfe_defs_size = ARRAY_SIZE(rtw8812a_rfe_defs),
+ 	.rx_ldpc = false,
++	.amsdu_in_ampdu = true,
+ 	.hw_feature_report = false,
+ 	.c2h_ra_report_size = 4,
+ 	.old_datarate_fb_limit = true,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8814a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814a.c
+@@ -2200,6 +2200,7 @@ const struct rtw_chip_info rtw8814a_hw_s
+ 	.rx_ldpc = true,
+ 	.max_power_index = 0x3f,
+ 	.ampdu_density = IEEE80211_HT_MPDU_DENSITY_2,
++	.amsdu_in_ampdu = false, /* RX speed is better without AMSDU */
+ 	.usb_tx_agg_desc_num = 3,
+ 	.hw_feature_report = false,
+ 	.c2h_ra_report_size = 6,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821a.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821a.c
+@@ -1176,6 +1176,7 @@ const struct rtw_chip_info rtw8821a_hw_s
+ 	.rfe_defs = rtw8821a_rfe_defs,
+ 	.rfe_defs_size = ARRAY_SIZE(rtw8821a_rfe_defs),
+ 	.rx_ldpc = false,
++	.amsdu_in_ampdu = true,
+ 	.hw_feature_report = false,
+ 	.c2h_ra_report_size = 4,
+ 	.old_datarate_fb_limit = true,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821c.c
+@@ -1991,6 +1991,7 @@ const struct rtw_chip_info rtw8821c_hw_s
+ 	.band = RTW_BAND_2G | RTW_BAND_5G,
+ 	.page_size = TX_PAGE_SIZE,
+ 	.dig_min = 0x1c,
++	.amsdu_in_ampdu = true,
+ 	.usb_tx_agg_desc_num = 3,
+ 	.hw_feature_report = true,
+ 	.c2h_ra_report_size = 7,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822b.c
+@@ -2532,6 +2532,7 @@ const struct rtw_chip_info rtw8822b_hw_s
+ 	.band = RTW_BAND_2G | RTW_BAND_5G,
+ 	.page_size = TX_PAGE_SIZE,
+ 	.dig_min = 0x1c,
++	.amsdu_in_ampdu = true,
+ 	.usb_tx_agg_desc_num = 3,
+ 	.hw_feature_report = true,
+ 	.c2h_ra_report_size = 7,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -5350,6 +5350,7 @@ const struct rtw_chip_info rtw8822c_hw_s
+ 	.band = RTW_BAND_2G | RTW_BAND_5G,
+ 	.page_size = TX_PAGE_SIZE,
+ 	.dig_min = 0x20,
++	.amsdu_in_ampdu = true,
+ 	.usb_tx_agg_desc_num = 3,
+ 	.hw_feature_report = true,
+ 	.c2h_ra_report_size = 7,
diff --git a/package/kernel/mac80211/patches/rtl/099-v6.16-wifi-rtw88-Fix-the-module-names-printed-in-dmesg.patch b/package/kernel/mac80211/patches/rtl/099-v6.16-wifi-rtw88-Fix-the-module-names-printed-in-dmesg.patch
new file mode 100644
index 0000000000..5082d77c5e
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/099-v6.16-wifi-rtw88-Fix-the-module-names-printed-in-dmesg.patch
@@ -0,0 +1,230 @@
+From 581cf3a9cb61daae1009c2380b228f40177046d8 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Wed, 2 Apr 2025 20:54:30 +0300
+Subject: [PATCH] wifi: rtw88: Fix the module names printed in dmesg
+
+The rtw88 module names all start with the "rtw88_" prefix, but the
+messages in dmesg mostly use the "rtw_" prefix. The messages from
+rtw88_8723cs don't even have the underscore.
+
+Use the KBUILD_MODNAME macro in every driver. This ensures that the
+messages in dmesg will always use the module name.
+
+Before:
+
+Mar 17 15:54:19 ideapad2 kernel: rtw_8814au 2-4:1.0: Firmware version 33.6.0, H2C version 6
+
+After:
+
+Mar 17 16:33:35 ideapad2 kernel: rtw88_8814au 2-4:1.0: Firmware version 33.6.0, H2C version 6
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/29cd29ba-bc51-4d5b-ad48-a43c6ce72d56@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8723cs.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8723de.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8723ds.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8723du.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8812au.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8814ae.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8814au.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8821au.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8821ce.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8821cs.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8821cu.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822be.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822bs.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822bu.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822ce.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822cs.c | 2 +-
+ drivers/net/wireless/realtek/rtw88/rtw8822cu.c | 2 +-
+ 17 files changed, 17 insertions(+), 17 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723cs.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723cs.c
+@@ -19,7 +19,7 @@ static const struct sdio_device_id rtw_8
+ MODULE_DEVICE_TABLE(sdio, rtw_8723cs_id_table);
+ 
+ static struct sdio_driver rtw_8723cs_driver = {
+-	.name = "rtw8723cs",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8723cs_id_table,
+ 	.probe = rtw_sdio_probe,
+ 	.remove = rtw_sdio_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723de.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723de.c
+@@ -17,7 +17,7 @@ static const struct pci_device_id rtw_87
+ MODULE_DEVICE_TABLE(pci, rtw_8723de_id_table);
+ 
+ static struct pci_driver rtw_8723de_driver = {
+-	.name = "rtw_8723de",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8723de_id_table,
+ 	.probe = rtw_pci_probe,
+ 	.remove = rtw_pci_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723ds.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723ds.c
+@@ -25,7 +25,7 @@ static const struct sdio_device_id rtw_8
+ MODULE_DEVICE_TABLE(sdio, rtw_8723ds_id_table);
+ 
+ static struct sdio_driver rtw_8723ds_driver = {
+-	.name = "rtw_8723ds",
++	.name = KBUILD_MODNAME,
+ 	.probe = rtw_sdio_probe,
+ 	.remove = rtw_sdio_remove,
+ 	.id_table = rtw_8723ds_id_table,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723du.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723du.c
+@@ -24,7 +24,7 @@ static int rtw8723du_probe(struct usb_in
+ }
+ 
+ static struct usb_driver rtw_8723du_driver = {
+-	.name = "rtw_8723du",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8723du_id_table,
+ 	.probe = rtw8723du_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8812au.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8812au.c
+@@ -82,7 +82,7 @@ static const struct usb_device_id rtw_88
+ MODULE_DEVICE_TABLE(usb, rtw_8812au_id_table);
+ 
+ static struct usb_driver rtw_8812au_driver = {
+-	.name = "rtw_8812au",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8812au_id_table,
+ 	.probe = rtw_usb_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8814ae.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814ae.c
+@@ -17,7 +17,7 @@ static const struct pci_device_id rtw_88
+ MODULE_DEVICE_TABLE(pci, rtw_8814ae_id_table);
+ 
+ static struct pci_driver rtw_8814ae_driver = {
+-	.name = "rtw_8814ae",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8814ae_id_table,
+ 	.probe = rtw_pci_probe,
+ 	.remove = rtw_pci_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8814au.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8814au.c
+@@ -42,7 +42,7 @@ static const struct usb_device_id rtw_88
+ MODULE_DEVICE_TABLE(usb, rtw_8814au_id_table);
+ 
+ static struct usb_driver rtw_8814au_driver = {
+-	.name = "rtw_8814au",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8814au_id_table,
+ 	.probe = rtw_usb_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821au.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821au.c
+@@ -66,7 +66,7 @@ static const struct usb_device_id rtw_88
+ MODULE_DEVICE_TABLE(usb, rtw_8821au_id_table);
+ 
+ static struct usb_driver rtw_8821au_driver = {
+-	.name = "rtw_8821au",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8821au_id_table,
+ 	.probe = rtw_usb_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821ce.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821ce.c
+@@ -21,7 +21,7 @@ static const struct pci_device_id rtw_88
+ MODULE_DEVICE_TABLE(pci, rtw_8821ce_id_table);
+ 
+ static struct pci_driver rtw_8821ce_driver = {
+-	.name = "rtw_8821ce",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8821ce_id_table,
+ 	.probe = rtw_pci_probe,
+ 	.remove = rtw_pci_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821cs.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821cs.c
+@@ -20,7 +20,7 @@ static const struct sdio_device_id rtw_8
+ MODULE_DEVICE_TABLE(sdio, rtw_8821cs_id_table);
+ 
+ static struct sdio_driver rtw_8821cs_driver = {
+-	.name = "rtw_8821cs",
++	.name = KBUILD_MODNAME,
+ 	.probe = rtw_sdio_probe,
+ 	.remove = rtw_sdio_remove,
+ 	.id_table = rtw_8821cs_id_table,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8821cu.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8821cu.c
+@@ -48,7 +48,7 @@ static int rtw_8821cu_probe(struct usb_i
+ }
+ 
+ static struct usb_driver rtw_8821cu_driver = {
+-	.name = "rtw_8821cu",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8821cu_id_table,
+ 	.probe = rtw_8821cu_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822be.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822be.c
+@@ -17,7 +17,7 @@ static const struct pci_device_id rtw_88
+ MODULE_DEVICE_TABLE(pci, rtw_8822be_id_table);
+ 
+ static struct pci_driver rtw_8822be_driver = {
+-	.name = "rtw_8822be",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8822be_id_table,
+ 	.probe = rtw_pci_probe,
+ 	.remove = rtw_pci_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822bs.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822bs.c
+@@ -20,7 +20,7 @@ static const struct sdio_device_id rtw_8
+ MODULE_DEVICE_TABLE(sdio, rtw_8822bs_id_table);
+ 
+ static struct sdio_driver rtw_8822bs_driver = {
+-	.name = "rtw_8822bs",
++	.name = KBUILD_MODNAME,
+ 	.probe = rtw_sdio_probe,
+ 	.remove = rtw_sdio_remove,
+ 	.id_table = rtw_8822bs_id_table,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
+@@ -88,7 +88,7 @@ static int rtw8822bu_probe(struct usb_in
+ }
+ 
+ static struct usb_driver rtw_8822bu_driver = {
+-	.name = "rtw_8822bu",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8822bu_id_table,
+ 	.probe = rtw8822bu_probe,
+ 	.disconnect = rtw_usb_disconnect,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822ce.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822ce.c
+@@ -21,7 +21,7 @@ static const struct pci_device_id rtw_88
+ MODULE_DEVICE_TABLE(pci, rtw_8822ce_id_table);
+ 
+ static struct pci_driver rtw_8822ce_driver = {
+-	.name = "rtw_8822ce",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8822ce_id_table,
+ 	.probe = rtw_pci_probe,
+ 	.remove = rtw_pci_remove,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822cs.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822cs.c
+@@ -20,7 +20,7 @@ static const struct sdio_device_id rtw_8
+ MODULE_DEVICE_TABLE(sdio, rtw_8822cs_id_table);
+ 
+ static struct sdio_driver rtw_8822cs_driver = {
+-	.name = "rtw_8822cs",
++	.name = KBUILD_MODNAME,
+ 	.probe = rtw_sdio_probe,
+ 	.remove = rtw_sdio_remove,
+ 	.id_table = rtw_8822cs_id_table,
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822cu.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822cu.c
+@@ -32,7 +32,7 @@ static int rtw8822cu_probe(struct usb_in
+ }
+ 
+ static struct usb_driver rtw_8822cu_driver = {
+-	.name = "rtw_8822cu",
++	.name = KBUILD_MODNAME,
+ 	.id_table = rtw_8822cu_id_table,
+ 	.probe = rtw8822cu_probe,
+ 	.disconnect = rtw_usb_disconnect,
diff --git a/package/kernel/mac80211/patches/rtl/100-v6.16-wifi-rtw88-sdio-map-mgmt-frames-to-queue-TX_DESC_QSE.patch b/package/kernel/mac80211/patches/rtl/100-v6.16-wifi-rtw88-sdio-map-mgmt-frames-to-queue-TX_DESC_QSE.patch
new file mode 100644
index 0000000000..ae2d2f5cff
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/100-v6.16-wifi-rtw88-sdio-map-mgmt-frames-to-queue-TX_DESC_QSE.patch
@@ -0,0 +1,36 @@
+From b2effcdc237979dcc533d446a792fc54fd0e1213 Mon Sep 17 00:00:00 2001
+From: Zhen XIN <zhen.xin@nokia-sbell.com>
+Date: Thu, 10 Apr 2025 15:42:17 +0000
+Subject: [PATCH] wifi: rtw88: sdio: map mgmt frames to queue TX_DESC_QSEL_MGMT
+
+The rtw88-sdio do not work in AP mode due to the lack of TX status report
+for management frames.
+
+Map the management frames to queue TX_DESC_QSEL_MGMT, which enables the
+chip to generate TX reports for these frames
+
+Tested-on: rtl8723ds
+
+Fixes: 65371a3f14e7 ("wifi: rtw88: sdio: Add HCI implementation for SDIO based chipsets")
+Signed-off-by: Zhen XIN <zhen.xin@nokia-sbell.com>
+Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250410154217.1849977-3-zhen.xin@nokia-sbell.com
+---
+ drivers/net/wireless/realtek/rtw88/sdio.c | 5 +----
+ 1 file changed, 1 insertion(+), 4 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -718,10 +718,7 @@ static u8 rtw_sdio_get_tx_qsel(struct rt
+ 	case RTW_TX_QUEUE_H2C:
+ 		return TX_DESC_QSEL_H2C;
+ 	case RTW_TX_QUEUE_MGMT:
+-		if (rtw_chip_wcpu_11n(rtwdev))
+-			return TX_DESC_QSEL_HIGH;
+-		else
+-			return TX_DESC_QSEL_MGMT;
++		return TX_DESC_QSEL_MGMT;
+ 	case RTW_TX_QUEUE_HI0:
+ 		return TX_DESC_QSEL_HIGH;
+ 	default:
diff --git a/package/kernel/mac80211/patches/rtl/101-v6.16-wifi-rtw88-sdio-call-rtw_sdio_indicate_tx_status-unc.patch b/package/kernel/mac80211/patches/rtl/101-v6.16-wifi-rtw88-sdio-call-rtw_sdio_indicate_tx_status-unc.patch
new file mode 100644
index 0000000000..aa85137ae2
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/101-v6.16-wifi-rtw88-sdio-call-rtw_sdio_indicate_tx_status-unc.patch
@@ -0,0 +1,37 @@
+From fc5f5a0ec463ae6a07850428bd3082947e01d276 Mon Sep 17 00:00:00 2001
+From: Zhen XIN <zhen.xin@nokia-sbell.com>
+Date: Thu, 10 Apr 2025 15:42:16 +0000
+Subject: [PATCH] wifi: rtw88: sdio: call rtw_sdio_indicate_tx_status
+ unconditionally
+
+The rtw88-sdio do not work in AP mode due to the lack of TX status report
+for management frames.
+
+Make the invocation of rtw_sdio_indicate_tx_status unconditional and cover
+all packet queues
+
+Tested-on: rtl8723ds
+
+Fixes: 65371a3f14e7 ("wifi: rtw88: sdio: Add HCI implementation for SDIO based chipsets")
+Signed-off-by: Zhen XIN <zhen.xin@nokia-sbell.com>
+Reviewed-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250410154217.1849977-2-zhen.xin@nokia-sbell.com
+---
+ drivers/net/wireless/realtek/rtw88/sdio.c | 5 +----
+ 1 file changed, 1 insertion(+), 4 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -1224,10 +1224,7 @@ static void rtw_sdio_process_tx_queue(st
+ 		return;
+ 	}
+ 
+-	if (queue <= RTW_TX_QUEUE_VO)
+-		rtw_sdio_indicate_tx_status(rtwdev, skb);
+-	else
+-		dev_kfree_skb_any(skb);
++	rtw_sdio_indicate_tx_status(rtwdev, skb);
+ }
+ 
+ static void rtw_sdio_tx_handler(struct work_struct *work)
diff --git a/package/kernel/mac80211/patches/rtl/102-v6.16-wifi-rtw88-do-not-ignore-hardware-read-error-during-.patch b/package/kernel/mac80211/patches/rtl/102-v6.16-wifi-rtw88-do-not-ignore-hardware-read-error-during-.patch
new file mode 100644
index 0000000000..87d72bf88b
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/102-v6.16-wifi-rtw88-do-not-ignore-hardware-read-error-during-.patch
@@ -0,0 +1,32 @@
+From 20d3c19bd8f9b498173c198eadf54580c8caa336 Mon Sep 17 00:00:00 2001
+From: Dmitry Antipov <dmantipov@yandex.ru>
+Date: Tue, 15 Apr 2025 12:07:20 +0300
+Subject: [PATCH] wifi: rtw88: do not ignore hardware read error during DPK
+
+In 'rtw8822c_dpk_cal_coef1()', do not ignore error returned
+by 'check_hw_ready()' but issue a warning to denote possible
+DPK issue. Compile tested only.
+
+Found by Linux Verification Center (linuxtesting.org) with SVACE.
+
+Fixes: 5227c2ee453d ("rtw88: 8822c: add SW DPK support")
+Suggested-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Dmitry Antipov <dmantipov@yandex.ru>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250415090720.194048-1-dmantipov@yandex.ru
+---
+ drivers/net/wireless/realtek/rtw88/rtw8822c.c | 3 ++-
+ 1 file changed, 2 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822c.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822c.c
+@@ -3951,7 +3951,8 @@ static void rtw8822c_dpk_cal_coef1(struc
+ 	rtw_write32(rtwdev, REG_NCTL0, 0x00001148);
+ 	rtw_write32(rtwdev, REG_NCTL0, 0x00001149);
+ 
+-	check_hw_ready(rtwdev, 0x2d9c, MASKBYTE0, 0x55);
++	if (!check_hw_ready(rtwdev, 0x2d9c, MASKBYTE0, 0x55))
++		rtw_warn(rtwdev, "DPK stuck, performance may be suboptimal");
+ 
+ 	rtw_write8(rtwdev, 0x1b10, 0x0);
+ 	rtw_write32_mask(rtwdev, REG_NCTL0, BIT_SUBPAGE, 0x0000000c);
diff --git a/package/kernel/mac80211/patches/rtl/103-v6.16-wifi-rtw88-Fix-RX-aggregation-settings-for-RTL8723DS.patch b/package/kernel/mac80211/patches/rtl/103-v6.16-wifi-rtw88-Fix-RX-aggregation-settings-for-RTL8723DS.patch
new file mode 100644
index 0000000000..901e471508
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/103-v6.16-wifi-rtw88-Fix-RX-aggregation-settings-for-RTL8723DS.patch
@@ -0,0 +1,44 @@
+From 0ffa1ba81b35ba147c9df6206a61499a156b0128 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 2 May 2025 14:49:01 +0300
+Subject: [PATCH] wifi: rtw88: Fix RX aggregation settings for RTL8723DS
+
+Use the same RX aggregation size and timeout used by the out-of-tree
+RTL8723DS driver. Also set mystery bit 31 of REG_RXDMA_AGG_PG_TH. This
+improves the RX speed from ~44 Mbps to ~67 Mbps.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/4c79fdc1-54bc-4986-9931-bb3ceb418b97@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/sdio.c | 14 ++++++++++++--
+ 1 file changed, 12 insertions(+), 2 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -677,12 +677,22 @@ static void rtw_sdio_enable_rx_aggregati
+ {
+ 	u8 size, timeout;
+ 
+-	if (rtw_chip_wcpu_11n(rtwdev)) {
++	switch (rtwdev->chip->id) {
++	case RTW_CHIP_TYPE_8703B:
++	case RTW_CHIP_TYPE_8821A:
++	case RTW_CHIP_TYPE_8812A:
+ 		size = 0x6;
+ 		timeout = 0x6;
+-	} else {
++		break;
++	case RTW_CHIP_TYPE_8723D:
++		size = 0xa;
++		timeout = 0x3;
++		rtw_write8_set(rtwdev, REG_RXDMA_AGG_PG_TH + 3, BIT(7));
++		break;
++	default:
+ 		size = 0xff;
+ 		timeout = 0x1;
++		break;
+ 	}
+ 
+ 	/* Make the firmware honor the size limit configured below */
diff --git a/package/kernel/mac80211/patches/rtl/104-v6.16-wifi-rtw88-Handle-RTL8723D-S-with-blank-efuse.patch b/package/kernel/mac80211/patches/rtl/104-v6.16-wifi-rtw88-Handle-RTL8723D-S-with-blank-efuse.patch
new file mode 100644
index 0000000000..d994a6aa69
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/104-v6.16-wifi-rtw88-Handle-RTL8723D-S-with-blank-efuse.patch
@@ -0,0 +1,198 @@
+From 2c17afde9ff6713f3e080ed1ea1a4bd7480be9aa Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Fri, 2 May 2025 14:49:34 +0300
+Subject: [PATCH] wifi: rtw88: Handle RTL8723D(S) with blank efuse
+
+Some users have RTL8723DS chips with nearly blank efuse. Currently these
+chips cannot connect when using rtw88, but they do work using the old
+out-of-tree driver.
+
+Use reasonable default values for TX power, antenna configuration, and
+crystal cap if the chip's efuse is missing these things.
+
+RTL8723D can use the same default values as RTL8703B, so simply move
+the code from rtl8703b_read_efuse() to the shared function
+__rtl8723x_read_efuse().
+
+Link: https://github.com/lwfinger/rtw88/issues/157
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/5734afe7-0870-40b2-acd4-5657a02d7c56@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8703b.c | 60 -------------------
+ drivers/net/wireless/realtek/rtw88/rtw8723x.c | 59 ++++++++++++++++++
+ 2 files changed, 59 insertions(+), 60 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8703b.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8703b.c
+@@ -519,15 +519,6 @@ static const struct rtw_rqpn rqpn_table_
+ 	 RTW_DMA_MAPPING_EXTRA, RTW_DMA_MAPPING_HIGH},
+ };
+ 
+-/* Default power index table for RTL8703B, used if EFUSE does not
+- * contain valid data. Replaces EFUSE data from offset 0x10 (start of
+- * txpwr_idx_table).
+- */
+-static const u8 rtw8703b_txpwr_idx_table[] = {
+-	0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D,
+-	0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02
+-};
+-
+ static void try_mac_from_devicetree(struct rtw_dev *rtwdev)
+ {
+ 	struct device_node *node = rtwdev->dev->of_node;
+@@ -544,15 +535,9 @@ static void try_mac_from_devicetree(stru
+ 	}
+ }
+ 
+-#define DBG_EFUSE_FIX(rtwdev, name)					\
+-	rtw_dbg(rtwdev, RTW_DBG_EFUSE, "Fixed invalid EFUSE value: "	\
+-		# name "=0x%x\n", rtwdev->efuse.name)
+-
+ static int rtw8703b_read_efuse(struct rtw_dev *rtwdev, u8 *log_map)
+ {
+ 	struct rtw_efuse *efuse = &rtwdev->efuse;
+-	u8 *pwr = (u8 *)efuse->txpwr_idx_table;
+-	bool valid = false;
+ 	int ret;
+ 
+ 	ret = rtw8723x_read_efuse(rtwdev, log_map);
+@@ -562,51 +547,6 @@ static int rtw8703b_read_efuse(struct rt
+ 	if (!is_valid_ether_addr(efuse->addr))
+ 		try_mac_from_devicetree(rtwdev);
+ 
+-	/* If TX power index table in EFUSE is invalid, fall back to
+-	 * built-in table.
+-	 */
+-	for (int i = 0; i < ARRAY_SIZE(rtw8703b_txpwr_idx_table); i++)
+-		if (pwr[i] != 0xff) {
+-			valid = true;
+-			break;
+-		}
+-	if (!valid) {
+-		for (int i = 0; i < ARRAY_SIZE(rtw8703b_txpwr_idx_table); i++)
+-			pwr[i] = rtw8703b_txpwr_idx_table[i];
+-		rtw_dbg(rtwdev, RTW_DBG_EFUSE,
+-			"Replaced invalid EFUSE TX power index table.");
+-		rtw8723x_debug_txpwr_limit(rtwdev,
+-					   efuse->txpwr_idx_table, 2);
+-	}
+-
+-	/* Override invalid antenna settings. */
+-	if (efuse->bt_setting == 0xff) {
+-		/* shared antenna */
+-		efuse->bt_setting |= BIT(0);
+-		/* RF path A */
+-		efuse->bt_setting &= ~BIT(6);
+-		DBG_EFUSE_FIX(rtwdev, bt_setting);
+-	}
+-
+-	/* Override invalid board options: The coex code incorrectly
+-	 * assumes that if bits 6 & 7 are set the board doesn't
+-	 * support coex. Regd is also derived from rf_board_option and
+-	 * should be 0 if there's no valid data.
+-	 */
+-	if (efuse->rf_board_option == 0xff) {
+-		efuse->regd = 0;
+-		efuse->rf_board_option &= GENMASK(5, 0);
+-		DBG_EFUSE_FIX(rtwdev, rf_board_option);
+-	}
+-
+-	/* Override invalid crystal cap setting, default comes from
+-	 * vendor driver. Chip specific.
+-	 */
+-	if (efuse->crystal_cap == 0xff) {
+-		efuse->crystal_cap = 0x20;
+-		DBG_EFUSE_FIX(rtwdev, crystal_cap);
+-	}
+-
+ 	return 0;
+ }
+ 
+--- a/drivers/net/wireless/realtek/rtw88/rtw8723x.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8723x.c
+@@ -69,6 +69,9 @@ static void __rtw8723x_lck(struct rtw_de
+ #define DBG_EFUSE_2BYTE(rtwdev, map, name)			\
+ 	rtw_dbg(rtwdev, RTW_DBG_EFUSE, # name "=0x%02x%02x\n",	\
+ 		(map)->name[0], (map)->name[1])
++#define DBG_EFUSE_FIX(rtwdev, name)					\
++	rtw_dbg(rtwdev, RTW_DBG_EFUSE, "Fixed invalid EFUSE value: "	\
++		# name "=0x%x\n", rtwdev->efuse.name)
+ 
+ static void rtw8723xe_efuse_debug(struct rtw_dev *rtwdev,
+ 				  struct rtw8723x_efuse *map)
+@@ -238,10 +241,21 @@ static void rtw8723xs_efuse_parsing(stru
+ 	ether_addr_copy(efuse->addr, map->s.mac_addr);
+ }
+ 
++/* Default power index table for RTL8703B/RTL8723D, used if EFUSE does
++ * not contain valid data. Replaces EFUSE data from offset 0x10 (start
++ * of txpwr_idx_table).
++ */
++static const u8 rtw8723x_txpwr_idx_table[] = {
++	0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x2D,
++	0x2D, 0x2D, 0x2D, 0x2D, 0x2D, 0x02
++};
++
+ static int __rtw8723x_read_efuse(struct rtw_dev *rtwdev, u8 *log_map)
+ {
+ 	struct rtw_efuse *efuse = &rtwdev->efuse;
++	u8 *pwr = (u8 *)efuse->txpwr_idx_table;
+ 	struct rtw8723x_efuse *map;
++	bool valid = false;
+ 	int i;
+ 
+ 	map = (struct rtw8723x_efuse *)log_map;
+@@ -279,6 +293,51 @@ static int __rtw8723x_read_efuse(struct
+ 		return -EOPNOTSUPP;
+ 	}
+ 
++	/* If TX power index table in EFUSE is invalid, fall back to
++	 * built-in table.
++	 */
++	for (i = 0; i < ARRAY_SIZE(rtw8723x_txpwr_idx_table); i++)
++		if (pwr[i] != 0xff) {
++			valid = true;
++			break;
++		}
++	if (!valid) {
++		for (i = 0; i < ARRAY_SIZE(rtw8723x_txpwr_idx_table); i++)
++			pwr[i] = rtw8723x_txpwr_idx_table[i];
++		rtw_dbg(rtwdev, RTW_DBG_EFUSE,
++			"Replaced invalid EFUSE TX power index table.");
++		rtw8723x_debug_txpwr_limit(rtwdev,
++					   efuse->txpwr_idx_table, 2);
++	}
++
++	/* Override invalid antenna settings. */
++	if (efuse->bt_setting == 0xff) {
++		/* shared antenna */
++		efuse->bt_setting |= BIT(0);
++		/* RF path A */
++		efuse->bt_setting &= ~BIT(6);
++		DBG_EFUSE_FIX(rtwdev, bt_setting);
++	}
++
++	/* Override invalid board options: The coex code incorrectly
++	 * assumes that if bits 6 & 7 are set the board doesn't
++	 * support coex. Regd is also derived from rf_board_option and
++	 * should be 0 if there's no valid data.
++	 */
++	if (efuse->rf_board_option == 0xff) {
++		efuse->regd = 0;
++		efuse->rf_board_option &= GENMASK(5, 0);
++		DBG_EFUSE_FIX(rtwdev, rf_board_option);
++	}
++
++	/* Override invalid crystal cap setting, default comes from
++	 * vendor driver. Chip specific.
++	 */
++	if (efuse->crystal_cap == 0xff) {
++		efuse->crystal_cap = 0x20;
++		DBG_EFUSE_FIX(rtwdev, crystal_cap);
++	}
++
+ 	return 0;
+ }
+ 
diff --git a/package/kernel/mac80211/patches/rtl/105-v6.16-wifi-rtw88-rtw8822bu-VID-PID-for-BUFFALO-WI-U2-866DM.patch b/package/kernel/mac80211/patches/rtl/105-v6.16-wifi-rtw88-rtw8822bu-VID-PID-for-BUFFALO-WI-U2-866DM.patch
new file mode 100644
index 0000000000..8321ca8c94
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/105-v6.16-wifi-rtw88-rtw8822bu-VID-PID-for-BUFFALO-WI-U2-866DM.patch
@@ -0,0 +1,27 @@
+From b7f0cc647e52296a3d4dd727b6479dcd6d7e364e Mon Sep 17 00:00:00 2001
+From: Yuuki NAGAO <wf.yn386@gmail.com>
+Date: Sat, 3 May 2025 09:32:27 +0900
+Subject: [PATCH] wifi: rtw88: rtw8822bu VID/PID for BUFFALO WI-U2-866DM
+
+Add VID/PID 0411/03d1 for recently released
+BUFFALO WI-U2-866DM USB WiFi adapter.
+
+Signed-off-by: Yuuki NAGAO <wf.yn386@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250503003227.6673-1-wf.yn386@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/rtw8822bu.c | 2 ++
+ 1 file changed, 2 insertions(+)
+
+--- a/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
++++ b/drivers/net/wireless/realtek/rtw88/rtw8822bu.c
+@@ -77,6 +77,8 @@ static const struct usb_device_id rtw_88
+ 	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* Mercusys MA30N */
+ 	{ USB_DEVICE_AND_INTERFACE_INFO(0x2001, 0x3322, 0xff, 0xff, 0xff),
+ 	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* D-Link DWA-T185 rev. A1 */
++	{ USB_DEVICE_AND_INTERFACE_INFO(0x0411, 0x03d1, 0xff, 0xff, 0xff),
++	  .driver_info = (kernel_ulong_t)&(rtw8822b_hw_spec) }, /* BUFFALO WI-U2-866DM */
+ 	{},
+ };
+ MODULE_DEVICE_TABLE(usb, rtw_8822bu_id_table);
diff --git a/package/kernel/mac80211/patches/rtl/106-v6.16-wifi-rtw88-usb-Reduce-control-message-timeout-to-500.patch b/package/kernel/mac80211/patches/rtl/106-v6.16-wifi-rtw88-usb-Reduce-control-message-timeout-to-500.patch
new file mode 100644
index 0000000000..9ed1162ab8
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/106-v6.16-wifi-rtw88-usb-Reduce-control-message-timeout-to-500.patch
@@ -0,0 +1,52 @@
+From 490340faddea461319652ce36dbc7c1b4482c35e Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Sat, 10 May 2025 15:21:25 +0300
+Subject: [PATCH] wifi: rtw88: usb: Reduce control message timeout to 500 ms
+
+RTL8811AU stops responding during the firmware download on some systems:
+
+[  809.256440] rtw_8821au 5-2.1:1.0: Firmware version 42.4.0, H2C version 0
+[  812.759142] rtw_8821au 5-2.1:1.0 wlp48s0f4u2u1: renamed from wlan0
+[  837.315388] rtw_8821au 1-4:1.0: write register 0x1ef4 failed with -110
+[  867.524259] rtw_8821au 1-4:1.0: write register 0x1ef8 failed with -110
+[  868.930976] rtw_8821au 5-2.1:1.0 wlp48s0f4u2u1: entered promiscuous mode
+[  897.730952] rtw_8821au 1-4:1.0: write register 0x1efc failed with -110
+
+Each write takes 30 seconds to fail because that's the timeout currently
+used for control messages in rtw_usb_write().
+
+In this scenario the firmware download takes at least 2000 seconds.
+Because this is done from the USB probe function, the long delay makes
+other things in the system hang.
+
+Reduce the timeout to 500 ms. This is the value used by the official USB
+wifi drivers from Realtek.
+
+Of course this only makes things hang for ~30 seconds instead of ~30
+minutes. It doesn't fix the firmware download.
+
+Tested with RTL8822CU, RTL8812BU, RTL8811CU, RTL8814AU, RTL8811AU,
+RTL8812AU, RTL8821AU, RTL8723DU.
+
+Cc: stable@vger.kernel.org
+Fixes: a82dfd33d123 ("wifi: rtw88: Add common USB chip support")
+Link: https://github.com/lwfinger/rtw88/issues/344
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/1e35dd26-3f10-40b1-b2b4-f72184a26611@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/usb.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -139,7 +139,7 @@ static void rtw_usb_write(struct rtw_dev
+ 
+ 	ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
+ 			      RTW_USB_CMD_REQ, RTW_USB_CMD_WRITE,
+-			      addr, 0, data, len, 30000);
++			      addr, 0, data, len, 500);
+ 	if (ret < 0 && ret != -ENODEV && count++ < 4)
+ 		rtw_err(rtwdev, "write register 0x%x failed with %d\n",
+ 			addr, ret);
diff --git a/package/kernel/mac80211/patches/rtl/107-v6.16-wifi-rtw88-usb-Upload-the-firmware-in-bigger-chunks.patch b/package/kernel/mac80211/patches/rtl/107-v6.16-wifi-rtw88-usb-Upload-the-firmware-in-bigger-chunks.patch
new file mode 100644
index 0000000000..8031e46556
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/107-v6.16-wifi-rtw88-usb-Upload-the-firmware-in-bigger-chunks.patch
@@ -0,0 +1,214 @@
+From 80fe0bc1659c0ccc79d082e426fa376be5df9c04 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Sat, 10 May 2025 15:22:24 +0300
+Subject: [PATCH] wifi: rtw88: usb: Upload the firmware in bigger chunks
+
+RTL8811AU stops responding during the firmware download on some systems:
+
+[  809.256440] rtw_8821au 5-2.1:1.0: Firmware version 42.4.0, H2C version 0
+[  812.759142] rtw_8821au 5-2.1:1.0 wlp48s0f4u2u1: renamed from wlan0
+[  837.315388] rtw_8821au 1-4:1.0: write register 0x1ef4 failed with -110
+[  867.524259] rtw_8821au 1-4:1.0: write register 0x1ef8 failed with -110
+[  868.930976] rtw_8821au 5-2.1:1.0 wlp48s0f4u2u1: entered promiscuous mode
+[  897.730952] rtw_8821au 1-4:1.0: write register 0x1efc failed with -110
+
+Maybe it takes too long when writing the firmware 4 bytes at a time.
+
+Write 196 bytes at a time for RTL8821AU, RTL8811AU, and RTL8812AU,
+and 254 bytes at a time for RTL8723DU. These are the sizes used in
+their official drivers. Tested with all these chips.
+
+Cc: stable@vger.kernel.org
+Link: https://github.com/lwfinger/rtw88/issues/344
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Acked-by: Ping-Ke Shih <pkshih@realtek.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/43f1daad-3ec0-4a3b-a50c-9cd9eb2c2f52@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/hci.h  |  8 ++++
+ drivers/net/wireless/realtek/rtw88/mac.c  | 11 +++--
+ drivers/net/wireless/realtek/rtw88/mac.h  |  2 +
+ drivers/net/wireless/realtek/rtw88/pci.c  |  2 +
+ drivers/net/wireless/realtek/rtw88/sdio.c |  2 +
+ drivers/net/wireless/realtek/rtw88/usb.c  | 55 +++++++++++++++++++++++
+ 6 files changed, 76 insertions(+), 4 deletions(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/hci.h
++++ b/drivers/net/wireless/realtek/rtw88/hci.h
+@@ -19,6 +19,8 @@ struct rtw_hci_ops {
+ 	void (*link_ps)(struct rtw_dev *rtwdev, bool enter);
+ 	void (*interface_cfg)(struct rtw_dev *rtwdev);
+ 	void (*dynamic_rx_agg)(struct rtw_dev *rtwdev, bool enable);
++	void (*write_firmware_page)(struct rtw_dev *rtwdev, u32 page,
++				    const u8 *data, u32 size);
+ 
+ 	int (*write_data_rsvd_page)(struct rtw_dev *rtwdev, u8 *buf, u32 size);
+ 	int (*write_data_h2c)(struct rtw_dev *rtwdev, u8 *buf, u32 size);
+@@ -79,6 +81,12 @@ static inline void rtw_hci_dynamic_rx_ag
+ 		rtwdev->hci.ops->dynamic_rx_agg(rtwdev, enable);
+ }
+ 
++static inline void rtw_hci_write_firmware_page(struct rtw_dev *rtwdev, u32 page,
++					       const u8 *data, u32 size)
++{
++	rtwdev->hci.ops->write_firmware_page(rtwdev, page, data, size);
++}
++
+ static inline int
+ rtw_hci_write_data_rsvd_page(struct rtw_dev *rtwdev, u8 *buf, u32 size)
+ {
+--- a/drivers/net/wireless/realtek/rtw88/mac.c
++++ b/drivers/net/wireless/realtek/rtw88/mac.c
+@@ -856,8 +856,8 @@ fwdl_ready:
+ 	}
+ }
+ 
+-static void
+-write_firmware_page(struct rtw_dev *rtwdev, u32 page, const u8 *data, u32 size)
++void rtw_write_firmware_page(struct rtw_dev *rtwdev, u32 page,
++			     const u8 *data, u32 size)
+ {
+ 	u32 val32;
+ 	u32 block_nr;
+@@ -887,6 +887,7 @@ write_firmware_page(struct rtw_dev *rtwd
+ 		rtw_write32(rtwdev, write_addr, le32_to_cpu(remain_data));
+ 	}
+ }
++EXPORT_SYMBOL(rtw_write_firmware_page);
+ 
+ static int
+ download_firmware_legacy(struct rtw_dev *rtwdev, const u8 *data, u32 size)
+@@ -904,11 +905,13 @@ download_firmware_legacy(struct rtw_dev
+ 	rtw_write8_set(rtwdev, REG_MCUFW_CTRL, BIT_FWDL_CHK_RPT);
+ 
+ 	for (page = 0; page < total_page; page++) {
+-		write_firmware_page(rtwdev, page, data, DLFW_PAGE_SIZE_LEGACY);
++		rtw_hci_write_firmware_page(rtwdev, page, data,
++					    DLFW_PAGE_SIZE_LEGACY);
+ 		data += DLFW_PAGE_SIZE_LEGACY;
+ 	}
+ 	if (last_page_size)
+-		write_firmware_page(rtwdev, page, data, last_page_size);
++		rtw_hci_write_firmware_page(rtwdev, page, data,
++					    last_page_size);
+ 
+ 	if (!check_hw_ready(rtwdev, REG_MCUFW_CTRL, BIT_FWDL_CHK_RPT, 1)) {
+ 		rtw_err(rtwdev, "failed to check download firmware report\n");
+--- a/drivers/net/wireless/realtek/rtw88/mac.h
++++ b/drivers/net/wireless/realtek/rtw88/mac.h
+@@ -34,6 +34,8 @@ int rtw_pwr_seq_parser(struct rtw_dev *r
+ 		       const struct rtw_pwr_seq_cmd * const *cmd_seq);
+ int rtw_mac_power_on(struct rtw_dev *rtwdev);
+ void rtw_mac_power_off(struct rtw_dev *rtwdev);
++void rtw_write_firmware_page(struct rtw_dev *rtwdev, u32 page,
++			     const u8 *data, u32 size);
+ int rtw_download_firmware(struct rtw_dev *rtwdev, struct rtw_fw_state *fw);
+ int rtw_mac_init(struct rtw_dev *rtwdev);
+ void rtw_mac_flush_queues(struct rtw_dev *rtwdev, u32 queues, bool drop);
+--- a/drivers/net/wireless/realtek/rtw88/pci.c
++++ b/drivers/net/wireless/realtek/rtw88/pci.c
+@@ -12,6 +12,7 @@
+ #include "fw.h"
+ #include "ps.h"
+ #include "debug.h"
++#include "mac.h"
+ 
+ static bool rtw_disable_msi;
+ static bool rtw_pci_disable_aspm;
+@@ -1602,6 +1603,7 @@ static const struct rtw_hci_ops rtw_pci_
+ 	.link_ps = rtw_pci_link_ps,
+ 	.interface_cfg = rtw_pci_interface_cfg,
+ 	.dynamic_rx_agg = NULL,
++	.write_firmware_page = rtw_write_firmware_page,
+ 
+ 	.read8 = rtw_pci_read8,
+ 	.read16 = rtw_pci_read16,
+--- a/drivers/net/wireless/realtek/rtw88/sdio.c
++++ b/drivers/net/wireless/realtek/rtw88/sdio.c
+@@ -10,6 +10,7 @@
+ #include <linux/mmc/host.h>
+ #include <linux/mmc/sdio_func.h>
+ #include "main.h"
++#include "mac.h"
+ #include "debug.h"
+ #include "fw.h"
+ #include "ps.h"
+@@ -1164,6 +1165,7 @@ static const struct rtw_hci_ops rtw_sdio
+ 	.link_ps = rtw_sdio_link_ps,
+ 	.interface_cfg = rtw_sdio_interface_cfg,
+ 	.dynamic_rx_agg = NULL,
++	.write_firmware_page = rtw_write_firmware_page,
+ 
+ 	.read8 = rtw_sdio_read8,
+ 	.read16 = rtw_sdio_read16,
+--- a/drivers/net/wireless/realtek/rtw88/usb.c
++++ b/drivers/net/wireless/realtek/rtw88/usb.c
+@@ -165,6 +165,60 @@ static void rtw_usb_write32(struct rtw_d
+ 	rtw_usb_write(rtwdev, addr, val, 4);
+ }
+ 
++static void rtw_usb_write_firmware_page(struct rtw_dev *rtwdev, u32 page,
++					const u8 *data, u32 size)
++{
++	struct rtw_usb *rtwusb = rtw_get_usb_priv(rtwdev);
++	struct usb_device *udev = rtwusb->udev;
++	u32 addr = FW_START_ADDR_LEGACY;
++	u8 *data_dup, *buf;
++	u32 n, block_size;
++	int ret;
++
++	switch (rtwdev->chip->id) {
++	case RTW_CHIP_TYPE_8723D:
++		block_size = 254;
++		break;
++	default:
++		block_size = 196;
++		break;
++	}
++
++	data_dup = kmemdup(data, size, GFP_KERNEL);
++	if (!data_dup)
++		return;
++
++	buf = data_dup;
++
++	rtw_write32_mask(rtwdev, REG_MCUFW_CTRL, BIT_ROM_PGE, page);
++
++	while (size > 0) {
++		if (size >= block_size)
++			n = block_size;
++		else if (size >= 8)
++			n = 8;
++		else
++			n = 1;
++
++		ret = usb_control_msg(udev, usb_sndctrlpipe(udev, 0),
++				      RTW_USB_CMD_REQ, RTW_USB_CMD_WRITE,
++				      addr, 0, buf, n, 500);
++		if (ret != n) {
++			if (ret != -ENODEV)
++				rtw_err(rtwdev,
++					"write 0x%x len %d failed: %d\n",
++					addr, n, ret);
++			break;
++		}
++
++		addr += n;
++		buf += n;
++		size -= n;
++	}
++
++	kfree(data_dup);
++}
++
+ static int dma_mapping_to_ep(enum rtw_dma_mapping dma_mapping)
+ {
+ 	switch (dma_mapping) {
+@@ -855,6 +909,7 @@ static const struct rtw_hci_ops rtw_usb_
+ 	.link_ps = rtw_usb_link_ps,
+ 	.interface_cfg = rtw_usb_interface_cfg,
+ 	.dynamic_rx_agg = rtw_usb_dynamic_rx_agg,
++	.write_firmware_page = rtw_usb_write_firmware_page,
+ 
+ 	.write8  = rtw_usb_write8,
+ 	.write16 = rtw_usb_write16,
diff --git a/package/kernel/mac80211/patches/rtl/108-v6.16-wifi-rtw88-Fix-the-random-error-beacon-valid-message.patch b/package/kernel/mac80211/patches/rtl/108-v6.16-wifi-rtw88-Fix-the-random-error-beacon-valid-message.patch
new file mode 100644
index 0000000000..8008b58ff4
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/108-v6.16-wifi-rtw88-Fix-the-random-error-beacon-valid-message.patch
@@ -0,0 +1,73 @@
+From f24d0d8c3cd7e4237f802c4d2f3bd4ac04572948 Mon Sep 17 00:00:00 2001
+From: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Date: Sat, 10 May 2025 16:12:34 +0300
+Subject: [PATCH] wifi: rtw88: Fix the random "error beacon valid" messages for
+ USB
+
+All the USB devices have a problem in AP mode: uploading the updated
+beacon to the chip's reserved page can randomly fail:
+
+[34996.474304] rtw88_8723du 1-2:1.2: error beacon valid
+[34996.474788] rtw88_8723du 1-2:1.2: failed to download drv rsvd page
+[34999.956369] rtw88_8723du 1-2:1.2: error beacon valid
+[34999.956846] rtw88_8723du 1-2:1.2: failed to download drv rsvd page
+[34999.956855] rtw88_8723du 1-2:1.2: failed to download beacon
+[35017.978296] rtw88_8723du 1-2:1.2: error beacon valid
+[35017.978805] rtw88_8723du 1-2:1.2: failed to download drv rsvd page
+[35017.978823] rtw88_8723du 1-2:1.2: failed to download beacon
+[35023.200395] rtw88_8723du 1-2:1.2: error beacon valid
+[35023.200869] rtw88_8723du 1-2:1.2: failed to download drv rsvd page
+[35023.200875] rtw88_8723du 1-2:1.2: failed to download beacon
+[35478.680547] rtw88_8723du 1-2:1.2: error beacon valid
+[35478.681023] rtw88_8723du 1-2:1.2: failed to download drv rsvd page
+
+Disable some beacon-related hardware functions before uploading the
+beacon and enable them again after.
+
+Tested with RTL8723DU, RTL8812BU, RTL8822CE.
+
+Signed-off-by: Bitterblue Smith <rtl8821cerfe2@gmail.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/c248c40a-d432-47ed-90e0-d81ee6c32464@gmail.com
+---
+ drivers/net/wireless/realtek/rtw88/fw.c | 8 +++++++-
+ 1 file changed, 7 insertions(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/fw.c
++++ b/drivers/net/wireless/realtek/rtw88/fw.c
+@@ -1467,7 +1467,7 @@ void rtw_add_rsvd_page_sta(struct rtw_de
+ int rtw_fw_write_data_rsvd_page(struct rtw_dev *rtwdev, u16 pg_addr,
+ 				u8 *buf, u32 size)
+ {
+-	u8 bckp[2];
++	u8 bckp[3];
+ 	u8 val;
+ 	u16 rsvd_pg_head;
+ 	u32 bcn_valid_addr;
+@@ -1479,6 +1479,8 @@ int rtw_fw_write_data_rsvd_page(struct r
+ 	if (!size)
+ 		return -EINVAL;
+ 
++	bckp[2] = rtw_read8(rtwdev, REG_BCN_CTRL);
++
+ 	if (rtw_chip_wcpu_11n(rtwdev)) {
+ 		rtw_write32_set(rtwdev, REG_DWBCN0_CTRL, BIT_BCN_VALID);
+ 	} else {
+@@ -1492,6 +1494,9 @@ int rtw_fw_write_data_rsvd_page(struct r
+ 	val |= BIT_ENSWBCN >> 8;
+ 	rtw_write8(rtwdev, REG_CR + 1, val);
+ 
++	rtw_write8(rtwdev, REG_BCN_CTRL,
++		   (bckp[2] & ~BIT_EN_BCN_FUNCTION) | BIT_DIS_TSF_UDT);
++
+ 	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE) {
+ 		val = rtw_read8(rtwdev, REG_FWHW_TXQ_CTRL + 2);
+ 		bckp[1] = val;
+@@ -1522,6 +1527,7 @@ restore:
+ 	rsvd_pg_head = rtwdev->fifo.rsvd_boundary;
+ 	rtw_write16(rtwdev, REG_FIFOPAGE_CTRL_2,
+ 		    rsvd_pg_head | BIT_BCN_VALID_V1);
++	rtw_write8(rtwdev, REG_BCN_CTRL, bckp[2]);
+ 	if (rtw_hci_type(rtwdev) == RTW_HCI_TYPE_PCIE)
+ 		rtw_write8(rtwdev, REG_FWHW_TXQ_CTRL + 2, bckp[1]);
+ 	rtw_write8(rtwdev, REG_CR + 1, bckp[0]);
diff --git a/package/kernel/mac80211/patches/rtl/109-v6.16-wifi-rtw88-fix-the-para-buffer-size-to-avoid-reading.patch b/package/kernel/mac80211/patches/rtl/109-v6.16-wifi-rtw88-fix-the-para-buffer-size-to-avoid-reading.patch
new file mode 100644
index 0000000000..11b73128db
--- /dev/null
+++ b/package/kernel/mac80211/patches/rtl/109-v6.16-wifi-rtw88-fix-the-para-buffer-size-to-avoid-reading.patch
@@ -0,0 +1,38 @@
+From 4c2c372de2e108319236203cce6de44d70ae15cd Mon Sep 17 00:00:00 2001
+From: Alexey Kodanev <aleksei.kodanev@bell-sw.com>
+Date: Tue, 13 May 2025 12:13:04 +0000
+Subject: [PATCH] wifi: rtw88: fix the 'para' buffer size to avoid reading out
+ of bounds
+
+Set the size to 6 instead of 2, since 'para' array is passed to
+'rtw_fw_bt_wifi_control(rtwdev, para[0], &para[1])', which reads
+5 bytes:
+
+void rtw_fw_bt_wifi_control(struct rtw_dev *rtwdev, u8 op_code, u8 *data)
+{
+    ...
+    SET_BT_WIFI_CONTROL_DATA1(h2c_pkt, *data);
+    SET_BT_WIFI_CONTROL_DATA2(h2c_pkt, *(data + 1));
+    ...
+    SET_BT_WIFI_CONTROL_DATA5(h2c_pkt, *(data + 4));
+
+Detected using the static analysis tool - Svace.
+Fixes: 4136214f7c46 ("rtw88: add BT co-existence support")
+Signed-off-by: Alexey Kodanev <aleksei.kodanev@bell-sw.com>
+Signed-off-by: Ping-Ke Shih <pkshih@realtek.com>
+Link: https://patch.msgid.link/20250513121304.124141-1-aleksei.kodanev@bell-sw.com
+---
+ drivers/net/wireless/realtek/rtw88/coex.c | 2 +-
+ 1 file changed, 1 insertion(+), 1 deletion(-)
+
+--- a/drivers/net/wireless/realtek/rtw88/coex.c
++++ b/drivers/net/wireless/realtek/rtw88/coex.c
+@@ -309,7 +309,7 @@ static void rtw_coex_tdma_timer_base(str
+ {
+ 	struct rtw_coex *coex = &rtwdev->coex;
+ 	struct rtw_coex_stat *coex_stat = &coex->stat;
+-	u8 para[2] = {0};
++	u8 para[6] = {};
+ 	u8 times;
+ 	u16 tbtt_interval = coex_stat->wl_beacon_interval;
+ 
diff --git a/package/kernel/mac80211/patches/subsys/350-mac80211-allow-scanning-while-on-radar-channel.patch b/package/kernel/mac80211/patches/subsys/350-mac80211-allow-scanning-while-on-radar-channel.patch
new file mode 100644
index 0000000000..d469955a90
--- /dev/null
+++ b/package/kernel/mac80211/patches/subsys/350-mac80211-allow-scanning-while-on-radar-channel.patch
@@ -0,0 +1,372 @@
+--- a/net/mac80211/cfg.c
++++ b/net/mac80211/cfg.c
+@@ -3473,6 +3473,27 @@ static int ieee80211_set_bitrate_mask(st
+ 	return 0;
+ }
+ 
++bool ieee80211_scanning_busy(struct ieee80211_local *local,
++			     struct cfg80211_chan_def *chandef)
++{
++	struct cfg80211_scan_request *scan_req;
++	struct wiphy *wiphy = local->hw.wiphy;
++	u32 mask;
++
++	if (list_empty(&local->roc_list) && !local->scanning)
++		return false;
++
++	if (!wiphy->n_radio)
++		return true;
++
++	mask = ieee80211_offchannel_radio_mask(local);
++	scan_req = wiphy_dereference(wiphy, local->scan_req);
++	if (scan_req)
++		mask |= ieee80211_scan_req_radio_mask(local, scan_req);
++
++	return mask & ieee80211_chandef_radio_mask(local, chandef);
++}
++
+ static int ieee80211_start_radar_detection(struct wiphy *wiphy,
+ 					   struct net_device *dev,
+ 					   struct cfg80211_chan_def *chandef,
+@@ -3486,7 +3507,7 @@ static int ieee80211_start_radar_detecti
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+ 
+-	if (!list_empty(&local->roc_list) || local->scanning)
++	if (ieee80211_scanning_busy(local, chandef))
+ 		return -EBUSY;
+ 
+ 	link_data = sdata_dereference(sdata->link[link_id], sdata);
+@@ -3978,7 +3999,7 @@ __ieee80211_channel_switch(struct wiphy
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+ 
+-	if (!list_empty(&local->roc_list) || local->scanning)
++	if (ieee80211_scanning_busy(local, &params->chandef))
+ 		return -EBUSY;
+ 
+ 	if (sdata->wdev.links[link_id].cac_started)
+--- a/net/mac80211/chan.c
++++ b/net/mac80211/chan.c
+@@ -629,14 +629,24 @@ ieee80211_find_chanctx(struct ieee80211_
+ 	return NULL;
+ }
+ 
+-bool ieee80211_is_radar_required(struct ieee80211_local *local)
++bool ieee80211_is_radar_required(struct ieee80211_local *local, u32 radio_mask)
+ {
++	struct ieee80211_chanctx_conf *conf;
+ 	struct ieee80211_link_data *link;
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+ 
+ 	for_each_sdata_link(local, link) {
+-		if (link->radar_required)
++		if (!link->radar_required)
++			continue;
++		if (!local->hw.wiphy->n_radio)
++			return true;
++
++		conf = wiphy_dereference(local->hw.wiphy, link->conf->chanctx_conf);
++		if (!conf)
++			continue;
++
++		if (conf->radio_idx >= 0 && (radio_mask & BIT(conf->radio_idx)))
+ 			return true;
+ 	}
+ 
+--- a/net/mac80211/ieee80211_i.h
++++ b/net/mac80211/ieee80211_i.h
+@@ -1947,6 +1947,12 @@ int ieee80211_mesh_finish_csa(struct iee
+ 			      u64 *changed);
+ 
+ /* scan/BSS handling */
++u32 ieee80211_scan_req_radio_mask(struct ieee80211_local *local,
++				  struct cfg80211_scan_request *req);
++bool ieee80211_scanning_busy(struct ieee80211_local *local,
++			     struct cfg80211_chan_def *chandef);
++u32 ieee80211_can_leave_ch(struct ieee80211_sub_if_data *sdata,
++			   u32 radio_mask);
+ void ieee80211_scan_work(struct wiphy *wiphy, struct wiphy_work *work);
+ int ieee80211_request_ibss_scan(struct ieee80211_sub_if_data *sdata,
+ 				const u8 *ssid, u8 ssid_len,
+@@ -1985,6 +1991,7 @@ void ieee80211_sched_scan_stopped_work(s
+ /* off-channel/mgmt-tx */
+ void ieee80211_offchannel_stop_vifs(struct ieee80211_local *local);
+ void ieee80211_offchannel_return(struct ieee80211_local *local);
++u32 ieee80211_offchannel_radio_mask(struct ieee80211_local *local);
+ void ieee80211_roc_setup(struct ieee80211_local *local);
+ void ieee80211_start_next_roc(struct ieee80211_local *local);
+ void ieee80211_reconfig_roc(struct ieee80211_local *local);
+@@ -2629,6 +2636,8 @@ bool ieee80211_chandef_s1g_oper(const st
+ 				struct cfg80211_chan_def *chandef);
+ void ieee80211_chandef_downgrade(struct cfg80211_chan_def *chandef,
+ 				 struct ieee80211_conn_settings *conn);
++u32 ieee80211_chandef_radio_mask(struct ieee80211_local *local,
++				 struct cfg80211_chan_def *chandef);
+ static inline void
+ ieee80211_chanreq_downgrade(struct ieee80211_chan_req *chanreq,
+ 			    struct ieee80211_conn_settings *conn)
+@@ -2685,7 +2694,7 @@ void ieee80211_recalc_chanctx_min_def(st
+ 				      struct ieee80211_chanctx *ctx,
+ 				      struct ieee80211_link_data *rsvd_for,
+ 				      bool check_reserved);
+-bool ieee80211_is_radar_required(struct ieee80211_local *local);
++bool ieee80211_is_radar_required(struct ieee80211_local *local, u32 radio_mask);
+ 
+ void ieee80211_dfs_cac_timer_work(struct wiphy *wiphy, struct wiphy_work *work);
+ void ieee80211_dfs_cac_cancel(struct ieee80211_local *local,
+--- a/net/mac80211/offchannel.c
++++ b/net/mac80211/offchannel.c
+@@ -168,6 +168,35 @@ void ieee80211_offchannel_return(struct
+ 					false);
+ }
+ 
++u32 ieee80211_offchannel_radio_mask(struct ieee80211_local *local)
++{
++	const struct wiphy_radio *radio;
++	struct ieee80211_roc_work *roc;
++	u32 mask = 0;
++	int r;
++
++	for (r = 0; r < local->hw.wiphy->n_radio; r++) {
++		radio = &local->hw.wiphy->radio[r];
++
++		list_for_each_entry(roc, &local->roc_list, list) {
++			struct cfg80211_chan_def chandef = {};
++
++			if (!roc->started)
++				continue;
++
++			cfg80211_chandef_create(&chandef, roc->chan,
++						NL80211_CHAN_NO_HT);
++			if (!cfg80211_radio_chandef_valid(radio, &chandef))
++				continue;
++
++			mask |= BIT(r);
++			break;
++		}
++	}
++
++	return mask;
++}
++
+ static void ieee80211_roc_notify_destroy(struct ieee80211_roc_work *roc)
+ {
+ 	/* was never transmitted */
+@@ -566,7 +595,9 @@ static int ieee80211_start_roc_work(stru
+ 				    enum ieee80211_roc_type type)
+ {
+ 	struct ieee80211_roc_work *roc, *tmp;
++	struct cfg80211_chan_def chandef = {};
+ 	bool queued = false, combine_started = true;
++	u32 radio_mask;
+ 	int ret;
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+@@ -578,6 +609,12 @@ static int ieee80211_start_roc_work(stru
+ 	if (!local->emulate_chanctx && !local->ops->remain_on_channel)
+ 		return -EOPNOTSUPP;
+ 
++	cfg80211_chandef_create(&chandef, channel, NL80211_CHAN_NO_HT);
++	radio_mask = ieee80211_chandef_radio_mask(local, &chandef);
++	if (!ieee80211_can_leave_ch(sdata, radio_mask) &&
++	    !ieee80211_scanning_busy(local, &chandef))
++		return -EBUSY;
++
+ 	roc = kzalloc(sizeof(*roc), GFP_KERNEL);
+ 	if (!roc)
+ 		return -ENOMEM;
+@@ -613,8 +650,7 @@ static int ieee80211_start_roc_work(stru
+ 	}
+ 
+ 	/* if there's no need to queue, handle it immediately */
+-	if (list_empty(&local->roc_list) &&
+-	    !local->scanning && !ieee80211_is_radar_required(local)) {
++	if (list_empty(&local->roc_list) && !local->scanning) {
+ 		/* if not HW assist, just queue & schedule work */
+ 		if (!local->ops->remain_on_channel) {
+ 			list_add_tail(&roc->list, &local->roc_list);
+--- a/net/mac80211/scan.c
++++ b/net/mac80211/scan.c
+@@ -571,36 +571,83 @@ static int ieee80211_start_sw_scan(struc
+ 	return 0;
+ }
+ 
+-static bool __ieee80211_can_leave_ch(struct ieee80211_sub_if_data *sdata)
++u32 ieee80211_scan_req_radio_mask(struct ieee80211_local *local,
++				  struct cfg80211_scan_request *req)
++{
++	const struct wiphy_radio *radio;
++	u32 mask = 0;
++	int i, r;
++
++	for (r = 0; r < local->hw.wiphy->n_radio; r++) {
++		radio = &local->hw.wiphy->radio[r];
++
++		for (i = 0; i < req->n_channels; i++) {
++			struct cfg80211_chan_def chandef = {};
++
++			chandef.chan = req->channels[i];
++			cfg80211_chandef_create(&chandef, req->channels[i],
++						NL80211_CHAN_NO_HT);
++			if (!cfg80211_radio_chandef_valid(radio, &chandef))
++				continue;
++
++			mask |= BIT(r);
++			break;
++		}
++	}
++
++	return mask;
++}
++
++u32 ieee80211_can_leave_ch(struct ieee80211_sub_if_data *sdata,
++			   u32 radio_mask)
+ {
+ 	struct ieee80211_local *local = sdata->local;
+ 	struct ieee80211_sub_if_data *sdata_iter;
++	struct wiphy *wiphy = local->hw.wiphy;
++	struct ieee80211_chanctx_conf *conf;
++	struct ieee80211_link_data *link;
+ 	unsigned int link_id;
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+ 
+-	if (!ieee80211_is_radar_required(local))
++	if (!ieee80211_is_radar_required(local, radio_mask))
+ 		return true;
+ 
+ 	if (!regulatory_pre_cac_allowed(local->hw.wiphy))
+ 		return false;
+ 
+ 	list_for_each_entry(sdata_iter, &local->interfaces, list) {
+-		for_each_valid_link(&sdata_iter->wdev, link_id)
+-			if (sdata_iter->wdev.links[link_id].cac_started)
++		for_each_valid_link(&sdata_iter->wdev, link_id) {
++			if (!sdata_iter->wdev.links[link_id].cac_started)
++				continue;
++
++			if (!wiphy->n_radio)
+ 				return false;
++
++			link = sdata_dereference(sdata->link[link_id], sdata);
++			if (!link)
++				continue;
++
++			conf = wiphy_dereference(wiphy, link->conf->chanctx_conf);
++			if (!conf)
++				continue;
++
++			if (conf->radio_idx >= 0 &&
++			    (radio_mask & BIT(conf->radio_idx)))
++				return false;
++		}
+ 	}
+ 
+ 	return true;
+ }
+ 
+ static bool ieee80211_can_scan(struct ieee80211_local *local,
+-			       struct ieee80211_sub_if_data *sdata)
++			       struct ieee80211_sub_if_data *sdata,
++			       u32 radio_mask)
+ {
+-	if (!__ieee80211_can_leave_ch(sdata))
+-		return false;
+-
+-	if (!list_empty(&local->roc_list))
++	if (!list_empty(&local->roc_list) &&
++	    (!local->hw.wiphy->n_radio ||
++	     (radio_mask & ieee80211_offchannel_radio_mask(local))))
+ 		return false;
+ 
+ 	if (sdata->vif.type == NL80211_IFTYPE_STATION &&
+@@ -612,15 +659,22 @@ static bool ieee80211_can_scan(struct ie
+ 
+ void ieee80211_run_deferred_scan(struct ieee80211_local *local)
+ {
++	struct ieee80211_sub_if_data *sdata;
++	struct cfg80211_scan_request *req;
++	u32 radio_mask;
++
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+ 
+-	if (!local->scan_req || local->scanning)
++	req = wiphy_dereference(local->hw.wiphy, local->scan_req);
++	if (!req || local->scanning)
++		return;
++
++	radio_mask = ieee80211_scan_req_radio_mask(local, req);
++	sdata = wiphy_dereference(local->hw.wiphy, local->scan_sdata);
++	if (!ieee80211_can_leave_ch(sdata, radio_mask))
+ 		return;
+ 
+-	if (!ieee80211_can_scan(local,
+-				rcu_dereference_protected(
+-					local->scan_sdata,
+-					lockdep_is_held(&local->hw.wiphy->mtx))))
++	if (!ieee80211_can_scan(local, sdata, radio_mask))
+ 		return;
+ 
+ 	wiphy_delayed_work_queue(local->hw.wiphy, &local->scan_work,
+@@ -703,6 +757,7 @@ static int __ieee80211_start_scan(struct
+ {
+ 	struct ieee80211_local *local = sdata->local;
+ 	bool hw_scan = local->ops->hw_scan;
++	u32 radio_mask;
+ 	int rc;
+ 
+ 	lockdep_assert_wiphy(local->hw.wiphy);
+@@ -717,10 +772,11 @@ static int __ieee80211_start_scan(struct
+ 	    !(sdata->vif.active_links & BIT(req->tsf_report_link_id)))
+ 		return -EINVAL;
+ 
+-	if (!__ieee80211_can_leave_ch(sdata))
++	radio_mask = ieee80211_scan_req_radio_mask(local, req);
++	if (!ieee80211_can_leave_ch(sdata, radio_mask))
+ 		return -EBUSY;
+ 
+-	if (!ieee80211_can_scan(local, sdata)) {
++	if (!ieee80211_can_scan(local, sdata, radio_mask)) {
+ 		/* wait for the work to finish/time out */
+ 		rcu_assign_pointer(local->scan_req, req);
+ 		rcu_assign_pointer(local->scan_sdata, sdata);
+--- a/net/mac80211/util.c
++++ b/net/mac80211/util.c
+@@ -3644,6 +3644,23 @@ again:
+ 	WARN_ON_ONCE(!cfg80211_chandef_valid(c));
+ }
+ 
++u32 ieee80211_chandef_radio_mask(struct ieee80211_local *local,
++				 struct cfg80211_chan_def *chandef)
++{
++	struct wiphy *wiphy = local->hw.wiphy;
++	const struct wiphy_radio *radio;
++	u32 mask = 0;
++	int i;
++
++	for (i = 0; i < wiphy->n_radio; i++) {
++		radio = &wiphy->radio[i];
++		if (cfg80211_radio_chandef_valid(radio, chandef))
++			mask |= BIT(i);
++	}
++
++	return mask;
++}
++
+ /*
+  * Returns true if smps_mode_new is strictly more restrictive than
+  * smps_mode_old.
+--- a/net/wireless/util.c
++++ b/net/wireless/util.c
+@@ -2911,6 +2911,9 @@ bool cfg80211_radio_chandef_valid(const
+ {
+ 	u32 freq, width;
+ 
++	if (!cfg80211_chandef_valid(chandef))
++		return false;
++
+ 	freq = ieee80211_chandef_to_khz(chandef);
+ 	width = nl80211_chan_width_to_mhz(chandef->width);
+ 	if (!ieee80211_radio_freq_range_valid(radio, freq, width))
diff --git a/package/kernel/mac80211/realtek.mk b/package/kernel/mac80211/realtek.mk
index 6ac4b1aee9..524e383b78 100644
--- a/package/kernel/mac80211/realtek.mk
+++ b/package/kernel/mac80211/realtek.mk
@@ -5,6 +5,7 @@ PKG_DRIVERS += \
 	rtw88-8822b rtw88-8822c rtw88-8723x rtw88-8723d rtw88-8821ce rtw88-8821cu \
 	rtw88-8822be rtw88-8822bu rtw88-8822ce rtw88-8822cu rtw88-8723de rtw88-8723ds \
 	rtw88-88xxa rtw88-8821a rtw88-8812a rtw88-8821au rtw88-8812au \
+	rtw88-8814a rtw88-8814ae rtw88-8814au \
 	rtw88-8723du rtw89 rtw89-pci rtw89-8851be rtw89-8852ae rtw89-8852b-common \
 	rtw89-8852be rtw89-8852ce rtw89-8922ae
 
@@ -54,6 +55,9 @@ config-$(call config_package,rtw88-8821a) += RTW88_8821A
 config-$(call config_package,rtw88-8812a) += RTW88_8812A
 config-$(call config_package,rtw88-8821au) += RTW88_8821AU
 config-$(call config_package,rtw88-8812au) += RTW88_8812AU
+config-$(call config_package,rtw88-8814a) += RTW88_8814A
+config-$(call config_package,rtw88-8814ae) += RTW88_8814AE
+config-$(call config_package,rtw88-8814au) += RTW88_8814AU
 config-$(CONFIG_PACKAGE_RTW88_DEBUG) += RTW88_DEBUG
 config-$(CONFIG_PACKAGE_RTW88_DEBUGFS) += RTW88_DEBUGFS
 
@@ -288,6 +292,15 @@ define KernelPackage/rtw88-8812a
   HIDDEN:=1
 endef
 
+define KernelPackage/rtw88-8814a
+  $(call KernelPackage/mac80211/Default)
+  TITLE:=Realtek RTL8814A family support
+  DEPENDS+= +@DRIVER_11AC_SUPPORT +kmod-rtw88
+  FILES:=$(PKG_BUILD_DIR)/drivers/net/wireless/realtek/rtw88/rtw88_8814a.ko
+  AUTOLOAD:=$(call AutoProbe,rtw88_8814a)
+  HIDDEN:=1
+endef
+
 define KernelPackage/rtw88-8821c
   $(call KernelPackage/mac80211/Default)
   TITLE:=Realtek RTL8821C family support
@@ -349,6 +362,22 @@ define KernelPackage/rtw88-8812au
   AUTOLOAD:=$(call AutoProbe,rtw88_8812au)
 endef
 
+define KernelPackage/rtw88-8814ae
+  $(call KernelPackage/mac80211/Default)
+  TITLE:=Realtek RTL8814AE support
+  DEPENDS+= +kmod-rtw88-8814a +kmod-rtw88-pci +rtl8814a-firmware
+  FILES:=$(PKG_BUILD_DIR)/drivers/net/wireless/realtek/rtw88/rtw88_8814ae.ko
+  AUTOLOAD:=$(call AutoProbe,rtw88_8814ae)
+endef
+
+define KernelPackage/rtw88-8814au
+  $(call KernelPackage/mac80211/Default)
+  TITLE:=Realtek RTL8814AU support
+  DEPENDS+= +kmod-rtw88-8814a +kmod-rtw88-usb +rtl8814a-firmware
+  FILES:=$(PKG_BUILD_DIR)/drivers/net/wireless/realtek/rtw88/rtw88_8814au.ko
+  AUTOLOAD:=$(call AutoProbe,rtw88_8814au)
+endef
+
 define KernelPackage/rtw88-8821ce
   $(call KernelPackage/mac80211/Default)
   TITLE:=Realtek RTL8821CE support
diff --git a/package/kernel/mt76/Makefile b/package/kernel/mt76/Makefile
index 1ce166e956..0c4feb3677 100644
--- a/package/kernel/mt76/Makefile
+++ b/package/kernel/mt76/Makefile
@@ -8,9 +8,9 @@ PKG_LICENSE_FILES:=
 
 PKG_SOURCE_URL:=https://github.com/openwrt/mt76
 PKG_SOURCE_PROTO:=git
-PKG_SOURCE_DATE:=2025-04-11
-PKG_SOURCE_VERSION:=be28ef77e330fdee28054214c798f028ddfbbc02
-PKG_MIRROR_HASH:=71d0651fd74b00fd83f5ea965483623dd6b33581c9cb0a05552d8e3d29dd2767
+PKG_SOURCE_DATE:=2025-06-18
+PKG_SOURCE_VERSION:=a17fbd3d85981af047bd75777a106a230de0178b
+PKG_MIRROR_HASH:=714219787b93c202a6efa22b795a92ddcb26df0899c492c71b5c813d78df4fa2
 
 PKG_MAINTAINER:=Felix Fietkau <nbd@nbd.name>
 PKG_USE_NINJA:=0
@@ -41,7 +41,8 @@ define KernelPackage/mt76-default
   DEPENDS:= \
 	+kmod-mac80211 \
 	+@DRIVER_11AC_SUPPORT \
-	+@KERNEL_PAGE_POOL
+	+@KERNEL_PAGE_POOL \
+	@!TARGET_uml
 endef
 
 define KernelPackage/mt76
diff --git a/package/kernel/mt76/patches/002-wifi-mt76-replace-strlcpy-with-strscpy.patch b/package/kernel/mt76/patches/002-wifi-mt76-replace-strlcpy-with-strscpy.patch
new file mode 100644
index 0000000000..9e7d1ee057
--- /dev/null
+++ b/package/kernel/mt76/patches/002-wifi-mt76-replace-strlcpy-with-strscpy.patch
@@ -0,0 +1,73 @@
+From d6b484b5cb2a7d509b36a220911509ddd8b777c4 Mon Sep 17 00:00:00 2001
+From: Azeem Shaikh <azeemshaikh38@gmail.com>
+Date: Mon, 3 Jul 2023 18:12:56 +0000
+Subject: wifi: mt76: Replace strlcpy() with strscpy()
+
+strlcpy() reads the entire source buffer first.
+This read may exceed the destination size limit.
+This is both inefficient and can lead to linear read
+overflows if a source string is not NUL-terminated [1].
+In an effort to remove strlcpy() completely [2], replace
+strlcpy() here with strscpy().
+
+Direct replacement is safe here since DEV_ASSIGN is only used by
+TRACE macros and the return values are ignored.
+
+[1] https://www.kernel.org/doc/html/latest/process/deprecated.html#strlcpy
+[2] https://github.com/KSPP/linux/issues/89
+
+Signed-off-by: Azeem Shaikh <azeemshaikh38@gmail.com>
+Reviewed-by: Kees Cook <keescook@chromium.org>
+Signed-off-by: Kalle Valo <kvalo@kernel.org>
+Link: https://lore.kernel.org/r/20230703181256.3712079-1-azeemshaikh38@gmail.com
+---
+ mt7615/mt7615_trace.h | 2 +-
+ mt76x02_trace.h       | 2 +-
+ trace.h               | 2 +-
+ usb_trace.h           | 2 +-
+ 4 files changed, 4 insertions(+), 4 deletions(-)
+
+--- a/mt7615/mt7615_trace.h
++++ b/mt7615/mt7615_trace.h
+@@ -14,7 +14,7 @@
+ 
+ #define MAXNAME		32
+ #define DEV_ENTRY	__array(char, wiphy_name, 32)
+-#define DEV_ASSIGN	strlcpy(__entry->wiphy_name,	\
++#define DEV_ASSIGN	strscpy(__entry->wiphy_name,	\
+ 				wiphy_name(mt76_hw(dev)->wiphy), MAXNAME)
+ #define DEV_PR_FMT	"%s"
+ #define DEV_PR_ARG	__entry->wiphy_name
+--- a/mt76x02_trace.h
++++ b/mt76x02_trace.h
+@@ -14,7 +14,7 @@
+ 
+ #define MAXNAME		32
+ #define DEV_ENTRY	__array(char, wiphy_name, 32)
+-#define DEV_ASSIGN	strlcpy(__entry->wiphy_name,	\
++#define DEV_ASSIGN	strscpy(__entry->wiphy_name,	\
+ 				wiphy_name(mt76_hw(dev)->wiphy), MAXNAME)
+ #define DEV_PR_FMT	"%s"
+ #define DEV_PR_ARG	__entry->wiphy_name
+--- a/trace.h
++++ b/trace.h
+@@ -14,7 +14,7 @@
+ 
+ #define MAXNAME		32
+ #define DEV_ENTRY	__array(char, wiphy_name, 32)
+-#define DEVICE_ASSIGN	strlcpy(__entry->wiphy_name,	\
++#define DEVICE_ASSIGN	strscpy(__entry->wiphy_name,	\
+ 				wiphy_name(dev->hw->wiphy), MAXNAME)
+ #define DEV_PR_FMT	"%s"
+ #define DEV_PR_ARG	__entry->wiphy_name
+--- a/usb_trace.h
++++ b/usb_trace.h
+@@ -14,7 +14,7 @@
+ 
+ #define MAXNAME		32
+ #define DEV_ENTRY	__array(char, wiphy_name, 32)
+-#define DEV_ASSIGN	strlcpy(__entry->wiphy_name,	\
++#define DEV_ASSIGN	strscpy(__entry->wiphy_name,	\
+ 				wiphy_name(dev->hw->wiphy), MAXNAME)
+ #define DEV_PR_FMT	"%s "
+ #define DEV_PR_ARG	__entry->wiphy_name
diff --git a/package/kernel/mwlwifi/Makefile b/package/kernel/mwlwifi/Makefile
index 07c3acc5f9..38b1db439b 100644
--- a/package/kernel/mwlwifi/Makefile
+++ b/package/kernel/mwlwifi/Makefile
@@ -8,7 +8,7 @@
 include $(TOPDIR)/rules.mk
 
 PKG_NAME:=mwlwifi
-PKG_RELEASE=1
+PKG_RELEASE=2
 
 PKG_LICENSE:=ISC
 PKG_LICENSE_FILES:=
diff --git a/package/kernel/mwlwifi/patches/030-remove-MAX-a-b-macro-to-avoid-conflict-with-kernel.h.patch b/package/kernel/mwlwifi/patches/030-remove-MAX-a-b-macro-to-avoid-conflict-with-kernel.h.patch
new file mode 100644
index 0000000000..79bb0ebab6
--- /dev/null
+++ b/package/kernel/mwlwifi/patches/030-remove-MAX-a-b-macro-to-avoid-conflict-with-kernel.h.patch
@@ -0,0 +1,51 @@
+From 8c19700558b154b4898e49014b9a9725dabadddb Mon Sep 17 00:00:00 2001
+From: Stefan Kalscheuer <stefan@stklcode.de>
+Date: Sat, 31 May 2025 16:52:23 +0200
+Subject: [PATCH] remove MAX(a,b) macro to avoid conflict with
+ kernel.h/minmax.h
+
+Building against recent kernel versions (noticed with 6.12) and -Werror
+can fail because a macro MAX(a,b) is already defined in minmax.h or
+kernel.h before 5.10.
+
+In file included from ../mwlwifi-2025.02.06~db97edf2/hif/fwcmd.h:23,
+                 from ../mwlwifi-2025.02.06~db97edf2/core.c:25:
+../mwlwifi-2025.02.06~db97edf2/hif/hostcmd.h:1124:9: error: "MAX" redefined [-Werror]
+ 1124 | #define MAX(a, b) (((a) > (b)) ? (a) : (b))
+      |         ^~~
+In file included from usr/include/mac80211-backport/linux/minmax.h:4,
+                 from ./include/linux/kernel.h:28,
+                 from usr/include/mac80211-backport/linux/kernel.h:3,
+                 from ./include/linux/skbuff.h:13,
+                 from usr/include/mac80211-backport/linux/skbuff.h:3,
+                 from ./include/linux/if_ether.h:19,
+                 from usr/include/mac80211-backport/linux/if_ether.h:3,
+                 from ./include/linux/etherdevice.h:20,
+                 from usr/include/mac80211-backport/linux/etherdevice.h:3,
+                 from ../mwlwifi-2025.02.06~db97edf2/core.c:18:
+./include/linux/minmax.h:330:9: note: this is the location of the previous definition
+  330 | #define MAX(a,b) __cmp(max,a,b)
+      |         ^~~
+
+This macro is not used anywhere else but in the very next line, so
+instead of adding conditionals, let's expand MAX_GROUP_PER_CHANNEL_RATE
+and drop the definition of MAX.
+
+Signed-off-by: Stefan Kalscheuer <stefan@stklcode.de>
+---
+ hif/hostcmd.h | 3 +--
+ 1 file changed, 1 insertion(+), 2 deletions(-)
+
+--- a/hif/hostcmd.h
++++ b/hif/hostcmd.h
+@@ -1121,9 +1121,8 @@ struct hostcmd_cmd_get_fw_region_code_sc
+ #define HAL_TRPC_ID_MAX_SC4        32
+ #define MAX_GROUP_PER_CHANNEL_5G   39
+ #define MAX_GROUP_PER_CHANNEL_2G   21
+-#define	MAX(a, b) (((a) > (b)) ? (a) : (b))
+ #define MAX_GROUP_PER_CHANNEL_RATE \
+-	MAX(MAX_GROUP_PER_CHANNEL_5G, MAX_GROUP_PER_CHANNEL_2G)
++	((MAX_GROUP_PER_CHANNEL_5G > MAX_GROUP_PER_CHANNEL_2G) ? MAX_GROUP_PER_CHANNEL_5G : MAX_GROUP_PER_CHANNEL_2G)
+ 
+ struct channel_power_tbl_sc4 {
+ 	u8 channel;
diff --git a/package/kernel/qca-ssdk/Makefile b/package/kernel/qca-ssdk/Makefile
index 33282858bc..a5588d5032 100644
--- a/package/kernel/qca-ssdk/Makefile
+++ b/package/kernel/qca-ssdk/Makefile
@@ -5,9 +5,9 @@ PKG_RELEASE:=1
 
 PKG_SOURCE_URL:=https://github.com/openwrt/qca-ssdk.git
 PKG_SOURCE_PROTO:=git
-PKG_SOURCE_DATE:=2025-05-12
-PKG_SOURCE_VERSION:=709382c7aefbd07643db24edb514322f078c5181
-PKG_MIRROR_HASH:=9b2967b6e6fea45138fd09a7f40f03210edb66c661faed9ce4003e5301341611
+PKG_SOURCE_DATE:=2025-05-30
+PKG_SOURCE_VERSION:=446db12b1fd3bca2e61e45cb01c4ad52cfddd95b
+PKG_MIRROR_HASH:=d7bf3b83b08c61801e3ee3fe6d18da19c8c774e87f94c494c01f80b52d279589
 
 PKG_FLAGS:=nonshared
 PKG_BUILD_PARALLEL:=1
diff --git a/package/network/services/ead/src/tinysrp/bn_prime.h b/package/network/services/ead/src/tinysrp/bn_prime.h
index b7cf9a9bfe..51c50791dc 100644
--- a/package/network/services/ead/src/tinysrp/bn_prime.h
+++ b/package/network/services/ead/src/tinysrp/bn_prime.h
@@ -5,21 +5,21 @@
  * This package is an SSL implementation written
  * by Eric Young (eay@cryptsoft.com).
  * The implementation was written so as to conform with Netscapes SSL.
- * 
+ *
  * This library is free for commercial and non-commercial use as long as
  * the following conditions are aheared to.  The following conditions
  * apply to all code found in this distribution, be it the RC4, RSA,
  * lhash, DES, etc., code; not just the SSL code.  The SSL documentation
  * included with this distribution is covered by the same copyright terms
  * except that the holder is Tim Hudson (tjh@cryptsoft.com).
- * 
+ *
  * Copyright remains Eric Young's, and as such any Copyright notices in
  * the code are not to be removed.
  * If this package is used in a product, Eric Young should be given attribution
  * as the author of the parts of the library used.
  * This can be in the form of a textual message at program startup or
  * in documentation (online or textual) provided with the package.
- * 
+ *
  * Redistribution and use in source and binary forms, with or without
  * modification, are permitted provided that the following conditions
  * are met:
@@ -34,10 +34,10 @@
  *     Eric Young (eay@cryptsoft.com)"
  *    The word 'cryptographic' can be left out if the rouines from the library
  *    being used are not cryptographic related :-).
- * 4. If you include any Windows specific code (or a derivative thereof) from 
+ * 4. If you include any Windows specific code (or a derivative thereof) from
  *    the apps directory (application code) you must include an acknowledgement:
  *    "This product includes software written by Tim Hudson (tjh@cryptsoft.com)"
- * 
+ *
  * THIS SOFTWARE IS PROVIDED BY ERIC YOUNG ``AS IS'' AND
  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
@@ -49,7 +49,7 @@
  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
  * SUCH DAMAGE.
- * 
+ *
  * The licence and distribution terms for any publically available version or
  * derivative of this code cannot be changed.  i.e. this code cannot simply be
  * copied and put under another distribution licence
diff --git a/package/network/services/ead/src/tinysrp/t_conv.c b/package/network/services/ead/src/tinysrp/t_conv.c
index 3be6d85b54..b7b8b50801 100644
--- a/package/network/services/ead/src/tinysrp/t_conv.c
+++ b/package/network/services/ead/src/tinysrp/t_conv.c
@@ -13,9 +13,9 @@
  * The above copyright notice and this permission notice shall be
  * included in all copies or substantial portions of the Software.
  *
- * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND, 
- * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY 
- * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.  
+ * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY
+ * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
  *
  * IN NO EVENT SHALL STANFORD BE LIABLE FOR ANY SPECIAL, INCIDENTAL,
  * INDIRECT OR CONSEQUENTIAL DAMAGES OF ANY KIND, OR ANY DAMAGES WHATSOEVER
diff --git a/package/network/services/ead/src/tinysrp/t_read.c b/package/network/services/ead/src/tinysrp/t_read.c
index 087b7d55b8..b83b3e18e0 100644
--- a/package/network/services/ead/src/tinysrp/t_read.c
+++ b/package/network/services/ead/src/tinysrp/t_read.c
@@ -13,9 +13,9 @@
  * The above copyright notice and this permission notice shall be
  * included in all copies or substantial portions of the Software.
  *
- * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND, 
- * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY 
- * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.  
+ * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY
+ * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
  *
  * IN NO EVENT SHALL STANFORD BE LIABLE FOR ANY SPECIAL, INCIDENTAL,
  * INDIRECT OR CONSEQUENTIAL DAMAGES OF ANY KIND, OR ANY DAMAGES WHATSOEVER
diff --git a/package/network/services/ead/src/tinysrp/t_read.h b/package/network/services/ead/src/tinysrp/t_read.h
index e621f793ad..88fdf82f29 100644
--- a/package/network/services/ead/src/tinysrp/t_read.h
+++ b/package/network/services/ead/src/tinysrp/t_read.h
@@ -13,9 +13,9 @@
  * The above copyright notice and this permission notice shall be
  * included in all copies or substantial portions of the Software.
  *
- * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND, 
- * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY 
- * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.  
+ * THE SOFTWARE IS PROVIDED "AS-IS" AND WITHOUT WARRANTY OF ANY KIND,
+ * EXPRESS, IMPLIED OR OTHERWISE, INCLUDING WITHOUT LIMITATION, ANY
+ * WARRANTY OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.
  *
  * IN NO EVENT SHALL STANFORD BE LIABLE FOR ANY SPECIAL, INCIDENTAL,
  * INDIRECT OR CONSEQUENTIAL DAMAGES OF ANY KIND, OR ANY DAMAGES WHATSOEVER
diff --git a/package/network/services/hostapd/src/src/ap/ubus.c b/package/network/services/hostapd/src/src/ap/ubus.c
index 2256720755..4f2480b5c7 100644
--- a/package/network/services/hostapd/src/src/ap/ubus.c
+++ b/package/network/services/hostapd/src/src/ap/ubus.c
@@ -362,7 +362,7 @@ hostapd_bss_get_status(struct ubus_context *ctx, struct ubus_object *obj,
 
 	if (hapd->conf->ssid.ssid_len < SSID_MAX_LEN)
 		ssid_len = hapd->conf->ssid.ssid_len;
-	
+
 	ieee80211_freq_to_channel_ext(hapd->iface->freq,
 				      hapd->iconf->secondary_channel,
 				      hostapd_get_oper_chwidth(hapd->iconf),
@@ -1967,7 +1967,7 @@ void hostapd_ubus_notify_bss_transition_response(
 	blobmsg_add_u8(&b, "bss-termination-delay", bss_termination_delay);
 	if (target_bssid)
 		blobmsg_add_macaddr(&b, "target-bssid", target_bssid);
-	
+
 	hostapd_ubus_notify_bss_transition_add_candidate_list(candidate_list, candidate_list_len);
 
 	ubus_notify(ctx, &hapd->ubus.obj, "bss-transition-response", b.head, -1);
diff --git a/package/network/services/ppp/utils/pfc.c b/package/network/services/ppp/utils/pfc.c
index 5476be170a..6bb5368a3f 100644
--- a/package/network/services/ppp/utils/pfc.c
+++ b/package/network/services/ppp/utils/pfc.c
@@ -1,4 +1,4 @@
-/* 
+/*
  * Taken from fli4l 3.0
  * Make sure you compile it against the same libpcap version used in OpenWrt
  */
diff --git a/package/network/utils/rssileds/src/rssileds.c b/package/network/utils/rssileds/src/rssileds.c
index 60d30f13b7..93c12b46d8 100644
--- a/package/network/utils/rssileds/src/rssileds.c
+++ b/package/network/utils/rssileds/src/rssileds.c
@@ -249,16 +249,16 @@ int main(int argc, char **argv)
 
 		if ( init_led(&(currentrule->led), argv[i]) )
 			return 1;
-		
+
 		if ( sscanf(argv[i+1], "%d", &(currentrule->minq)) != 1 )
 			return 1;
 
 		if ( sscanf(argv[i+2], "%d", &(currentrule->maxq)) != 1 )
 			return 1;
-		
+
 		if ( sscanf(argv[i+3], "%d", &(currentrule->boffset)) != 1 )
 			return 1;
-		
+
 		if ( sscanf(argv[i+4], "%d", &(currentrule->bfactor)) != 1 )
 			return 1;
 	}
diff --git a/package/system/mtd/src/imagetag.c b/package/system/mtd/src/imagetag.c
index 673dd44de5..47642478f5 100644
--- a/package/system/mtd/src/imagetag.c
+++ b/package/system/mtd/src/imagetag.c
@@ -139,7 +139,7 @@ static uint32_t strntoul(char *str, char **endptr, int base, size_t len) {
 
   newstr = calloc(len + 1, sizeof(char));
   if (newstr) {
-	strncpy(newstr, str, len); 
+	strncpy(newstr, str, len);
 	res = strtoul(newstr, endptr, base);
 	free(newstr);
   }
@@ -258,7 +258,7 @@ trx_check(int imagefd, const char *mtd, char *buf, int *len)
 	}
 	headerCRC = crc32buf(buf, offsetof(struct bcm_tag, header_crc));
 	if (*(uint32_t *)(&tag->header_crc) != headerCRC) {
-  
+
 	  if (quiet < 2) {
 		fprintf(stderr, "Bad header CRC got %08x, calculated %08x\n",
 				*(uint32_t *)(&tag->header_crc), headerCRC);
@@ -276,7 +276,7 @@ trx_check(int imagefd, const char *mtd, char *buf, int *len)
 	}
 
 	imageLen = strntoul(&tag->total_length[0], NULL, 10, IMAGE_LEN);
-	
+
 	if(mtdsize < imageLen) {
 		fprintf(stderr, "Image too big for partition: %s\n", mtd);
 		close(fd);
@@ -355,7 +355,7 @@ mtd_fixtrx(const char *mtd, size_t offset, size_t data_size)
 
 	rootfslen = strntoul(&tag->root_length[0], NULL, 10, IMAGE_LEN);
 	if (rootfslen == 0) {
-	  if (quiet < 2) 
+	  if (quiet < 2)
 		fprintf(stderr, "Header already fixed, exiting\n");
 	  close(fd);
 	  return 0;
@@ -390,9 +390,9 @@ mtd_fixtrx(const char *mtd, size_t offset, size_t data_size)
 	}
 
 	if (quiet < 2) {
-	  fprintf(stderr, "New image crc32: 0x%x, rewriting block\n", 
+	  fprintf(stderr, "New image crc32: 0x%x, rewriting block\n",
 			  *(uint32_t *)(&tag->image_crc));
-	  fprintf(stderr, "New header crc32: 0x%x, rewriting block\n", headercrc);  
+	  fprintf(stderr, "New header crc32: 0x%x, rewriting block\n", headercrc);
 	}
 
 	if (pwrite(fd, buf, erasesize, block_offset) != erasesize) {
diff --git a/package/system/mtd/src/jffs2.c b/package/system/mtd/src/jffs2.c
index b432f64ac0..2cfc878b10 100644
--- a/package/system/mtd/src/jffs2.c
+++ b/package/system/mtd/src/jffs2.c
@@ -293,7 +293,7 @@ int mtd_write_jffs2(const char *mtd, const char *filename, const char *dir)
 
 	if (quiet < 2)
 		fprintf(stderr, "Appending %s to jffs2 partition %s\n", filename, mtd);
-	
+
 	buf = malloc(erasesize);
 	if (!buf) {
 		fprintf(stderr, "Out of memory!\n");
diff --git a/package/system/mtd/src/jffs2.h b/package/system/mtd/src/jffs2.h
index 858e77a017..89ac3b76d1 100644
--- a/package/system/mtd/src/jffs2.h
+++ b/package/system/mtd/src/jffs2.h
@@ -16,7 +16,7 @@
 
 #define JFFS2_SUPER_MAGIC   0x72b6
 
-/* You must include something which defines the C99 uintXX_t types. 
+/* You must include something which defines the C99 uintXX_t types.
    We don't do it from here because this file is used in too many
    different environments. */
 
diff --git a/package/utils/fbtest/src/fbtest.c b/package/utils/fbtest/src/fbtest.c
index 021b80303c..9a9bc6494c 100644
--- a/package/utils/fbtest/src/fbtest.c
+++ b/package/utils/fbtest/src/fbtest.c
@@ -2,7 +2,7 @@
  *	fbtest - fbtest.c
  *	test program for the tuxbox-framebuffer device
  *	tests all GTX/eNX supported modes
- *                                                                            
+ *
  *	(c) 2003 Carsten Juttner (carjay@gmx.net)
  *
  * 	This program is free software; you can redistribute it and/or modify
@@ -18,7 +18,7 @@
  * 	You should have received a copy of the GNU General Public License
  * 	along with this program; if not, write to the Free Software
  * 	Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
- *  									      
+ *
  ******************************************************************************
  * $Id: fbtest.c,v 1.5 2005/01/14 23:14:41 carjay Exp $
  ******************************************************************************/
@@ -187,12 +187,12 @@ int setmode(int fbd, const struct pixelformat *pixf,const struct vidsize *vids){
 	int stat;
 	stat = ioctl (fbd, FBIOGET_VSCREENINFO,&var);
 	if (stat<0) return -2;
-	
+
 	var.xres= vids->width;
 	var.xres_virtual = vids->width;
 	var.yres= vids->height;
 	var.yres_virtual = vids->height;
-	
+
 	var.bits_per_pixel = pixf->bpp;
 	var.red = pixf->red;
 	var.green = pixf->green;
@@ -254,7 +254,7 @@ void drawrect(void *videoram, struct rect *r, const struct pixelformat *pixf, co
 		pmem +=((vids->width*bpp)>>3);	// skip one whole line, actually should be taken from "fix-info"
 	}
 }
-			
+
 // create quick little test image, 4 colours from table
 void draw4field(void *videoram, const struct pixelformat *pixf, const struct vidsize *vids){
 	struct rect r;
@@ -314,7 +314,7 @@ int main (int argc,char **argv){
 	int optchar,fmode=-1,smode=-1,clear=1;
 	int i_cmap,i_size,i_pix;
 	extern char *optarg;
-	
+
 	if (argc!=0&&argc>4) usage(argv[0]);
 	while ( (optchar = getopt (argc,argv,"f:s:n"))!= -1){
 		int i,height,width;
@@ -359,7 +359,7 @@ int main (int argc,char **argv){
 				usage (argv[0]);
 		}
 	}
-	
+
 	fbd = open (FBDEV, O_RDWR);
 	if (fbd<0){
 		perror ("Error opening framebuffer device");
@@ -396,7 +396,7 @@ int main (int argc,char **argv){
 			printf ("%dx%d ",vidsizetable[i_size].width,vidsizetable[i_size].height);
 			fflush(stdout);
 			if ((i_size%4)==3) printf ("\n");
-			
+
 			// try to set mode
 			stat = setmode(fbd,&pixelformattable[i_pix],&vidsizetable[i_size]);
 			if (stat==-2) perror ("fbtest: could not get fb_var-screeninfo from fb-device");
diff --git a/package/utils/fritz-tools/src/fritz_cal_extract.c b/package/utils/fritz-tools/src/fritz_cal_extract.c
index c4547bc7e0..7e5f4118f5 100644
--- a/package/utils/fritz-tools/src/fritz_cal_extract.c
+++ b/package/utils/fritz-tools/src/fritz_cal_extract.c
@@ -68,10 +68,10 @@ static void buffer_reverse(unsigned char *data, unsigned int top)
  * or Z_OK if data was retrieved up to limit (*limit == original value).
  *
  * Return values (failure):
- * Z_MEM_ERROR if memory could not be allocated for processing, 
- * Z_DATA_ERROR if the deflate data is invalid or incomplete, 
- * Z_VERSION_ERROR if the version of zlib.h and the version of the 
- * library linked do not match, or 
+ * Z_MEM_ERROR if memory could not be allocated for processing,
+ * Z_DATA_ERROR if the deflate data is invalid or incomplete,
+ * Z_VERSION_ERROR if the version of zlib.h and the version of the
+ * library linked do not match, or
  * Z_ERRNO if there is an error reading or writing the files.
  */
 static int inflate_to_buffer(FILE *source, unsigned char *buf, size_t *limit)
@@ -305,7 +305,7 @@ int main(int argc, char **argv)
 		buffer_reverse(buf, datasize - 1);
 
 	if (datasize <= skip) {
-		fprintf(stderr, "Failed to skip %u bytes, total data size is %u!\n", 
+		fprintf(stderr, "Failed to skip %u bytes, total data size is %u!\n",
 				(unsigned int)skip, (unsigned int)datasize);
 		goto out_bad;
 	}
diff --git a/package/utils/px5g-mbedtls/px5g-mbedtls.c b/package/utils/px5g-mbedtls/px5g-mbedtls.c
index 63f54bd9aa..b1c809f834 100644
--- a/package/utils/px5g-mbedtls/px5g-mbedtls.c
+++ b/package/utils/px5g-mbedtls/px5g-mbedtls.c
@@ -76,7 +76,7 @@ static void write_file(const char *path, size_t len, bool pem, bool cert)
 		fprintf(stderr, "No data to write\n");
 		exit(1);
 	}
-	
+
 	if (cert)
 		mode |= S_IRGRP | S_IROTH;
 
diff --git a/scripts/config/lexer.lex.c b/scripts/config/lexer.lex.c
index c57119fa23..4b197ce50c 100644
--- a/scripts/config/lexer.lex.c
+++ b/scripts/config/lexer.lex.c
@@ -49,7 +49,7 @@ typedef uint32_t flex_uint32_t;
 typedef signed char flex_int8_t;
 typedef short int flex_int16_t;
 typedef int flex_int32_t;
-typedef unsigned char flex_uint8_t; 
+typedef unsigned char flex_uint8_t;
 typedef unsigned short int flex_uint16_t;
 typedef unsigned int flex_uint32_t;
 
@@ -160,7 +160,7 @@ extern FILE *yyin, *yyout;
 #define EOB_ACT_CONTINUE_SCAN 0
 #define EOB_ACT_END_OF_FILE 1
 #define EOB_ACT_LAST_MATCH 2
-    
+
     /* Note: We specifically omit the test for yy_rule_can_match_eol because it requires
      *       access to the local variable yy_act. Since yyless() is a macro, it would break
      *       existing scanners that call yyless() from OUTSIDE yylex.
@@ -182,7 +182,7 @@ extern FILE *yyin, *yyout;
                     if ( *p == '\n' )\
                         --yylineno;\
             }while(0)
-    
+
 /* Return all but the first "n" matched characters back to the input stream. */
 #define yyless(n) \
 	do \
@@ -2240,9 +2240,9 @@ static const YY_CHAR yy_ec[256] =
 /* Table of booleans, true if rule could match eol. */
 static const flex_int32_t yy_rule_can_match_eol[65] =
     {   0,
-0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
-    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 
-    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1, 
+0, 0, 1, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
+    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
+    0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 1,
     0, 1, 1, 0, 0,     };
 
 extern int yy_flex_debug;
@@ -2397,9 +2397,9 @@ extern int yywrap ( void );
 #endif
 
 #ifndef YY_NO_UNPUT
-    
+
     static void yyunput ( int c, char *buf_ptr  );
-    
+
 #endif
 
 #ifndef yytext_ptr
@@ -2510,7 +2510,7 @@ YY_DECL
 	yy_state_type yy_current_state;
 	char *yy_cp, *yy_bp;
 	int yy_act;
-    
+
 	if ( !(yy_init) )
 		{
 		(yy_init) = 1;
@@ -2570,7 +2570,7 @@ yy_find_action:
 			int yyl;
 			for ( yyl = 0; yyl < yyleng; ++yyl )
 				if ( yytext[yyl] == '\n' )
-					
+
     yylineno++;
 ;
 			}
@@ -3233,7 +3233,7 @@ static int yy_get_next_buffer (void)
 {
 	yy_state_type yy_current_state;
 	char *yy_cp;
-    
+
 	yy_current_state = (yy_start);
 
 	for ( yy_cp = (yytext_ptr) + YY_MORE_ADJ; yy_cp < (yy_c_buf_p); ++yy_cp )
@@ -3252,7 +3252,7 @@ static int yy_get_next_buffer (void)
     static yy_state_type yy_try_NUL_trans  (yy_state_type yy_current_state )
 {
 	int yy_is_jam;
-    
+
 	yy_current_state = yy_nxt[yy_current_state][1];
 	yy_is_jam = (yy_current_state <= 0);
 
@@ -3264,7 +3264,7 @@ static int yy_get_next_buffer (void)
     static void yyunput (int c, char * yy_bp )
 {
 	char *yy_cp;
-    
+
     yy_cp = (yy_c_buf_p);
 
 	/* undo effects of setting up yytext */
@@ -3313,7 +3313,7 @@ static int yy_get_next_buffer (void)
 
 {
 	int c;
-    
+
 	*(yy_c_buf_p) = (yy_hold_char);
 
 	if ( *(yy_c_buf_p) == YY_END_OF_BUFFER_CHAR )
@@ -3375,7 +3375,7 @@ static int yy_get_next_buffer (void)
 	(yy_hold_char) = *++(yy_c_buf_p);
 
 	if ( c == '\n' )
-		
+
     yylineno++;
 ;
 
@@ -3385,12 +3385,12 @@ static int yy_get_next_buffer (void)
 
 /** Immediately switch to a different input stream.
  * @param input_file A readable stream.
- * 
+ *
  * @note This function does not reset the start condition to @c INITIAL .
  */
     void yyrestart  (FILE * input_file )
 {
-    
+
 	if ( ! YY_CURRENT_BUFFER ){
         yyensure_buffer_stack ();
 		YY_CURRENT_BUFFER_LVALUE =
@@ -3403,11 +3403,11 @@ static int yy_get_next_buffer (void)
 
 /** Switch to a different input buffer.
  * @param new_buffer The new input buffer.
- * 
+ *
  */
     void yy_switch_to_buffer  (YY_BUFFER_STATE  new_buffer )
 {
-    
+
 	/* TODO. We should be able to replace this entire function body
 	 * with
 	 *		yypop_buffer_state();
@@ -3447,13 +3447,13 @@ static void yy_load_buffer_state  (void)
 /** Allocate and initialize an input buffer state.
  * @param file A readable stream.
  * @param size The character buffer size in bytes. When in doubt, use @c YY_BUF_SIZE.
- * 
+ *
  * @return the allocated buffer state.
  */
     YY_BUFFER_STATE yy_create_buffer  (FILE * file, int  size )
 {
 	YY_BUFFER_STATE b;
-    
+
 	b = (YY_BUFFER_STATE) yyalloc( sizeof( struct yy_buffer_state )  );
 	if ( ! b )
 		YY_FATAL_ERROR( "out of dynamic memory in yy_create_buffer()" );
@@ -3476,11 +3476,11 @@ static void yy_load_buffer_state  (void)
 
 /** Destroy the buffer.
  * @param b a buffer created with yy_create_buffer()
- * 
+ *
  */
     void yy_delete_buffer (YY_BUFFER_STATE  b )
 {
-    
+
 	if ( ! b )
 		return;
 
@@ -3501,7 +3501,7 @@ static void yy_load_buffer_state  (void)
 
 {
 	int oerrno = errno;
-    
+
 	yy_flush_buffer( b );
 
 	b->yy_input_file = file;
@@ -3517,13 +3517,13 @@ static void yy_load_buffer_state  (void)
     }
 
         b->yy_is_interactive = 0;
-    
+
 	errno = oerrno;
 }
 
 /** Discard all buffered characters. On the next scan, YY_INPUT will be called.
  * @param b the buffer state to be flushed, usually @c YY_CURRENT_BUFFER.
- * 
+ *
  */
     void yy_flush_buffer (YY_BUFFER_STATE  b )
 {
@@ -3552,7 +3552,7 @@ static void yy_load_buffer_state  (void)
  *  the current state. This function will allocate the stack
  *  if necessary.
  *  @param new_buffer The new state.
- *  
+ *
  */
 void yypush_buffer_state (YY_BUFFER_STATE new_buffer )
 {
@@ -3582,7 +3582,7 @@ void yypush_buffer_state (YY_BUFFER_STATE new_buffer )
 
 /** Removes and deletes the top of the stack, if present.
  *  The next element becomes the new top.
- *  
+ *
  */
 void yypop_buffer_state (void)
 {
@@ -3606,7 +3606,7 @@ void yypop_buffer_state (void)
 static void yyensure_buffer_stack (void)
 {
 	yy_size_t num_to_alloc;
-    
+
 	if (!(yy_buffer_stack)) {
 
 		/* First allocation is just for 2 elements, since we don't know if this
@@ -3649,13 +3649,13 @@ static void yyensure_buffer_stack (void)
 /** Setup the input buffer state to scan directly from a user-specified character buffer.
  * @param base the character buffer
  * @param size the size in bytes of the character buffer
- * 
+ *
  * @return the newly allocated buffer state object.
  */
 YY_BUFFER_STATE yy_scan_buffer  (char * base, yy_size_t  size )
 {
 	YY_BUFFER_STATE b;
-    
+
 	if ( size < 2 ||
 	     base[size-2] != YY_END_OF_BUFFER_CHAR ||
 	     base[size-1] != YY_END_OF_BUFFER_CHAR )
@@ -3684,14 +3684,14 @@ YY_BUFFER_STATE yy_scan_buffer  (char * base, yy_size_t  size )
 /** Setup the input buffer state to scan a string. The next call to yylex() will
  * scan from a @e copy of @a str.
  * @param yystr a NUL-terminated string to scan
- * 
+ *
  * @return the newly allocated buffer state object.
  * @note If you want to scan bytes that may contain NUL values, then use
  *       yy_scan_bytes() instead.
  */
 YY_BUFFER_STATE yy_scan_string (const char * yystr )
 {
-    
+
 	return yy_scan_bytes( yystr, (int) strlen(yystr) );
 }
 
@@ -3699,7 +3699,7 @@ YY_BUFFER_STATE yy_scan_string (const char * yystr )
  * scan from a @e copy of @a bytes.
  * @param yybytes the byte buffer to scan
  * @param _yybytes_len the number of bytes in the buffer pointed to by @a bytes.
- * 
+ *
  * @return the newly allocated buffer state object.
  */
 YY_BUFFER_STATE yy_scan_bytes  (const char * yybytes, int  _yybytes_len )
@@ -3708,7 +3708,7 @@ YY_BUFFER_STATE yy_scan_bytes  (const char * yybytes, int  _yybytes_len )
 	char *buf;
 	yy_size_t n;
 	int i;
-    
+
 	/* Get memory for full buffer, including space for trailing EOB's. */
 	n = (yy_size_t) (_yybytes_len + 2);
 	buf = (char *) yyalloc( n  );
@@ -3762,16 +3762,16 @@ static void yynoreturn yy_fatal_error (const char* msg )
 /* Accessor  methods (get/set functions) to struct members. */
 
 /** Get the current line number.
- * 
+ *
  */
 int yyget_lineno  (void)
 {
-    
+
     return yylineno;
 }
 
 /** Get the input stream.
- * 
+ *
  */
 FILE *yyget_in  (void)
 {
@@ -3779,7 +3779,7 @@ FILE *yyget_in  (void)
 }
 
 /** Get the output stream.
- * 
+ *
  */
 FILE *yyget_out  (void)
 {
@@ -3787,7 +3787,7 @@ FILE *yyget_out  (void)
 }
 
 /** Get the length of the current token.
- * 
+ *
  */
 int yyget_leng  (void)
 {
@@ -3795,7 +3795,7 @@ int yyget_leng  (void)
 }
 
 /** Get the current token.
- * 
+ *
  */
 
 char *yyget_text  (void)
@@ -3805,18 +3805,18 @@ char *yyget_text  (void)
 
 /** Set the current line number.
  * @param _line_number line number
- * 
+ *
  */
 void yyset_lineno (int  _line_number )
 {
-    
+
     yylineno = _line_number;
 }
 
 /** Set the input stream. This does not discard the current
  * input buffer.
  * @param _in_str A readable stream.
- * 
+ *
  * @see yy_switch_to_buffer
  */
 void yyset_in (FILE *  _in_str )
@@ -3847,7 +3847,7 @@ static int yy_init_globals (void)
 
     /* We do not touch yylineno unless the option is enabled. */
     yylineno =  1;
-    
+
     (yy_buffer_stack) = NULL;
     (yy_buffer_stack_top) = 0;
     (yy_buffer_stack_max) = 0;
@@ -3873,7 +3873,7 @@ static int yy_init_globals (void)
 /* yylex_destroy is for both reentrant and non-reentrant scanners. */
 int yylex_destroy  (void)
 {
-    
+
     /* Pop the buffer stack, destroying each element. */
 	while(YY_CURRENT_BUFFER){
 		yy_delete_buffer( YY_CURRENT_BUFFER  );
@@ -3899,7 +3899,7 @@ int yylex_destroy  (void)
 #ifndef yytext_ptr
 static void yy_flex_strncpy (char* s1, const char * s2, int n )
 {
-		
+
 	int i;
 	for ( i = 0; i < n; ++i )
 		s1[i] = s2[i];
@@ -3924,7 +3924,7 @@ void *yyalloc (yy_size_t  size )
 
 void *yyrealloc  (void * ptr, yy_size_t  size )
 {
-		
+
 	/* The cast to (char *) in the following accommodates both
 	 * implementations that use char* generic pointers, and those
 	 * that use void* generic pointers.  It works with the latter
diff --git a/target/linux/at91/image/dfboot/src/at45.c b/target/linux/at91/image/dfboot/src/at45.c
index 8830d7e9b8..09ee4b6948 100644
--- a/target/linux/at91/image/dfboot/src/at45.c
+++ b/target/linux/at91/image/dfboot/src/at45.c
@@ -8,7 +8,7 @@
  * intellectual property rights of others.
  *----------------------------------------------------------------------------
  * File Name           : at45c.h
- * Object              : 
+ * Object              :
  *
  * 1.0  10/12/03 HIi    : Creation.
  * 1.01 03/05/04 HIi    : Bug Fix in AT91F_DataFlashWaitReady() Function.
@@ -28,7 +28,7 @@
 /*----------------------------------------------------------------------------*/
 void AT91F_SpiInit(void) {
 	/* Configure PIOs */
-	AT91C_BASE_PIOA->PIO_ASR = AT91C_PA3_NPCS0 | AT91C_PA4_NPCS1 | 
+	AT91C_BASE_PIOA->PIO_ASR = AT91C_PA3_NPCS0 | AT91C_PA4_NPCS1 |
 	                           AT91C_PA1_MOSI | AT91C_PA5_NPCS2 |
 	                           AT91C_PA6_NPCS3 | AT91C_PA0_MISO |
 	                           AT91C_PA2_SPCK;
@@ -88,7 +88,7 @@ static void AT91F_SpiEnable(int cs) {
 static unsigned int AT91F_SpiWrite(AT91PS_DataflashDesc pDesc)
 {
    	unsigned int timeout;
-	
+
    	AT91C_BASE_SPI->SPI_PTCR = AT91C_PDC_TXTDIS + AT91C_PDC_RXTDIS;
 
    	/* Initialize the Transmit and Receive Pointer */
@@ -138,7 +138,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashSendCommand(
 	unsigned int adr;
 
 	/* process the address to obtain page address and byte address */
-	adr = ((DataflashAddress / (pDataFlash->pDevice->pages_size)) 
+	adr = ((DataflashAddress / (pDataFlash->pDevice->pages_size))
 	        << pDataFlash->pDevice->page_offset) +
 	        (DataflashAddress % (pDataFlash->pDevice->pages_size));
 
@@ -152,7 +152,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashSendCommand(
 		pDataFlash->pDataFlashDesc->command[4] = (unsigned char)(adr & 0x000000FF);
 	}
 	else
-	{	
+	{
 		pDataFlash->pDataFlashDesc->command[1] = (unsigned char)((adr & 0x00FF0000) >> 16);
 		pDataFlash->pDataFlashDesc->command[2] = (unsigned char)((adr & 0x0000FF00) >> 8);
 		pDataFlash->pDataFlashDesc->command[3] = (unsigned char)(adr & 0x000000FF) ;
@@ -168,7 +168,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashSendCommand(
 	pDataFlash->pDataFlashDesc->rx_cmd_pt   =  pDataFlash->pDataFlashDesc->command ;
 	pDataFlash->pDataFlashDesc->rx_cmd_size =  CmdSize ;
 
-	return AT91F_SpiWrite(pDataFlash->pDataFlashDesc);			
+	return AT91F_SpiWrite(pDataFlash->pDataFlashDesc);
 }
 
 
@@ -245,7 +245,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashContinuousRead(
 	pDataFlash->pDataFlashDesc->rx_data_size = sizeToRead;
 	pDataFlash->pDataFlashDesc->tx_data_pt = dataBuffer;
 	pDataFlash->pDataFlashDesc->tx_data_size = sizeToRead;
-	
+
 	status = AT91F_DataFlashSendCommand(pDataFlash, DB_CONTINUOUS_ARRAY_READ, 8, src);
 	/* Send the command to the dataflash */
 	return(status);
@@ -325,7 +325,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashWriteBuffer(
 	   	pDataFlash->pDataFlashDesc->command[4] = 0;
 		cmdsize = 4;
 	}
-		
+
 	pDataFlash->pDataFlashDesc->tx_cmd_pt 	 = pDataFlash->pDataFlashDesc->command ;
 	pDataFlash->pDataFlashDesc->tx_cmd_size  = cmdsize ;
 	pDataFlash->pDataFlashDesc->rx_cmd_pt 	 = pDataFlash->pDataFlashDesc->command ;
@@ -341,7 +341,7 @@ static AT91S_DataFlashStatus AT91F_DataFlashWriteBuffer(
 
 
 /*------------------------------------------------------------------------------*/
-/* Function Name       : AT91F_PageErase                                        */             
+/* Function Name       : AT91F_PageErase                                        */
 /* Object              : Read a page in the SRAM Buffer 1 or 2                  */
 /* Input Parameters    : DataFlash Service                                      */
 /*                     : Page concerned                                         */
@@ -353,10 +353,10 @@ static AT91S_DataFlashStatus AT91F_PageErase(
 	unsigned int page)
 {
 	int cmdsize;
-	/* Test if the buffer command is legal */	
+	/* Test if the buffer command is legal */
 	/* no data to transmit or receive */
     	pDataFlash->pDataFlashDesc->tx_data_size = 0;
-	
+
 	cmdsize = 4;
 	if (pDataFlash->pDevice->pages_number >= 16384)
 		cmdsize = 5;
@@ -419,11 +419,11 @@ static AT91S_DataFlashStatus AT91F_PartialPageWrite (
 	/* Read the contents of the page in the Sram Buffer */
 	AT91F_MainMemoryToBufferTransfer(pDataFlash, DB_PAGE_2_BUF1_TRF, page);
 	AT91F_DataFlashWaitReady(pDataFlash->pDataFlashDesc, AT91C_DATAFLASH_TIMEOUT);
-	
+
 	/*Update the SRAM buffer */
 	AT91F_DataFlashWriteBuffer(pDataFlash, DB_BUF1_WRITE, src, AdrInPage, size);
 	AT91F_DataFlashWaitReady(pDataFlash->pDataFlashDesc, AT91C_DATAFLASH_TIMEOUT);
-	
+
 	/* Erase page if a 128 Mbits device */
 	if (pDataFlash->pDevice->pages_number >= 16384)
 	{
@@ -477,26 +477,26 @@ AT91S_DataFlashStatus AT91F_DataFlashWrite(
         	src += length;
 	}
 
-	while (( size - pDataFlash->pDevice->pages_size ) >= 0 ) 
+	while (( size - pDataFlash->pDevice->pages_size ) >= 0 )
 	{
-		/* program dataflash page */		
+		/* program dataflash page */
 		page = (unsigned int)dest / (pDataFlash->pDevice->pages_size);
 
 		status = AT91F_DataFlashWriteBuffer(pDataFlash, DB_BUF1_WRITE, src,
 		                                    0, pDataFlash->pDevice->pages_size);
 		AT91F_DataFlashWaitReady(pDataFlash->pDataFlashDesc, AT91C_DATAFLASH_TIMEOUT);
-	
+
 		status = AT91F_PageErase(pDataFlash, page);
 		AT91F_DataFlashWaitReady(pDataFlash->pDataFlashDesc, AT91C_DATAFLASH_TIMEOUT);
 		if (!status)
 			return AT91C_DATAFLASH_ERROR;
-		
+
 		status = AT91F_WriteBufferToMain (pDataFlash, DB_BUF1_PAGE_PGM, dest);
 		if(!status)
 			return AT91C_DATAFLASH_ERROR;
 
 		AT91F_DataFlashWaitReady(pDataFlash->pDataFlashDesc, AT91C_DATAFLASH_TIMEOUT);
-	
+
 		/* Update size, source and destination pointers */
 	   	size -= pDataFlash->pDevice->pages_size ;
 	   	dest += pDataFlash->pDevice->pages_size ;
@@ -578,7 +578,7 @@ AT91S_DataFlashStatus AT91F_DataFlashErase(AT91PS_DataFlash pDataFlash)
 	unsigned int status;
 
 	AT91F_SpiEnable(pDataFlash->pDevice->cs);
- 
+
  	for(page=0; page < pDataFlash->pDevice->pages_number; page++)
 	    {
 		/* Erase dataflash page */
diff --git a/target/linux/at91/image/dfboot/src/com.c b/target/linux/at91/image/dfboot/src/com.c
index aacfb55558..081d86fb65 100644
--- a/target/linux/at91/image/dfboot/src/com.c
+++ b/target/linux/at91/image/dfboot/src/com.c
@@ -8,7 +8,7 @@
  * intellectual property rights of others.
  *----------------------------------------------------------------------------
  * File Name           : com.c
- * Object              : 
+ * Object              :
  * Creation            : HIi   03/27/2003
  *
  *----------------------------------------------------------------------------
@@ -98,9 +98,9 @@ int at91_serial_getc()
 
 /*-----------------------------------------------------------------------------
  * Function Name       : AT91F_ReadLine()
- * Object              : 
- * Input Parameters    : 
- * Return value		: 
+ * Object              :
+ * Input Parameters    :
+ * Return value		:
  *-----------------------------------------------------------------------------
  */
 int AT91F_ReadLine (const char *const prompt, char *console_buffer)
@@ -144,14 +144,14 @@ int AT91F_ReadLine (const char *const prompt, char *console_buffer)
 			/*
 			 * Must be a normal character then
 			 */
-			if (n < (AT91C_CB_SIZE -2)) 
+			if (n < (AT91C_CB_SIZE -2))
 			{
 				++col;		/* echo input		*/
 				putc(c);
 				*p++ = c;
 				++n;
-			} 
-			else 
+			}
+			else
 			{			/* Buffer full		*/
 				putc('\a');
 			}
@@ -162,9 +162,9 @@ int AT91F_ReadLine (const char *const prompt, char *console_buffer)
 
 /*-----------------------------------------------------------------------------
  * Function Name       : AT91F_WaitKeyPressed()
- * Object              : 
- * Input Parameters    : 
- * Return value		: 
+ * Object              :
+ * Input Parameters    :
+ * Return value		:
  *-----------------------------------------------------------------------------
  */
 void AT91F_WaitKeyPressed(void)
@@ -244,7 +244,7 @@ static int number(int num, int base, int size,
       num = -num;
       size--;
     }
-  
+
   i = 0;
   if(num == 0)
     tmp[i++] = digits[0];
@@ -254,11 +254,11 @@ static int number(int num, int base, int size,
   if(i > precision)
     precision = i;
   size -= precision;
-  
+
   if(!(type&(ZEROPAD+LEFT)))
     while(size-->0)
       putc(' ');
-  
+
   if(sign)
     putc(sign);
 
@@ -268,7 +268,7 @@ static int number(int num, int base, int size,
 
   while (i < precision--)
     putc('0');
-  
+
   while (i-- > 0)
     putc(tmp[i]);
 
@@ -332,18 +332,18 @@ int hvfprintf(const char *fmt, va_list va)
 				case '%' :
 					putc(*fmt);
 					done = true;
-				default: 
+				default:
 					putc('%');
 					putc(*fmt);
 					done = true;
 					break;
-				} 
+				}
 			} while(!done);
 		} else if(*fmt == '\\') {
 			fmt++;
 			if(*fmt == 'r') {
 				putc('\r');
-			} else if(*fmt == 'n') { 
+			} else if(*fmt == 'n') {
 				putc('\n');
 			}
         	} else {
@@ -351,7 +351,7 @@ int hvfprintf(const char *fmt, va_list va)
         	}
 		fmt++;
 	} while(*fmt != 0);
-  
+
   return 0;
 }
 
diff --git a/target/linux/at91/image/dfboot/src/com.h b/target/linux/at91/image/dfboot/src/com.h
index 7af09e4d6d..fc3d1e2156 100644
--- a/target/linux/at91/image/dfboot/src/com.h
+++ b/target/linux/at91/image/dfboot/src/com.h
@@ -8,7 +8,7 @@
  * intellectual property rights of others.
  *----------------------------------------------------------------------------
  * File Name           : com.h
- * Object              : 
+ * Object              :
  *
  * 1.0 27/03/03 HIi    : Creation
  *----------------------------------------------------------------------------
diff --git a/target/linux/at91/image/dfboot/src/dataflash.c b/target/linux/at91/image/dfboot/src/dataflash.c
index 5e54460b72..62644485a8 100644
--- a/target/linux/at91/image/dfboot/src/dataflash.c
+++ b/target/linux/at91/image/dfboot/src/dataflash.c
@@ -30,7 +30,7 @@ int AT91F_DataflashInit(void)
 	int i;
 	int dfcode;
 	int Nb_device = 0;
-		
+
 	AT91F_SpiInit();
 
 	for (i = 0; i < CFG_MAX_DATAFLASH_BANKS; i++) {
@@ -88,7 +88,7 @@ int AT91F_DataflashInit(void)
 		default:
 			break;
 		}
-	}			
+	}
 	return (Nb_device);
 }
 
@@ -111,7 +111,7 @@ void AT91F_DataflashPrintInfo(void)
 			case AT45DB642:
 				printf ("642");
 				break;
-			case AT45DB128:				
+			case AT45DB128:
 				printf ("128");
 				break;
 			}
diff --git a/target/linux/at91/image/dfboot/src/dataflash.h b/target/linux/at91/image/dfboot/src/dataflash.h
index 8fab63fa9e..cfd5e7e054 100644
--- a/target/linux/at91/image/dfboot/src/dataflash.h
+++ b/target/linux/at91/image/dfboot/src/dataflash.h
@@ -22,7 +22,7 @@
 #ifdef	SPI_LOW_SPEED
 #define AT91C_SPI_CLK 14976000/4
 #else
-#define AT91C_SPI_CLK 14976000 
+#define AT91C_SPI_CLK 14976000
 #endif
 
 /* AC characteristics */
diff --git a/target/linux/at91/image/dfboot/src/embedded_services.h b/target/linux/at91/image/dfboot/src/embedded_services.h
index 956b9edf06..9c66b09b63 100644
--- a/target/linux/at91/image/dfboot/src/embedded_services.h
+++ b/target/linux/at91/image/dfboot/src/embedded_services.h
@@ -382,7 +382,7 @@ extern char const *AT91F_PipeGetError(AT91S_PipeStatus msgId);
 extern const unsigned char bit_rev[256];
 
 extern void CalculateCrc32(const unsigned char *,unsigned int, unsigned int *);
-extern void CalculateCrc16(const unsigned char *, unsigned int , unsigned short *); 
+extern void CalculateCrc16(const unsigned char *, unsigned int , unsigned short *);
 extern void CalculateCrcHdlc(const unsigned char *, unsigned int, unsigned short *);
 extern void CalculateCrc16ccitt(const unsigned char *, unsigned int , unsigned short *);
 
@@ -490,7 +490,7 @@ typedef struct _AT91S_RomBoot {
 	const AT91PF_SVC_CRCHDLC		CRCHDLC;
 	const AT91PF_SVC_CRC32			CRC32;
 	const AT91PS_SVC_CRC_BIT_REV	Bit_Reverse_Array;
-	const AT91PS_SINE_TAB			SineTab; 
+	const AT91PS_SINE_TAB			SineTab;
 	const AT91PF_Sinus              Sine;
 } AT91S_RomBoot, *AT91PS_RomBoot;
 
diff --git a/target/linux/at91/image/dfboot/src/include/AT91C_MCI_Device.h b/target/linux/at91/image/dfboot/src/include/AT91C_MCI_Device.h
index 43d5835234..a587c5712d 100644
--- a/target/linux/at91/image/dfboot/src/include/AT91C_MCI_Device.h
+++ b/target/linux/at91/image/dfboot/src/include/AT91C_MCI_Device.h
@@ -50,7 +50,7 @@ typedef unsigned int AT91S_MCIDeviceStatus;
 #define AT91C_TIMEOUT_CMDRDY		30
 
 /////////////////////////////////////////////////////////////////////////////////////////////////////
-// MMC & SDCard Structures 
+// MMC & SDCard Structures
 /////////////////////////////////////////////////////////////////////////////////////////////////////
 
 /*-----------------------------------------------*/
@@ -70,7 +70,7 @@ typedef struct	_AT91S_MciDeviceFeatures
 {
     unsigned char	Card_Inserted;				// (0=AT91C_CARD_REMOVED) (1=AT91C_MMC_CARD_INSERTED) (2=AT91C_SD_CARD_INSERTED)
     unsigned int 	Relative_Card_Address;		// RCA
-	unsigned int 	Max_Read_DataBlock_Length;	// 2^(READ_BL_LEN) in CSD 
+	unsigned int 	Max_Read_DataBlock_Length;	// 2^(READ_BL_LEN) in CSD
 	unsigned int 	Max_Write_DataBlock_Length;	// 2^(WRITE_BL_LEN) in CSD
 	unsigned char	Read_Partial;				// READ_BL_PARTIAL
 	unsigned char	Write_Partial;				// WRITE_BL_PARTIAL
@@ -79,7 +79,7 @@ typedef struct	_AT91S_MciDeviceFeatures
 	unsigned char	Write_Block_Misalignment;	// WRITE_BLK_MISALIGN
 	unsigned char	Sector_Size;				// SECTOR_SIZE
 	unsigned int	Memory_Capacity;			// Size in bits of the device
-	
+
 }	AT91S_MciDeviceFeatures, *AT91PS_MciDeviceFeatures ;
 
 /*---------------------------------------------*/
@@ -88,15 +88,15 @@ typedef struct	_AT91S_MciDeviceFeatures
 typedef struct _AT91S_MciDevice
 {
 	AT91PS_MciDeviceDesc		 	pMCI_DeviceDesc;	// MCI device descriptor
-	AT91PS_MciDeviceFeatures		pMCI_DeviceFeatures;// Pointer on a MCI device features array  
+	AT91PS_MciDeviceFeatures		pMCI_DeviceFeatures;// Pointer on a MCI device features array
 }AT91S_MciDevice, *AT91PS_MciDevice;
 
 /////////////////////////////////////////////////////////////////////////////////////////////////////
-// MCI_CMD Register Value 
+// MCI_CMD Register Value
 /////////////////////////////////////////////////////////////////////////////////////////////////////
 #define AT91C_POWER_ON_INIT						(0	| AT91C_MCI_TRCMD_NO 	| AT91C_MCI_SPCMD_INIT | AT91C_MCI_OPDCMD)
 
-/////////////////////////////////////////////////////////////////	
+/////////////////////////////////////////////////////////////////
 // Class 0 & 1 commands: Basic commands and Read Stream commands
 /////////////////////////////////////////////////////////////////
 
@@ -137,7 +137,7 @@ typedef struct _AT91S_MciDevice
 //*------------------------------------------------
 //* Class 4 commands: Block oriented write commands
 //*------------------------------------------------
-	
+
 #define AT91C_WRITE_BLOCK_CMD					(24 | AT91C_MCI_SPCMD_NONE	| AT91C_MCI_RSPTYP_48	| AT91C_MCI_TRCMD_START	| (AT91C_MCI_TRTYP_BLOCK 	&  ~(AT91C_MCI_TRDIR))	| AT91C_MCI_MAXLAT)
 #define AT91C_WRITE_MULTIPLE_BLOCK_CMD			(25 | AT91C_MCI_SPCMD_NONE	| AT91C_MCI_RSPTYP_48	| AT91C_MCI_TRCMD_START	| (AT91C_MCI_TRTYP_MULTIPLE	&  ~(AT91C_MCI_TRDIR)) 	| AT91C_MCI_MAXLAT)
 #define AT91C_PROGRAM_CSD_CMD					(27 | AT91C_MCI_RSPTYP_48 )
@@ -278,14 +278,14 @@ typedef struct _AT91S_MciDevice
 #define AT91C_SR_CARD_SELECTED				(AT91C_SR_READY_FOR_DATA + AT91C_SR_TRAN)
 
 /////////////////////////////////////////////////////////////////////////////////////////////////////
-// MMC CSD register header File					
+// MMC CSD register header File
 // AT91C_CSD_xxx_S	for shift value
 // AT91C_CSD_xxx_M	for mask  value
 /////////////////////////////////////////////////////////////////////////////////////////////////////
 
 // First Response INT <=> CSD[3] : bits 0 to 31
-#define	AT91C_CSD_BIT0_S			0		// [0:0]			
-#define	AT91C_CSD_BIT0_M			0x01				
+#define	AT91C_CSD_BIT0_S			0		// [0:0]
+#define	AT91C_CSD_BIT0_M			0x01
 #define	AT91C_CSD_CRC_S				1		// [7:1]
 #define	AT91C_CSD_CRC_M				0x7F
 #define	AT91C_CSD_MMC_ECC_S			8		// [9:8]		reserved for MMC compatibility
@@ -314,15 +314,15 @@ typedef struct _AT91S_MciDevice
 #define	AT91C_CSD_WP_GRP_EN_M 		0x01
 
 // Seconde Response INT <=> CSD[2] : bits 32 to 63
-#define	AT91C_CSD_v21_WP_GRP_SIZE_S	0		// [38:32]				
-#define	AT91C_CSD_v21_WP_GRP_SIZE_M	0x7F				
+#define	AT91C_CSD_v21_WP_GRP_SIZE_S	0		// [38:32]
+#define	AT91C_CSD_v21_WP_GRP_SIZE_M	0x7F
 #define	AT91C_CSD_v21_SECT_SIZE_S	7		// [45:39]
 #define	AT91C_CSD_v21_SECT_SIZE_M	0x7F
 #define	AT91C_CSD_v21_ER_BLEN_EN_S	14		// [46:46]
 #define	AT91C_CSD_v21_ER_BLEN_EN_M	0x01
 
-#define	AT91C_CSD_v22_WP_GRP_SIZE_S	0		// [36:32]				
-#define	AT91C_CSD_v22_WP_GRP_SIZE_M	0x1F				
+#define	AT91C_CSD_v22_WP_GRP_SIZE_S	0		// [36:32]
+#define	AT91C_CSD_v22_WP_GRP_SIZE_M	0x1F
 #define	AT91C_CSD_v22_ER_GRP_SIZE_S	5		// [41:37]
 #define	AT91C_CSD_v22_ER_GRP_SIZE_M	0x1F
 #define	AT91C_CSD_v22_SECT_SIZE_S	10		// [46:42]
@@ -345,7 +345,7 @@ typedef struct _AT91S_MciDevice
 #define	AT91C_CSD_CSIZE_H_S 		0		// [73:64]	<=> 10 MSB of CSIZE
 #define	AT91C_CSD_CSIZE_H_M 		0x03FF
 // reserved							10		// [75:74]
-// reserved							0x03		
+// reserved							0x03
 #define	AT91C_CSD_DSR_I_S 			12		// [76:76]
 #define	AT91C_CSD_DSR_I_M 			0x01
 #define	AT91C_CSD_RD_B_MIS_S 		13		// [77:77]
diff --git a/target/linux/at91/image/dfboot/src/include/AT91RM9200.h b/target/linux/at91/image/dfboot/src/include/AT91RM9200.h
index 0cd153b421..c14bab005e 100644
--- a/target/linux/at91/image/dfboot/src/include/AT91RM9200.h
+++ b/target/linux/at91/image/dfboot/src/include/AT91RM9200.h
@@ -10,7 +10,7 @@
 // File Name           : AT91RM9200.h
 // Object              : AT91RM9200 definitions
 // Generated           : AT91 SW Application Group  11/19/2003 (17:20:50)
-// 
+//
 // CVS Reference       : /AT91RM9200.pl/1.16/Fri Feb 07 10:29:51 2003//
 // CVS Reference       : /SYS_AT91RM9200.pl/1.2/Fri Jan 17 12:44:37 2003//
 // CVS Reference       : /MC_1760A.pl/1.1/Fri Aug 23 14:38:22 2002//
@@ -53,7 +53,7 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 AIC_IPR; 	// Interrupt Pending Register
 	AT91_REG	 AIC_IMR; 	// Interrupt Mask Register
 	AT91_REG	 AIC_CISR; 	// Core Interrupt Status Register
-	AT91_REG	 Reserved0[2]; 	// 
+	AT91_REG	 Reserved0[2]; 	//
 	AT91_REG	 AIC_IECR; 	// Interrupt Enable Command Register
 	AT91_REG	 AIC_IDCR; 	// Interrupt Disable Command Register
 	AT91_REG	 AIC_ICCR; 	// Interrupt Clear Command Register
@@ -61,11 +61,11 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 AIC_EOICR; 	// End of Interrupt Command Register
 	AT91_REG	 AIC_SPU; 	// Spurious Vector Register
 	AT91_REG	 AIC_DCR; 	// Debug Control Register (Protect)
-	AT91_REG	 Reserved1[1]; 	// 
+	AT91_REG	 Reserved1[1]; 	//
 	AT91_REG	 AIC_FFER; 	// Fast Forcing Enable Register
 	AT91_REG	 AIC_FFDR; 	// Fast Forcing Disable Register
 	AT91_REG	 AIC_FFSR; 	// Fast Forcing Status Register
-	AT91_REG	 Reserved2[45]; 	// 
+	AT91_REG	 Reserved2[45]; 	//
 	AT91_REG	 DBGU_CR; 	// Control Register
 	AT91_REG	 DBGU_MR; 	// Mode Register
 	AT91_REG	 DBGU_IER; 	// Interrupt Enable Register
@@ -75,11 +75,11 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 DBGU_RHR; 	// Receiver Holding Register
 	AT91_REG	 DBGU_THR; 	// Transmitter Holding Register
 	AT91_REG	 DBGU_BRGR; 	// Baud Rate Generator Register
-	AT91_REG	 Reserved3[7]; 	// 
+	AT91_REG	 Reserved3[7]; 	//
 	AT91_REG	 DBGU_C1R; 	// Chip ID1 Register
 	AT91_REG	 DBGU_C2R; 	// Chip ID2 Register
 	AT91_REG	 DBGU_FNTR; 	// Force NTRST Register
-	AT91_REG	 Reserved4[45]; 	// 
+	AT91_REG	 Reserved4[45]; 	//
 	AT91_REG	 DBGU_RPR; 	// Receive Pointer Register
 	AT91_REG	 DBGU_RCR; 	// Receive Counter Register
 	AT91_REG	 DBGU_TPR; 	// Transmit Pointer Register
@@ -90,19 +90,19 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 DBGU_TNCR; 	// Transmit Next Counter Register
 	AT91_REG	 DBGU_PTCR; 	// PDC Transfer Control Register
 	AT91_REG	 DBGU_PTSR; 	// PDC Transfer Status Register
-	AT91_REG	 Reserved5[54]; 	// 
+	AT91_REG	 Reserved5[54]; 	//
 	AT91_REG	 PIOA_PER; 	// PIO Enable Register
 	AT91_REG	 PIOA_PDR; 	// PIO Disable Register
 	AT91_REG	 PIOA_PSR; 	// PIO Status Register
-	AT91_REG	 Reserved6[1]; 	// 
+	AT91_REG	 Reserved6[1]; 	//
 	AT91_REG	 PIOA_OER; 	// Output Enable Register
 	AT91_REG	 PIOA_ODR; 	// Output Disable Registerr
 	AT91_REG	 PIOA_OSR; 	// Output Status Register
-	AT91_REG	 Reserved7[1]; 	// 
+	AT91_REG	 Reserved7[1]; 	//
 	AT91_REG	 PIOA_IFER; 	// Input Filter Enable Register
 	AT91_REG	 PIOA_IFDR; 	// Input Filter Disable Register
 	AT91_REG	 PIOA_IFSR; 	// Input Filter Status Register
-	AT91_REG	 Reserved8[1]; 	// 
+	AT91_REG	 Reserved8[1]; 	//
 	AT91_REG	 PIOA_SODR; 	// Set Output Data Register
 	AT91_REG	 PIOA_CODR; 	// Clear Output Data Register
 	AT91_REG	 PIOA_ODSR; 	// Output Data Status Register
@@ -114,31 +114,31 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 PIOA_MDER; 	// Multi-driver Enable Register
 	AT91_REG	 PIOA_MDDR; 	// Multi-driver Disable Register
 	AT91_REG	 PIOA_MDSR; 	// Multi-driver Status Register
-	AT91_REG	 Reserved9[1]; 	// 
+	AT91_REG	 Reserved9[1]; 	//
 	AT91_REG	 PIOA_PPUDR; 	// Pull-up Disable Register
 	AT91_REG	 PIOA_PPUER; 	// Pull-up Enable Register
 	AT91_REG	 PIOA_PPUSR; 	// Pad Pull-up Status Register
-	AT91_REG	 Reserved10[1]; 	// 
+	AT91_REG	 Reserved10[1]; 	//
 	AT91_REG	 PIOA_ASR; 	// Select A Register
 	AT91_REG	 PIOA_BSR; 	// Select B Register
 	AT91_REG	 PIOA_ABSR; 	// AB Select Status Register
-	AT91_REG	 Reserved11[9]; 	// 
+	AT91_REG	 Reserved11[9]; 	//
 	AT91_REG	 PIOA_OWER; 	// Output Write Enable Register
 	AT91_REG	 PIOA_OWDR; 	// Output Write Disable Register
 	AT91_REG	 PIOA_OWSR; 	// Output Write Status Register
-	AT91_REG	 Reserved12[85]; 	// 
+	AT91_REG	 Reserved12[85]; 	//
 	AT91_REG	 PIOB_PER; 	// PIO Enable Register
 	AT91_REG	 PIOB_PDR; 	// PIO Disable Register
 	AT91_REG	 PIOB_PSR; 	// PIO Status Register
-	AT91_REG	 Reserved13[1]; 	// 
+	AT91_REG	 Reserved13[1]; 	//
 	AT91_REG	 PIOB_OER; 	// Output Enable Register
 	AT91_REG	 PIOB_ODR; 	// Output Disable Registerr
 	AT91_REG	 PIOB_OSR; 	// Output Status Register
-	AT91_REG	 Reserved14[1]; 	// 
+	AT91_REG	 Reserved14[1]; 	//
 	AT91_REG	 PIOB_IFER; 	// Input Filter Enable Register
 	AT91_REG	 PIOB_IFDR; 	// Input Filter Disable Register
 	AT91_REG	 PIOB_IFSR; 	// Input Filter Status Register
-	AT91_REG	 Reserved15[1]; 	// 
+	AT91_REG	 Reserved15[1]; 	//
 	AT91_REG	 PIOB_SODR; 	// Set Output Data Register
 	AT91_REG	 PIOB_CODR; 	// Clear Output Data Register
 	AT91_REG	 PIOB_ODSR; 	// Output Data Status Register
@@ -150,31 +150,31 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 PIOB_MDER; 	// Multi-driver Enable Register
 	AT91_REG	 PIOB_MDDR; 	// Multi-driver Disable Register
 	AT91_REG	 PIOB_MDSR; 	// Multi-driver Status Register
-	AT91_REG	 Reserved16[1]; 	// 
+	AT91_REG	 Reserved16[1]; 	//
 	AT91_REG	 PIOB_PPUDR; 	// Pull-up Disable Register
 	AT91_REG	 PIOB_PPUER; 	// Pull-up Enable Register
 	AT91_REG	 PIOB_PPUSR; 	// Pad Pull-up Status Register
-	AT91_REG	 Reserved17[1]; 	// 
+	AT91_REG	 Reserved17[1]; 	//
 	AT91_REG	 PIOB_ASR; 	// Select A Register
 	AT91_REG	 PIOB_BSR; 	// Select B Register
 	AT91_REG	 PIOB_ABSR; 	// AB Select Status Register
-	AT91_REG	 Reserved18[9]; 	// 
+	AT91_REG	 Reserved18[9]; 	//
 	AT91_REG	 PIOB_OWER; 	// Output Write Enable Register
 	AT91_REG	 PIOB_OWDR; 	// Output Write Disable Register
 	AT91_REG	 PIOB_OWSR; 	// Output Write Status Register
-	AT91_REG	 Reserved19[85]; 	// 
+	AT91_REG	 Reserved19[85]; 	//
 	AT91_REG	 PIOC_PER; 	// PIO Enable Register
 	AT91_REG	 PIOC_PDR; 	// PIO Disable Register
 	AT91_REG	 PIOC_PSR; 	// PIO Status Register
-	AT91_REG	 Reserved20[1]; 	// 
+	AT91_REG	 Reserved20[1]; 	//
 	AT91_REG	 PIOC_OER; 	// Output Enable Register
 	AT91_REG	 PIOC_ODR; 	// Output Disable Registerr
 	AT91_REG	 PIOC_OSR; 	// Output Status Register
-	AT91_REG	 Reserved21[1]; 	// 
+	AT91_REG	 Reserved21[1]; 	//
 	AT91_REG	 PIOC_IFER; 	// Input Filter Enable Register
 	AT91_REG	 PIOC_IFDR; 	// Input Filter Disable Register
 	AT91_REG	 PIOC_IFSR; 	// Input Filter Status Register
-	AT91_REG	 Reserved22[1]; 	// 
+	AT91_REG	 Reserved22[1]; 	//
 	AT91_REG	 PIOC_SODR; 	// Set Output Data Register
 	AT91_REG	 PIOC_CODR; 	// Clear Output Data Register
 	AT91_REG	 PIOC_ODSR; 	// Output Data Status Register
@@ -186,31 +186,31 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 PIOC_MDER; 	// Multi-driver Enable Register
 	AT91_REG	 PIOC_MDDR; 	// Multi-driver Disable Register
 	AT91_REG	 PIOC_MDSR; 	// Multi-driver Status Register
-	AT91_REG	 Reserved23[1]; 	// 
+	AT91_REG	 Reserved23[1]; 	//
 	AT91_REG	 PIOC_PPUDR; 	// Pull-up Disable Register
 	AT91_REG	 PIOC_PPUER; 	// Pull-up Enable Register
 	AT91_REG	 PIOC_PPUSR; 	// Pad Pull-up Status Register
-	AT91_REG	 Reserved24[1]; 	// 
+	AT91_REG	 Reserved24[1]; 	//
 	AT91_REG	 PIOC_ASR; 	// Select A Register
 	AT91_REG	 PIOC_BSR; 	// Select B Register
 	AT91_REG	 PIOC_ABSR; 	// AB Select Status Register
-	AT91_REG	 Reserved25[9]; 	// 
+	AT91_REG	 Reserved25[9]; 	//
 	AT91_REG	 PIOC_OWER; 	// Output Write Enable Register
 	AT91_REG	 PIOC_OWDR; 	// Output Write Disable Register
 	AT91_REG	 PIOC_OWSR; 	// Output Write Status Register
-	AT91_REG	 Reserved26[85]; 	// 
+	AT91_REG	 Reserved26[85]; 	//
 	AT91_REG	 PIOD_PER; 	// PIO Enable Register
 	AT91_REG	 PIOD_PDR; 	// PIO Disable Register
 	AT91_REG	 PIOD_PSR; 	// PIO Status Register
-	AT91_REG	 Reserved27[1]; 	// 
+	AT91_REG	 Reserved27[1]; 	//
 	AT91_REG	 PIOD_OER; 	// Output Enable Register
 	AT91_REG	 PIOD_ODR; 	// Output Disable Registerr
 	AT91_REG	 PIOD_OSR; 	// Output Status Register
-	AT91_REG	 Reserved28[1]; 	// 
+	AT91_REG	 Reserved28[1]; 	//
 	AT91_REG	 PIOD_IFER; 	// Input Filter Enable Register
 	AT91_REG	 PIOD_IFDR; 	// Input Filter Disable Register
 	AT91_REG	 PIOD_IFSR; 	// Input Filter Status Register
-	AT91_REG	 Reserved29[1]; 	// 
+	AT91_REG	 Reserved29[1]; 	//
 	AT91_REG	 PIOD_SODR; 	// Set Output Data Register
 	AT91_REG	 PIOD_CODR; 	// Clear Output Data Register
 	AT91_REG	 PIOD_ODSR; 	// Output Data Status Register
@@ -222,39 +222,39 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 PIOD_MDER; 	// Multi-driver Enable Register
 	AT91_REG	 PIOD_MDDR; 	// Multi-driver Disable Register
 	AT91_REG	 PIOD_MDSR; 	// Multi-driver Status Register
-	AT91_REG	 Reserved30[1]; 	// 
+	AT91_REG	 Reserved30[1]; 	//
 	AT91_REG	 PIOD_PPUDR; 	// Pull-up Disable Register
 	AT91_REG	 PIOD_PPUER; 	// Pull-up Enable Register
 	AT91_REG	 PIOD_PPUSR; 	// Pad Pull-up Status Register
-	AT91_REG	 Reserved31[1]; 	// 
+	AT91_REG	 Reserved31[1]; 	//
 	AT91_REG	 PIOD_ASR; 	// Select A Register
 	AT91_REG	 PIOD_BSR; 	// Select B Register
 	AT91_REG	 PIOD_ABSR; 	// AB Select Status Register
-	AT91_REG	 Reserved32[9]; 	// 
+	AT91_REG	 Reserved32[9]; 	//
 	AT91_REG	 PIOD_OWER; 	// Output Write Enable Register
 	AT91_REG	 PIOD_OWDR; 	// Output Write Disable Register
 	AT91_REG	 PIOD_OWSR; 	// Output Write Status Register
-	AT91_REG	 Reserved33[85]; 	// 
+	AT91_REG	 Reserved33[85]; 	//
 	AT91_REG	 PMC_SCER; 	// System Clock Enable Register
 	AT91_REG	 PMC_SCDR; 	// System Clock Disable Register
 	AT91_REG	 PMC_SCSR; 	// System Clock Status Register
-	AT91_REG	 Reserved34[1]; 	// 
+	AT91_REG	 Reserved34[1]; 	//
 	AT91_REG	 PMC_PCER; 	// Peripheral Clock Enable Register
 	AT91_REG	 PMC_PCDR; 	// Peripheral Clock Disable Register
 	AT91_REG	 PMC_PCSR; 	// Peripheral Clock Status Register
-	AT91_REG	 Reserved35[1]; 	// 
+	AT91_REG	 Reserved35[1]; 	//
 	AT91_REG	 CKGR_MOR; 	// Main Oscillator Register
 	AT91_REG	 CKGR_MCFR; 	// Main Clock  Frequency Register
 	AT91_REG	 CKGR_PLLAR; 	// PLL A Register
 	AT91_REG	 CKGR_PLLBR; 	// PLL B Register
 	AT91_REG	 PMC_MCKR; 	// Master Clock Register
-	AT91_REG	 Reserved36[3]; 	// 
+	AT91_REG	 Reserved36[3]; 	//
 	AT91_REG	 PMC_PCKR[8]; 	// Programmable Clock Register
 	AT91_REG	 PMC_IER; 	// Interrupt Enable Register
 	AT91_REG	 PMC_IDR; 	// Interrupt Disable Register
 	AT91_REG	 PMC_SR; 	// Status Register
 	AT91_REG	 PMC_IMR; 	// Interrupt Mask Register
-	AT91_REG	 Reserved37[36]; 	// 
+	AT91_REG	 Reserved37[36]; 	//
 	AT91_REG	 ST_CR; 	// Control Register
 	AT91_REG	 ST_PIMR; 	// Period Interval Mode Register
 	AT91_REG	 ST_WDMR; 	// Watchdog Mode Register
@@ -265,7 +265,7 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 ST_IMR; 	// Interrupt Mask Register
 	AT91_REG	 ST_RTAR; 	// Real-time Alarm Register
 	AT91_REG	 ST_CRTR; 	// Current Real-time Register
-	AT91_REG	 Reserved38[54]; 	// 
+	AT91_REG	 Reserved38[54]; 	//
 	AT91_REG	 RTC_CR; 	// Control Register
 	AT91_REG	 RTC_MR; 	// Mode Register
 	AT91_REG	 RTC_TIMR; 	// Time Register
@@ -278,18 +278,18 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 RTC_IDR; 	// Interrupt Disable Register
 	AT91_REG	 RTC_IMR; 	// Interrupt Mask Register
 	AT91_REG	 RTC_VER; 	// Valid Entry Register
-	AT91_REG	 Reserved39[52]; 	// 
+	AT91_REG	 Reserved39[52]; 	//
 	AT91_REG	 MC_RCR; 	// MC Remap Control Register
 	AT91_REG	 MC_ASR; 	// MC Abort Status Register
 	AT91_REG	 MC_AASR; 	// MC Abort Address Status Register
-	AT91_REG	 Reserved40[1]; 	// 
+	AT91_REG	 Reserved40[1]; 	//
 	AT91_REG	 MC_PUIA[16]; 	// MC Protection Unit Area
 	AT91_REG	 MC_PUP; 	// MC Protection Unit Peripherals
 	AT91_REG	 MC_PUER; 	// MC Protection Unit Enable Register
-	AT91_REG	 Reserved41[2]; 	// 
+	AT91_REG	 Reserved41[2]; 	//
 	AT91_REG	 EBI_CSA; 	// Chip Select Assignment Register
 	AT91_REG	 EBI_CFGR; 	// Configuration Register
-	AT91_REG	 Reserved42[2]; 	// 
+	AT91_REG	 Reserved42[2]; 	//
 	AT91_REG	 EBI_SMC2_CSR[8]; 	// SMC2 Chip Select Register
 	AT91_REG	 EBI_SDRC_MR; 	// SDRAM Controller Mode Register
 	AT91_REG	 EBI_SDRC_TR; 	// SDRAM Controller Refresh Timer Register
@@ -300,7 +300,7 @@ typedef struct _AT91S_SYS {
 	AT91_REG	 EBI_SDRC_IDR; 	// SDRAM Controller Interrupt Disable Register
 	AT91_REG	 EBI_SDRC_IMR; 	// SDRAM Controller Interrupt Mask Register
 	AT91_REG	 EBI_SDRC_ISR; 	// SDRAM Controller Interrupt Mask Register
-	AT91_REG	 Reserved43[3]; 	// 
+	AT91_REG	 Reserved43[3]; 	//
 	AT91_REG	 EBI_BFC_MR; 	// BFC Mode Register
 } AT91S_SYS, *AT91PS_SYS;
 
@@ -312,15 +312,15 @@ typedef struct _AT91S_MC {
 	AT91_REG	 MC_RCR; 	// MC Remap Control Register
 	AT91_REG	 MC_ASR; 	// MC Abort Status Register
 	AT91_REG	 MC_AASR; 	// MC Abort Address Status Register
-	AT91_REG	 Reserved0[1]; 	// 
+	AT91_REG	 Reserved0[1]; 	//
 	AT91_REG	 MC_PUIA[16]; 	// MC Protection Unit Area
 	AT91_REG	 MC_PUP; 	// MC Protection Unit Peripherals
 	AT91_REG	 MC_PUER; 	// MC Protection Unit Enable Register
 } AT91S_MC, *AT91PS_MC;
 
-// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- 
+// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register --------
 #define AT91C_MC_RCB          ((unsigned int) 0x1 <<  0) // (MC) Remap Command Bit
-// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- 
+// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register --------
 #define AT91C_MC_UNDADD       ((unsigned int) 0x1 <<  0) // (MC) Undefined Addess Abort Status
 #define AT91C_MC_MISADD       ((unsigned int) 0x1 <<  1) // (MC) Misaligned Addess Abort Status
 #define AT91C_MC_MPU          ((unsigned int) 0x1 <<  2) // (MC) Memory protection Unit Abort Status
@@ -336,7 +336,7 @@ typedef struct _AT91S_MC {
 #define AT91C_MC_MST1         ((unsigned int) 0x1 << 17) // (MC) Master 1 Abort Source
 #define AT91C_MC_SVMST0       ((unsigned int) 0x1 << 24) // (MC) Saved Master 0 Abort Source
 #define AT91C_MC_SVMST1       ((unsigned int) 0x1 << 25) // (MC) Saved Master 1 Abort Source
-// -------- MC_PUIA : (MC Offset: 0x10) MC Protection Unit Area -------- 
+// -------- MC_PUIA : (MC Offset: 0x10) MC Protection Unit Area --------
 #define AT91C_MC_PROT         ((unsigned int) 0x3 <<  0) // (MC) Protection
 #define 	AT91C_MC_PROT_PNAUNA               ((unsigned int) 0x0) // (MC) Privilege: No Access, User: No Access
 #define 	AT91C_MC_PROT_PRWUNA               ((unsigned int) 0x1) // (MC) Privilege: Read/Write, User: No Access
@@ -360,8 +360,8 @@ typedef struct _AT91S_MC {
 #define 	AT91C_MC_SIZE_16MB                 ((unsigned int) 0xE <<  4) // (MC) Area size 16MByte
 #define 	AT91C_MC_SIZE_64MB                 ((unsigned int) 0xF <<  4) // (MC) Area size 64MByte
 #define AT91C_MC_BA           ((unsigned int) 0x3FFFF << 10) // (MC) Internal Area Base Address
-// -------- MC_PUP : (MC Offset: 0x50) MC Protection Unit Peripheral -------- 
-// -------- MC_PUER : (MC Offset: 0x54) MC Protection Unit Area -------- 
+// -------- MC_PUP : (MC Offset: 0x50) MC Protection Unit Peripheral --------
+// -------- MC_PUER : (MC Offset: 0x54) MC Protection Unit Area --------
 #define AT91C_MC_PUEB         ((unsigned int) 0x1 <<  0) // (MC) Protection Unit enable Bit
 
 // *****************************************************************************
@@ -382,7 +382,7 @@ typedef struct _AT91S_RTC {
 	AT91_REG	 RTC_VER; 	// Valid Entry Register
 } AT91S_RTC, *AT91PS_RTC;
 
-// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register -------- 
+// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register --------
 #define AT91C_RTC_UPDTIM      ((unsigned int) 0x1 <<  0) // (RTC) Update Request Time Register
 #define AT91C_RTC_UPDCAL      ((unsigned int) 0x1 <<  1) // (RTC) Update Request Calendar Register
 #define AT91C_RTC_TIMEVSEL    ((unsigned int) 0x3 <<  8) // (RTC) Time Event Selection
@@ -394,37 +394,37 @@ typedef struct _AT91S_RTC {
 #define 	AT91C_RTC_CALEVSEL_WEEK                 ((unsigned int) 0x0 << 16) // (RTC) Week change (every Monday at time 00:00:00).
 #define 	AT91C_RTC_CALEVSEL_MONTH                ((unsigned int) 0x1 << 16) // (RTC) Month change (every 01 of each month at time 00:00:00).
 #define 	AT91C_RTC_CALEVSEL_YEAR                 ((unsigned int) 0x2 << 16) // (RTC) Year change (every January 1 at time 00:00:00).
-// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register -------- 
+// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register --------
 #define AT91C_RTC_HRMOD       ((unsigned int) 0x1 <<  0) // (RTC) 12-24 hour Mode
-// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register -------- 
+// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register --------
 #define AT91C_RTC_SEC         ((unsigned int) 0x7F <<  0) // (RTC) Current Second
 #define AT91C_RTC_MIN         ((unsigned int) 0x7F <<  8) // (RTC) Current Minute
 #define AT91C_RTC_HOUR        ((unsigned int) 0x1F << 16) // (RTC) Current Hour
 #define AT91C_RTC_AMPM        ((unsigned int) 0x1 << 22) // (RTC) Ante Meridiem, Post Meridiem Indicator
-// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register -------- 
+// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register --------
 #define AT91C_RTC_CENT        ((unsigned int) 0x3F <<  0) // (RTC) Current Century
 #define AT91C_RTC_YEAR        ((unsigned int) 0xFF <<  8) // (RTC) Current Year
 #define AT91C_RTC_MONTH       ((unsigned int) 0x1F << 16) // (RTC) Current Month
 #define AT91C_RTC_DAY         ((unsigned int) 0x7 << 21) // (RTC) Current Day
 #define AT91C_RTC_DATE        ((unsigned int) 0x3F << 24) // (RTC) Current Date
-// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register -------- 
+// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register --------
 #define AT91C_RTC_SECEN       ((unsigned int) 0x1 <<  7) // (RTC) Second Alarm Enable
 #define AT91C_RTC_MINEN       ((unsigned int) 0x1 << 15) // (RTC) Minute Alarm
 #define AT91C_RTC_HOUREN      ((unsigned int) 0x1 << 23) // (RTC) Current Hour
-// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register -------- 
+// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register --------
 #define AT91C_RTC_MONTHEN     ((unsigned int) 0x1 << 23) // (RTC) Month Alarm Enable
 #define AT91C_RTC_DATEEN      ((unsigned int) 0x1 << 31) // (RTC) Date Alarm Enable
-// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register -------- 
+// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register --------
 #define AT91C_RTC_ACKUPD      ((unsigned int) 0x1 <<  0) // (RTC) Acknowledge for Update
 #define AT91C_RTC_ALARM       ((unsigned int) 0x1 <<  1) // (RTC) Alarm Flag
 #define AT91C_RTC_SECEV       ((unsigned int) 0x1 <<  2) // (RTC) Second Event
 #define AT91C_RTC_TIMEV       ((unsigned int) 0x1 <<  3) // (RTC) Time Event
 #define AT91C_RTC_CALEV       ((unsigned int) 0x1 <<  4) // (RTC) Calendar event
-// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register -------- 
-// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register -------- 
-// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register -------- 
-// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register -------- 
-// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register -------- 
+// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register --------
+// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register --------
+// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register --------
+// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register --------
+// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register --------
 #define AT91C_RTC_NVTIM       ((unsigned int) 0x1 <<  0) // (RTC) Non valid Time
 #define AT91C_RTC_NVCAL       ((unsigned int) 0x1 <<  1) // (RTC) Non valid Calendar
 #define AT91C_RTC_NVTIMALR    ((unsigned int) 0x1 <<  2) // (RTC) Non valid time Alarm
@@ -446,27 +446,27 @@ typedef struct _AT91S_ST {
 	AT91_REG	 ST_CRTR; 	// Current Real-time Register
 } AT91S_ST, *AT91PS_ST;
 
-// -------- ST_CR : (ST Offset: 0x0) System Timer Control Register -------- 
+// -------- ST_CR : (ST Offset: 0x0) System Timer Control Register --------
 #define AT91C_ST_WDRST        ((unsigned int) 0x1 <<  0) // (ST) Watchdog Timer Restart
-// -------- ST_PIMR : (ST Offset: 0x4) System Timer Period Interval Mode Register -------- 
+// -------- ST_PIMR : (ST Offset: 0x4) System Timer Period Interval Mode Register --------
 #define AT91C_ST_PIV          ((unsigned int) 0xFFFF <<  0) // (ST) Watchdog Timer Restart
-// -------- ST_WDMR : (ST Offset: 0x8) System Timer Watchdog Mode Register -------- 
+// -------- ST_WDMR : (ST Offset: 0x8) System Timer Watchdog Mode Register --------
 #define AT91C_ST_WDV          ((unsigned int) 0xFFFF <<  0) // (ST) Watchdog Timer Restart
 #define AT91C_ST_RSTEN        ((unsigned int) 0x1 << 16) // (ST) Reset Enable
 #define AT91C_ST_EXTEN        ((unsigned int) 0x1 << 17) // (ST) External Signal Assertion Enable
-// -------- ST_RTMR : (ST Offset: 0xc) System Timer Real-time Mode Register -------- 
+// -------- ST_RTMR : (ST Offset: 0xc) System Timer Real-time Mode Register --------
 #define AT91C_ST_RTPRES       ((unsigned int) 0xFFFF <<  0) // (ST) Real-time Timer Prescaler Value
-// -------- ST_SR : (ST Offset: 0x10) System Timer Status Register -------- 
+// -------- ST_SR : (ST Offset: 0x10) System Timer Status Register --------
 #define AT91C_ST_PITS         ((unsigned int) 0x1 <<  0) // (ST) Period Interval Timer Interrupt
 #define AT91C_ST_WDOVF        ((unsigned int) 0x1 <<  1) // (ST) Watchdog Overflow
 #define AT91C_ST_RTTINC       ((unsigned int) 0x1 <<  2) // (ST) Real-time Timer Increment
 #define AT91C_ST_ALMS         ((unsigned int) 0x1 <<  3) // (ST) Alarm Status
-// -------- ST_IER : (ST Offset: 0x14) System Timer Interrupt Enable Register -------- 
-// -------- ST_IDR : (ST Offset: 0x18) System Timer Interrupt Disable Register -------- 
-// -------- ST_IMR : (ST Offset: 0x1c) System Timer Interrupt Mask Register -------- 
-// -------- ST_RTAR : (ST Offset: 0x20) System Timer Real-time Alarm Register -------- 
+// -------- ST_IER : (ST Offset: 0x14) System Timer Interrupt Enable Register --------
+// -------- ST_IDR : (ST Offset: 0x18) System Timer Interrupt Disable Register --------
+// -------- ST_IMR : (ST Offset: 0x1c) System Timer Interrupt Mask Register --------
+// -------- ST_RTAR : (ST Offset: 0x20) System Timer Real-time Alarm Register --------
 #define AT91C_ST_ALMV         ((unsigned int) 0xFFFFF <<  0) // (ST) Alarm Value Value
-// -------- ST_CRTR : (ST Offset: 0x24) System Timer Current Real-time Register -------- 
+// -------- ST_CRTR : (ST Offset: 0x24) System Timer Current Real-time Register --------
 #define AT91C_ST_CRTV         ((unsigned int) 0xFFFFF <<  0) // (ST) Current Real-time Value
 
 // *****************************************************************************
@@ -476,13 +476,13 @@ typedef struct _AT91S_PMC {
 	AT91_REG	 PMC_SCER; 	// System Clock Enable Register
 	AT91_REG	 PMC_SCDR; 	// System Clock Disable Register
 	AT91_REG	 PMC_SCSR; 	// System Clock Status Register
-	AT91_REG	 Reserved0[1]; 	// 
+	AT91_REG	 Reserved0[1]; 	//
 	AT91_REG	 PMC_PCER; 	// Peripheral Clock Enable Register
 	AT91_REG	 PMC_PCDR; 	// Peripheral Clock Disable Register
 	AT91_REG	 PMC_PCSR; 	// Peripheral Clock Status Register
-	AT91_REG	 Reserved1[5]; 	// 
+	AT91_REG	 Reserved1[5]; 	//
 	AT91_REG	 PMC_MCKR; 	// Master Clock Register
-	AT91_REG	 Reserved2[3]; 	// 
+	AT91_REG	 Reserved2[3]; 	//
 	AT91_REG	 PMC_PCKR[8]; 	// Programmable Clock Register
 	AT91_REG	 PMC_IER; 	// Interrupt Enable Register
 	AT91_REG	 PMC_IDR; 	// Interrupt Disable Register
@@ -490,7 +490,7 @@ typedef struct _AT91S_PMC {
 	AT91_REG	 PMC_IMR; 	// Interrupt Mask Register
 } AT91S_PMC, *AT91PS_PMC;
 
-// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- 
+// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------
 #define AT91C_PMC_PCK         ((unsigned int) 0x1 <<  0) // (PMC) Processor Clock
 #define AT91C_PMC_UDP         ((unsigned int) 0x1 <<  1) // (PMC) USB Device Port Clock
 #define AT91C_PMC_MCKUDP      ((unsigned int) 0x1 <<  2) // (PMC) USB Device Port Master Clock Automatic Disable on Suspend
@@ -503,9 +503,9 @@ typedef struct _AT91S_PMC {
 #define AT91C_PMC_PCK5        ((unsigned int) 0x1 << 13) // (PMC) Programmable Clock Output
 #define AT91C_PMC_PCK6        ((unsigned int) 0x1 << 14) // (PMC) Programmable Clock Output
 #define AT91C_PMC_PCK7        ((unsigned int) 0x1 << 15) // (PMC) Programmable Clock Output
-// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- 
-// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- 
-// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- 
+// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register --------
+// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register --------
+// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------
 #define AT91C_PMC_CSS         ((unsigned int) 0x3 <<  0) // (PMC) Programmable Clock Selection
 #define 	AT91C_PMC_CSS_SLOW_CLK             ((unsigned int) 0x0) // (PMC) Slow Clock is selected
 #define 	AT91C_PMC_CSS_MAIN_CLK             ((unsigned int) 0x1) // (PMC) Main Clock is selected
@@ -524,8 +524,8 @@ typedef struct _AT91S_PMC {
 #define 	AT91C_PMC_MDIV_2                    ((unsigned int) 0x1 <<  8) // (PMC) The processor clock is twice as fast as the master clock
 #define 	AT91C_PMC_MDIV_3                    ((unsigned int) 0x2 <<  8) // (PMC) The processor clock is three times faster than the master clock
 #define 	AT91C_PMC_MDIV_4                    ((unsigned int) 0x3 <<  8) // (PMC) The processor clock is four times faster than the master clock
-// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- 
-// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- 
+// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------
+// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register --------
 #define AT91C_PMC_MOSCS       ((unsigned int) 0x1 <<  0) // (PMC) MOSC Status/Enable/Disable/Mask
 #define AT91C_PMC_LOCKA       ((unsigned int) 0x1 <<  1) // (PMC) PLL A Status/Enable/Disable/Mask
 #define AT91C_PMC_LOCKB       ((unsigned int) 0x1 <<  2) // (PMC) PLL B Status/Enable/Disable/Mask
@@ -538,9 +538,9 @@ typedef struct _AT91S_PMC {
 #define AT91C_PMC_PCK5RDY     ((unsigned int) 0x1 << 13) // (PMC) PCK5_RDY Status/Enable/Disable/Mask
 #define AT91C_PMC_PCK6RDY     ((unsigned int) 0x1 << 14) // (PMC) PCK6_RDY Status/Enable/Disable/Mask
 #define AT91C_PMC_PCK7RDY     ((unsigned int) 0x1 << 15) // (PMC) PCK7_RDY Status/Enable/Disable/Mask
-// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- 
-// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- 
-// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- 
+// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------
+// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------
+// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Clock Generator Controler
@@ -552,14 +552,14 @@ typedef struct _AT91S_CKGR {
 	AT91_REG	 CKGR_PLLBR; 	// PLL B Register
 } AT91S_CKGR, *AT91PS_CKGR;
 
-// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- 
+// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register --------
 #define AT91C_CKGR_MOSCEN     ((unsigned int) 0x1 <<  0) // (CKGR) Main Oscillator Enable
 #define AT91C_CKGR_OSCTEST    ((unsigned int) 0x1 <<  1) // (CKGR) Oscillator Test
 #define AT91C_CKGR_OSCOUNT    ((unsigned int) 0xFF <<  8) // (CKGR) Main Oscillator Start-up Time
-// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- 
+// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register --------
 #define AT91C_CKGR_MAINF      ((unsigned int) 0xFFFF <<  0) // (CKGR) Main Clock Frequency
 #define AT91C_CKGR_MAINRDY    ((unsigned int) 0x1 << 16) // (CKGR) Main Clock Ready
-// -------- CKGR_PLLAR : (CKGR Offset: 0x8) PLL A Register -------- 
+// -------- CKGR_PLLAR : (CKGR Offset: 0x8) PLL A Register --------
 #define AT91C_CKGR_DIVA       ((unsigned int) 0xFF <<  0) // (CKGR) Divider Selected
 #define 	AT91C_CKGR_DIVA_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0
 #define 	AT91C_CKGR_DIVA_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed
@@ -571,7 +571,7 @@ typedef struct _AT91S_CKGR {
 #define 	AT91C_CKGR_OUTA_3                    ((unsigned int) 0x3 << 14) // (CKGR) Please refer to the PLLA datasheet
 #define AT91C_CKGR_MULA       ((unsigned int) 0x7FF << 16) // (CKGR) PLL A Multiplier
 #define AT91C_CKGR_SRCA       ((unsigned int) 0x1 << 29) // (CKGR) PLL A Source
-// -------- CKGR_PLLBR : (CKGR Offset: 0xc) PLL B Register -------- 
+// -------- CKGR_PLLBR : (CKGR Offset: 0xc) PLL B Register --------
 #define AT91C_CKGR_DIVB       ((unsigned int) 0xFF <<  0) // (CKGR) Divider Selected
 #define 	AT91C_CKGR_DIVB_0                    ((unsigned int) 0x0) // (CKGR) Divider output is 0
 #define 	AT91C_CKGR_DIVB_BYPASS               ((unsigned int) 0x1) // (CKGR) Divider is bypassed
@@ -592,15 +592,15 @@ typedef struct _AT91S_PIO {
 	AT91_REG	 PIO_PER; 	// PIO Enable Register
 	AT91_REG	 PIO_PDR; 	// PIO Disable Register
 	AT91_REG	 PIO_PSR; 	// PIO Status Register
-	AT91_REG	 Reserved0[1]; 	// 
+	AT91_REG	 Reserved0[1]; 	//
 	AT91_REG	 PIO_OER; 	// Output Enable Register
 	AT91_REG	 PIO_ODR; 	// Output Disable Registerr
 	AT91_REG	 PIO_OSR; 	// Output Status Register
-	AT91_REG	 Reserved1[1]; 	// 
+	AT91_REG	 Reserved1[1]; 	//
 	AT91_REG	 PIO_IFER; 	// Input Filter Enable Register
 	AT91_REG	 PIO_IFDR; 	// Input Filter Disable Register
 	AT91_REG	 PIO_IFSR; 	// Input Filter Status Register
-	AT91_REG	 Reserved2[1]; 	// 
+	AT91_REG	 Reserved2[1]; 	//
 	AT91_REG	 PIO_SODR; 	// Set Output Data Register
 	AT91_REG	 PIO_CODR; 	// Clear Output Data Register
 	AT91_REG	 PIO_ODSR; 	// Output Data Status Register
@@ -612,15 +612,15 @@ typedef struct _AT91S_PIO {
 	AT91_REG	 PIO_MDER; 	// Multi-driver Enable Register
 	AT91_REG	 PIO_MDDR; 	// Multi-driver Disable Register
 	AT91_REG	 PIO_MDSR; 	// Multi-driver Status Register
-	AT91_REG	 Reserved3[1]; 	// 
+	AT91_REG	 Reserved3[1]; 	//
 	AT91_REG	 PIO_PPUDR; 	// Pull-up Disable Register
 	AT91_REG	 PIO_PPUER; 	// Pull-up Enable Register
 	AT91_REG	 PIO_PPUSR; 	// Pad Pull-up Status Register
-	AT91_REG	 Reserved4[1]; 	// 
+	AT91_REG	 Reserved4[1]; 	//
 	AT91_REG	 PIO_ASR; 	// Select A Register
 	AT91_REG	 PIO_BSR; 	// Select B Register
 	AT91_REG	 PIO_ABSR; 	// AB Select Status Register
-	AT91_REG	 Reserved5[9]; 	// 
+	AT91_REG	 Reserved5[9]; 	//
 	AT91_REG	 PIO_OWER; 	// Output Write Enable Register
 	AT91_REG	 PIO_OWDR; 	// Output Write Disable Register
 	AT91_REG	 PIO_OWSR; 	// Output Write Status Register
@@ -640,11 +640,11 @@ typedef struct _AT91S_DBGU {
 	AT91_REG	 DBGU_RHR; 	// Receiver Holding Register
 	AT91_REG	 DBGU_THR; 	// Transmitter Holding Register
 	AT91_REG	 DBGU_BRGR; 	// Baud Rate Generator Register
-	AT91_REG	 Reserved0[7]; 	// 
+	AT91_REG	 Reserved0[7]; 	//
 	AT91_REG	 DBGU_C1R; 	// Chip ID1 Register
 	AT91_REG	 DBGU_C2R; 	// Chip ID2 Register
 	AT91_REG	 DBGU_FNTR; 	// Force NTRST Register
-	AT91_REG	 Reserved1[45]; 	// 
+	AT91_REG	 Reserved1[45]; 	//
 	AT91_REG	 DBGU_RPR; 	// Receive Pointer Register
 	AT91_REG	 DBGU_RCR; 	// Receive Counter Register
 	AT91_REG	 DBGU_TPR; 	// Transmit Pointer Register
@@ -657,14 +657,14 @@ typedef struct _AT91S_DBGU {
 	AT91_REG	 DBGU_PTSR; 	// PDC Transfer Status Register
 } AT91S_DBGU, *AT91PS_DBGU;
 
-// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- 
+// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register --------
 #define AT91C_US_RSTRX        ((unsigned int) 0x1 <<  2) // (DBGU) Reset Receiver
 #define AT91C_US_RSTTX        ((unsigned int) 0x1 <<  3) // (DBGU) Reset Transmitter
 #define AT91C_US_RXEN         ((unsigned int) 0x1 <<  4) // (DBGU) Receiver Enable
 #define AT91C_US_RXDIS        ((unsigned int) 0x1 <<  5) // (DBGU) Receiver Disable
 #define AT91C_US_TXEN         ((unsigned int) 0x1 <<  6) // (DBGU) Transmitter Enable
 #define AT91C_US_TXDIS        ((unsigned int) 0x1 <<  7) // (DBGU) Transmitter Disable
-// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- 
+// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register --------
 #define AT91C_US_PAR          ((unsigned int) 0x7 <<  9) // (DBGU) Parity type
 #define 	AT91C_US_PAR_EVEN                 ((unsigned int) 0x0 <<  9) // (DBGU) Even Parity
 #define 	AT91C_US_PAR_ODD                  ((unsigned int) 0x1 <<  9) // (DBGU) Odd Parity
@@ -677,7 +677,7 @@ typedef struct _AT91S_DBGU {
 #define 	AT91C_US_CHMODE_AUTO                 ((unsigned int) 0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
 #define 	AT91C_US_CHMODE_LOCAL                ((unsigned int) 0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
 #define 	AT91C_US_CHMODE_REMOTE               ((unsigned int) 0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
-// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
+// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register --------
 #define AT91C_US_RXRDY        ((unsigned int) 0x1 <<  0) // (DBGU) RXRDY Interrupt
 #define AT91C_US_TXRDY        ((unsigned int) 0x1 <<  1) // (DBGU) TXRDY Interrupt
 #define AT91C_US_ENDRX        ((unsigned int) 0x1 <<  3) // (DBGU) End of Receive Transfer Interrupt
@@ -690,10 +690,10 @@ typedef struct _AT91S_DBGU {
 #define AT91C_US_RXBUFF       ((unsigned int) 0x1 << 12) // (DBGU) RXBUFF Interrupt
 #define AT91C_US_COMM_TX      ((unsigned int) 0x1 << 30) // (DBGU) COMM_TX Interrupt
 #define AT91C_US_COMM_RX      ((unsigned int) 0x1 << 31) // (DBGU) COMM_RX Interrupt
-// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
-// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
-// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- 
-// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- 
+// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register --------
+// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register --------
+// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register --------
+// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register --------
 #define AT91C_US_FORCE_NTRST  ((unsigned int) 0x1 <<  0) // (DBGU) Force NTRST in JTAG
 
 // *****************************************************************************
@@ -712,12 +712,12 @@ typedef struct _AT91S_PDC {
 	AT91_REG	 PDC_PTSR; 	// PDC Transfer Status Register
 } AT91S_PDC, *AT91PS_PDC;
 
-// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- 
+// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register --------
 #define AT91C_PDC_RXTEN       ((unsigned int) 0x1 <<  0) // (PDC) Receiver Transfer Enable
 #define AT91C_PDC_RXTDIS      ((unsigned int) 0x1 <<  1) // (PDC) Receiver Transfer Disable
 #define AT91C_PDC_TXTEN       ((unsigned int) 0x1 <<  8) // (PDC) Transmitter Transfer Enable
 #define AT91C_PDC_TXTDIS      ((unsigned int) 0x1 <<  9) // (PDC) Transmitter Transfer Disable
-// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- 
+// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller
@@ -731,7 +731,7 @@ typedef struct _AT91S_AIC {
 	AT91_REG	 AIC_IPR; 	// Interrupt Pending Register
 	AT91_REG	 AIC_IMR; 	// Interrupt Mask Register
 	AT91_REG	 AIC_CISR; 	// Core Interrupt Status Register
-	AT91_REG	 Reserved0[2]; 	// 
+	AT91_REG	 Reserved0[2]; 	//
 	AT91_REG	 AIC_IECR; 	// Interrupt Enable Command Register
 	AT91_REG	 AIC_IDCR; 	// Interrupt Disable Command Register
 	AT91_REG	 AIC_ICCR; 	// Interrupt Clear Command Register
@@ -739,13 +739,13 @@ typedef struct _AT91S_AIC {
 	AT91_REG	 AIC_EOICR; 	// End of Interrupt Command Register
 	AT91_REG	 AIC_SPU; 	// Spurious Vector Register
 	AT91_REG	 AIC_DCR; 	// Debug Control Register (Protect)
-	AT91_REG	 Reserved1[1]; 	// 
+	AT91_REG	 Reserved1[1]; 	//
 	AT91_REG	 AIC_FFER; 	// Fast Forcing Enable Register
 	AT91_REG	 AIC_FFDR; 	// Fast Forcing Disable Register
 	AT91_REG	 AIC_FFSR; 	// Fast Forcing Status Register
 } AT91S_AIC, *AT91PS_AIC;
 
-// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- 
+// -------- AIC_SMR : (AIC Offset: 0x0) Control Register --------
 #define AT91C_AIC_PRIOR       ((unsigned int) 0x7 <<  0) // (AIC) Priority Level
 #define 	AT91C_AIC_PRIOR_LOWEST               ((unsigned int) 0x0) // (AIC) Lowest priority level
 #define 	AT91C_AIC_PRIOR_HIGHEST              ((unsigned int) 0x7) // (AIC) Highest priority level
@@ -754,10 +754,10 @@ typedef struct _AT91S_AIC {
 #define 	AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   ((unsigned int) 0x1 <<  5) // (AIC) Internal Sources Code Label Edge triggered
 #define 	AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       ((unsigned int) 0x2 <<  5) // (AIC) External Sources Code Label High-level Sensitive
 #define 	AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    ((unsigned int) 0x3 <<  5) // (AIC) External Sources Code Label Positive Edge triggered
-// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- 
+// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register --------
 #define AT91C_AIC_NFIQ        ((unsigned int) 0x1 <<  0) // (AIC) NFIQ Status
 #define AT91C_AIC_NIRQ        ((unsigned int) 0x1 <<  1) // (AIC) NIRQ Status
-// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- 
+// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) --------
 #define AT91C_AIC_DCR_PROT    ((unsigned int) 0x1 <<  0) // (AIC) Protection Mode
 #define AT91C_AIC_DCR_GMSK    ((unsigned int) 0x1 <<  1) // (AIC) General Mask
 
@@ -773,9 +773,9 @@ typedef struct _AT91S_SPI {
 	AT91_REG	 SPI_IER; 	// Interrupt Enable Register
 	AT91_REG	 SPI_IDR; 	// Interrupt Disable Register
 	AT91_REG	 SPI_IMR; 	// Interrupt Mask Register
-	AT91_REG	 Reserved0[4]; 	// 
+	AT91_REG	 Reserved0[4]; 	//
 	AT91_REG	 SPI_CSR[4]; 	// Chip Select Register
-	AT91_REG	 Reserved1[48]; 	// 
+	AT91_REG	 Reserved1[48]; 	//
 	AT91_REG	 SPI_RPR; 	// Receive Pointer Register
 	AT91_REG	 SPI_RCR; 	// Receive Counter Register
 	AT91_REG	 SPI_TPR; 	// Transmit Pointer Register
@@ -788,11 +788,11 @@ typedef struct _AT91S_SPI {
 	AT91_REG	 SPI_PTSR; 	// PDC Transfer Status Register
 } AT91S_SPI, *AT91PS_SPI;
 
-// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- 
+// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register --------
 #define AT91C_SPI_SPIEN       ((unsigned int) 0x1 <<  0) // (SPI) SPI Enable
 #define AT91C_SPI_SPIDIS      ((unsigned int) 0x1 <<  1) // (SPI) SPI Disable
 #define AT91C_SPI_SWRST       ((unsigned int) 0x1 <<  7) // (SPI) SPI Software reset
-// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- 
+// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register --------
 #define AT91C_SPI_MSTR        ((unsigned int) 0x1 <<  0) // (SPI) Master/Slave Mode
 #define AT91C_SPI_PS          ((unsigned int) 0x1 <<  1) // (SPI) Peripheral Select
 #define 	AT91C_SPI_PS_FIXED                ((unsigned int) 0x0 <<  1) // (SPI) Fixed Peripheral Select
@@ -803,13 +803,13 @@ typedef struct _AT91S_SPI {
 #define AT91C_SPI_LLB         ((unsigned int) 0x1 <<  7) // (SPI) Clock Selection
 #define AT91C_SPI_PCS         ((unsigned int) 0xF << 16) // (SPI) Peripheral Chip Select
 #define AT91C_SPI_DLYBCS      ((unsigned int) 0xFF << 24) // (SPI) Delay Between Chip Selects
-// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- 
+// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register --------
 #define AT91C_SPI_RD          ((unsigned int) 0xFFFF <<  0) // (SPI) Receive Data
 #define AT91C_SPI_RPCS        ((unsigned int) 0xF << 16) // (SPI) Peripheral Chip Select Status
-// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- 
+// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register --------
 #define AT91C_SPI_TD          ((unsigned int) 0xFFFF <<  0) // (SPI) Transmit Data
 #define AT91C_SPI_TPCS        ((unsigned int) 0xF << 16) // (SPI) Peripheral Chip Select Status
-// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- 
+// -------- SPI_SR : (SPI Offset: 0x10) Status Register --------
 #define AT91C_SPI_RDRF        ((unsigned int) 0x1 <<  0) // (SPI) Receive Data Register Full
 #define AT91C_SPI_TDRE        ((unsigned int) 0x1 <<  1) // (SPI) Transmit Data Register Empty
 #define AT91C_SPI_MODF        ((unsigned int) 0x1 <<  2) // (SPI) Mode Fault Error
@@ -819,10 +819,10 @@ typedef struct _AT91S_SPI {
 #define AT91C_SPI_RXBUFF      ((unsigned int) 0x1 <<  6) // (SPI) RXBUFF Interrupt
 #define AT91C_SPI_TXBUFE      ((unsigned int) 0x1 <<  7) // (SPI) TXBUFE Interrupt
 #define AT91C_SPI_SPIENS      ((unsigned int) 0x1 << 16) // (SPI) Enable Status
-// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- 
-// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- 
-// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- 
-// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- 
+// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register --------
+// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register --------
+// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register --------
+// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register --------
 #define AT91C_SPI_CPOL        ((unsigned int) 0x1 <<  0) // (SPI) Clock Polarity
 #define AT91C_SPI_NCPHA       ((unsigned int) 0x1 <<  1) // (SPI) Clock Phase
 #define AT91C_SPI_BITS        ((unsigned int) 0xF <<  4) // (SPI) Bits Per Transfer
@@ -845,14 +845,14 @@ typedef struct _AT91S_SPI {
 typedef struct _AT91S_SSC {
 	AT91_REG	 SSC_CR; 	// Control Register
 	AT91_REG	 SSC_CMR; 	// Clock Mode Register
-	AT91_REG	 Reserved0[2]; 	// 
+	AT91_REG	 Reserved0[2]; 	//
 	AT91_REG	 SSC_RCMR; 	// Receive Clock ModeRegister
 	AT91_REG	 SSC_RFMR; 	// Receive Frame Mode Register
 	AT91_REG	 SSC_TCMR; 	// Transmit Clock Mode Register
 	AT91_REG	 SSC_TFMR; 	// Transmit Frame Mode Register
 	AT91_REG	 SSC_RHR; 	// Receive Holding Register
 	AT91_REG	 SSC_THR; 	// Transmit Holding Register
-	AT91_REG	 Reserved1[2]; 	// 
+	AT91_REG	 Reserved1[2]; 	//
 	AT91_REG	 SSC_RSHR; 	// Receive Sync Holding Register
 	AT91_REG	 SSC_TSHR; 	// Transmit Sync Holding Register
 	AT91_REG	 SSC_RC0R; 	// Receive Compare 0 Register
@@ -861,7 +861,7 @@ typedef struct _AT91S_SSC {
 	AT91_REG	 SSC_IER; 	// Interrupt Enable Register
 	AT91_REG	 SSC_IDR; 	// Interrupt Disable Register
 	AT91_REG	 SSC_IMR; 	// Interrupt Mask Register
-	AT91_REG	 Reserved2[44]; 	// 
+	AT91_REG	 Reserved2[44]; 	//
 	AT91_REG	 SSC_RPR; 	// Receive Pointer Register
 	AT91_REG	 SSC_RCR; 	// Receive Counter Register
 	AT91_REG	 SSC_TPR; 	// Transmit Pointer Register
@@ -874,13 +874,13 @@ typedef struct _AT91S_SSC {
 	AT91_REG	 SSC_PTSR; 	// PDC Transfer Status Register
 } AT91S_SSC, *AT91PS_SSC;
 
-// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- 
+// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register --------
 #define AT91C_SSC_RXEN        ((unsigned int) 0x1 <<  0) // (SSC) Receive Enable
 #define AT91C_SSC_RXDIS       ((unsigned int) 0x1 <<  1) // (SSC) Receive Disable
 #define AT91C_SSC_TXEN        ((unsigned int) 0x1 <<  8) // (SSC) Transmit Enable
 #define AT91C_SSC_TXDIS       ((unsigned int) 0x1 <<  9) // (SSC) Transmit Disable
 #define AT91C_SSC_SWRST       ((unsigned int) 0x1 << 15) // (SSC) Software Reset
-// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- 
+// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register --------
 #define AT91C_SSC_CKS         ((unsigned int) 0x3 <<  0) // (SSC) Receive/Transmit Clock Selection
 #define 	AT91C_SSC_CKS_DIV                  ((unsigned int) 0x0) // (SSC) Divided Clock
 #define 	AT91C_SSC_CKS_TK                   ((unsigned int) 0x1) // (SSC) TK Clock signal
@@ -908,7 +908,7 @@ typedef struct _AT91S_SSC {
 #define AT91C_SSC_STTOUT      ((unsigned int) 0x1 << 15) // (SSC) Receive/Transmit Start Output Selection
 #define AT91C_SSC_STTDLY      ((unsigned int) 0xFF << 16) // (SSC) Receive/Transmit Start Delay
 #define AT91C_SSC_PERIOD      ((unsigned int) 0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection
-// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- 
+// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register --------
 #define AT91C_SSC_DATLEN      ((unsigned int) 0x1F <<  0) // (SSC) Data Length
 #define AT91C_SSC_LOOP        ((unsigned int) 0x1 <<  5) // (SSC) Loop Mode
 #define AT91C_SSC_MSBF        ((unsigned int) 0x1 <<  7) // (SSC) Most Significant Bit First
@@ -922,11 +922,11 @@ typedef struct _AT91S_SSC {
 #define 	AT91C_SSC_FSOS_HIGH                 ((unsigned int) 0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
 #define 	AT91C_SSC_FSOS_TOGGLE               ((unsigned int) 0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
 #define AT91C_SSC_FSEDGE      ((unsigned int) 0x1 << 24) // (SSC) Frame Sync Edge Detection
-// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- 
-// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- 
+// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register --------
+// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register --------
 #define AT91C_SSC_DATDEF      ((unsigned int) 0x1 <<  5) // (SSC) Data Default Value
 #define AT91C_SSC_FSDEN       ((unsigned int) 0x1 << 23) // (SSC) Frame Sync Data Enable
-// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- 
+// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register --------
 #define AT91C_SSC_TXRDY       ((unsigned int) 0x1 <<  0) // (SSC) Transmit Ready
 #define AT91C_SSC_TXEMPTY     ((unsigned int) 0x1 <<  1) // (SSC) Transmit Empty
 #define AT91C_SSC_ENDTX       ((unsigned int) 0x1 <<  2) // (SSC) End Of Transmission
@@ -941,9 +941,9 @@ typedef struct _AT91S_SSC {
 #define AT91C_SSC_RXSYN       ((unsigned int) 0x1 << 11) // (SSC) Receive Sync
 #define AT91C_SSC_TXENA       ((unsigned int) 0x1 << 16) // (SSC) Transmit Enable
 #define AT91C_SSC_RXENA       ((unsigned int) 0x1 << 17) // (SSC) Receive Enable
-// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- 
-// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- 
-// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- 
+// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register --------
+// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register --------
+// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Usart
@@ -960,12 +960,12 @@ typedef struct _AT91S_USART {
 	AT91_REG	 US_BRGR; 	// Baud Rate Generator Register
 	AT91_REG	 US_RTOR; 	// Receiver Time-out Register
 	AT91_REG	 US_TTGR; 	// Transmitter Time-guard Register
-	AT91_REG	 Reserved0[5]; 	// 
+	AT91_REG	 Reserved0[5]; 	//
 	AT91_REG	 US_FIDI; 	// FI_DI_Ratio Register
 	AT91_REG	 US_NER; 	// Nb Errors Register
 	AT91_REG	 US_XXR; 	// XON_XOFF Register
 	AT91_REG	 US_IF; 	// IRDA_FILTER Register
-	AT91_REG	 Reserved1[44]; 	// 
+	AT91_REG	 Reserved1[44]; 	//
 	AT91_REG	 US_RPR; 	// Receive Pointer Register
 	AT91_REG	 US_RCR; 	// Receive Counter Register
 	AT91_REG	 US_TPR; 	// Transmit Pointer Register
@@ -978,7 +978,7 @@ typedef struct _AT91S_USART {
 	AT91_REG	 US_PTSR; 	// PDC Transfer Status Register
 } AT91S_USART, *AT91PS_USART;
 
-// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- 
+// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register --------
 #define AT91C_US_RSTSTA       ((unsigned int) 0x1 <<  8) // (USART) Reset Status Bits
 #define AT91C_US_STTBRK       ((unsigned int) 0x1 <<  9) // (USART) Start Break
 #define AT91C_US_STPBRK       ((unsigned int) 0x1 << 10) // (USART) Stop Break
@@ -991,7 +991,7 @@ typedef struct _AT91S_USART {
 #define AT91C_US_DTRDIS       ((unsigned int) 0x1 << 17) // (USART) Data Terminal ready Disable
 #define AT91C_US_RTSEN        ((unsigned int) 0x1 << 18) // (USART) Request to Send enable
 #define AT91C_US_RTSDIS       ((unsigned int) 0x1 << 19) // (USART) Request to Send Disable
-// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- 
+// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register --------
 #define AT91C_US_USMODE       ((unsigned int) 0xF <<  0) // (USART) Usart mode
 #define 	AT91C_US_USMODE_NORMAL               ((unsigned int) 0x0) // (USART) Normal
 #define 	AT91C_US_USMODE_RS485                ((unsigned int) 0x1) // (USART) RS485
@@ -1024,7 +1024,7 @@ typedef struct _AT91S_USART {
 #define AT91C_US_DSNACK       ((unsigned int) 0x1 << 21) // (USART) Disable Successive NACK
 #define AT91C_US_MAX_ITER     ((unsigned int) 0x1 << 24) // (USART) Number of Repetitions
 #define AT91C_US_FILTER       ((unsigned int) 0x1 << 28) // (USART) Receive Line Filter
-// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
+// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register --------
 #define AT91C_US_RXBRK        ((unsigned int) 0x1 <<  2) // (USART) Break Received/End of Break
 #define AT91C_US_TIMEOUT      ((unsigned int) 0x1 <<  8) // (USART) Receiver Time-out
 #define AT91C_US_ITERATION    ((unsigned int) 0x1 << 10) // (USART) Max number of Repetitions Reached
@@ -1033,9 +1033,9 @@ typedef struct _AT91S_USART {
 #define AT91C_US_DSRIC        ((unsigned int) 0x1 << 17) // (USART) Data Set Ready Input Change Flag
 #define AT91C_US_DCDIC        ((unsigned int) 0x1 << 18) // (USART) Data Carrier Flag
 #define AT91C_US_CTSIC        ((unsigned int) 0x1 << 19) // (USART) Clear To Send Input Change Flag
-// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
-// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
-// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- 
+// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register --------
+// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register --------
+// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register --------
 #define AT91C_US_RI           ((unsigned int) 0x1 << 20) // (USART) Image of RI Input
 #define AT91C_US_DSR          ((unsigned int) 0x1 << 21) // (USART) Image of DSR Input
 #define AT91C_US_DCD          ((unsigned int) 0x1 << 22) // (USART) Image of DCD Input
@@ -1050,7 +1050,7 @@ typedef struct _AT91S_TWI {
 	AT91_REG	 TWI_SMR; 	// Slave Mode Register
 	AT91_REG	 TWI_IADR; 	// Internal Address Register
 	AT91_REG	 TWI_CWGR; 	// Clock Waveform Generator Register
-	AT91_REG	 Reserved0[3]; 	// 
+	AT91_REG	 Reserved0[3]; 	//
 	AT91_REG	 TWI_SR; 	// Status Register
 	AT91_REG	 TWI_IER; 	// Interrupt Enable Register
 	AT91_REG	 TWI_IDR; 	// Interrupt Disable Register
@@ -1059,7 +1059,7 @@ typedef struct _AT91S_TWI {
 	AT91_REG	 TWI_THR; 	// Transmit Holding Register
 } AT91S_TWI, *AT91PS_TWI;
 
-// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- 
+// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register --------
 #define AT91C_TWI_START       ((unsigned int) 0x1 <<  0) // (TWI) Send a START Condition
 #define AT91C_TWI_STOP        ((unsigned int) 0x1 <<  1) // (TWI) Send a STOP Condition
 #define AT91C_TWI_MSEN        ((unsigned int) 0x1 <<  2) // (TWI) TWI Master Transfer Enabled
@@ -1067,7 +1067,7 @@ typedef struct _AT91S_TWI {
 #define AT91C_TWI_SVEN        ((unsigned int) 0x1 <<  4) // (TWI) TWI Slave Transfer Enabled
 #define AT91C_TWI_SVDIS       ((unsigned int) 0x1 <<  5) // (TWI) TWI Slave Transfer Disabled
 #define AT91C_TWI_SWRST       ((unsigned int) 0x1 <<  7) // (TWI) Software Reset
-// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- 
+// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register --------
 #define AT91C_TWI_IADRSZ      ((unsigned int) 0x3 <<  8) // (TWI) Internal Device Address Size
 #define 	AT91C_TWI_IADRSZ_NO                   ((unsigned int) 0x0 <<  8) // (TWI) No internal device address
 #define 	AT91C_TWI_IADRSZ_1_BYTE               ((unsigned int) 0x1 <<  8) // (TWI) One-byte internal device address
@@ -1075,13 +1075,13 @@ typedef struct _AT91S_TWI {
 #define 	AT91C_TWI_IADRSZ_3_BYTE               ((unsigned int) 0x3 <<  8) // (TWI) Three-byte internal device address
 #define AT91C_TWI_MREAD       ((unsigned int) 0x1 << 12) // (TWI) Master Read Direction
 #define AT91C_TWI_DADR        ((unsigned int) 0x7F << 16) // (TWI) Device Address
-// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- 
+// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register --------
 #define AT91C_TWI_SADR        ((unsigned int) 0x7F << 16) // (TWI) Slave Device Address
-// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- 
+// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register --------
 #define AT91C_TWI_CLDIV       ((unsigned int) 0xFF <<  0) // (TWI) Clock Low Divider
 #define AT91C_TWI_CHDIV       ((unsigned int) 0xFF <<  8) // (TWI) Clock High Divider
 #define AT91C_TWI_CKDIV       ((unsigned int) 0x7 << 16) // (TWI) Clock Divider
-// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- 
+// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register --------
 #define AT91C_TWI_TXCOMP      ((unsigned int) 0x1 <<  0) // (TWI) Transmission Completed
 #define AT91C_TWI_RXRDY       ((unsigned int) 0x1 <<  1) // (TWI) Receive holding register ReaDY
 #define AT91C_TWI_TXRDY       ((unsigned int) 0x1 <<  2) // (TWI) Transmit holding register ReaDY
@@ -1092,9 +1092,9 @@ typedef struct _AT91S_TWI {
 #define AT91C_TWI_UNRE        ((unsigned int) 0x1 <<  7) // (TWI) Underrun Error
 #define AT91C_TWI_NACK        ((unsigned int) 0x1 <<  8) // (TWI) Not Acknowledged
 #define AT91C_TWI_ARBLST      ((unsigned int) 0x1 <<  9) // (TWI) Arbitration Lost
-// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- 
-// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- 
-// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- 
+// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register --------
+// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register --------
+// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Multimedia Card Interface
@@ -1106,16 +1106,16 @@ typedef struct _AT91S_MCI {
 	AT91_REG	 MCI_SDCR; 	// MCI SD Card Register
 	AT91_REG	 MCI_ARGR; 	// MCI Argument Register
 	AT91_REG	 MCI_CMDR; 	// MCI Command Register
-	AT91_REG	 Reserved0[2]; 	// 
+	AT91_REG	 Reserved0[2]; 	//
 	AT91_REG	 MCI_RSPR[4]; 	// MCI Response Register
 	AT91_REG	 MCI_RDR; 	// MCI Receive Data Register
 	AT91_REG	 MCI_TDR; 	// MCI Transmit Data Register
-	AT91_REG	 Reserved1[2]; 	// 
+	AT91_REG	 Reserved1[2]; 	//
 	AT91_REG	 MCI_SR; 	// MCI Status Register
 	AT91_REG	 MCI_IER; 	// MCI Interrupt Enable Register
 	AT91_REG	 MCI_IDR; 	// MCI Interrupt Disable Register
 	AT91_REG	 MCI_IMR; 	// MCI Interrupt Mask Register
-	AT91_REG	 Reserved2[44]; 	// 
+	AT91_REG	 Reserved2[44]; 	//
 	AT91_REG	 MCI_RPR; 	// Receive Pointer Register
 	AT91_REG	 MCI_RCR; 	// Receive Counter Register
 	AT91_REG	 MCI_TPR; 	// Transmit Pointer Register
@@ -1128,18 +1128,18 @@ typedef struct _AT91S_MCI {
 	AT91_REG	 MCI_PTSR; 	// PDC Transfer Status Register
 } AT91S_MCI, *AT91PS_MCI;
 
-// -------- MCI_CR : (MCI Offset: 0x0) MCI Control Register -------- 
+// -------- MCI_CR : (MCI Offset: 0x0) MCI Control Register --------
 #define AT91C_MCI_MCIEN       ((unsigned int) 0x1 <<  0) // (MCI) Multimedia Interface Enable
 #define AT91C_MCI_MCIDIS      ((unsigned int) 0x1 <<  1) // (MCI) Multimedia Interface Disable
 #define AT91C_MCI_PWSEN       ((unsigned int) 0x1 <<  2) // (MCI) Power Save Mode Enable
 #define AT91C_MCI_PWSDIS      ((unsigned int) 0x1 <<  3) // (MCI) Power Save Mode Disable
-// -------- MCI_MR : (MCI Offset: 0x4) MCI Mode Register -------- 
+// -------- MCI_MR : (MCI Offset: 0x4) MCI Mode Register --------
 #define AT91C_MCI_CLKDIV      ((unsigned int) 0x1 <<  0) // (MCI) Clock Divider
 #define AT91C_MCI_PWSDIV      ((unsigned int) 0x1 <<  8) // (MCI) Power Saving Divider
 #define AT91C_MCI_PDCPADV     ((unsigned int) 0x1 << 14) // (MCI) PDC Padding Value
 #define AT91C_MCI_PDCMODE     ((unsigned int) 0x1 << 15) // (MCI) PDC Oriented Mode
 #define AT91C_MCI_BLKLEN      ((unsigned int) 0x1 << 18) // (MCI) Data Block Length
-// -------- MCI_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register -------- 
+// -------- MCI_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register --------
 #define AT91C_MCI_DTOCYC      ((unsigned int) 0x1 <<  0) // (MCI) Data Timeout Cycle Number
 #define AT91C_MCI_DTOMUL      ((unsigned int) 0x7 <<  4) // (MCI) Data Timeout Multiplier
 #define 	AT91C_MCI_DTOMUL_1                    ((unsigned int) 0x0 <<  4) // (MCI) DTOCYC x 1
@@ -1150,10 +1150,10 @@ typedef struct _AT91S_MCI {
 #define 	AT91C_MCI_DTOMUL_4096                 ((unsigned int) 0x5 <<  4) // (MCI) DTOCYC x 4096
 #define 	AT91C_MCI_DTOMUL_65536                ((unsigned int) 0x6 <<  4) // (MCI) DTOCYC x 65536
 #define 	AT91C_MCI_DTOMUL_1048576              ((unsigned int) 0x7 <<  4) // (MCI) DTOCYC x 1048576
-// -------- MCI_SDCR : (MCI Offset: 0xc) MCI SD Card Register -------- 
+// -------- MCI_SDCR : (MCI Offset: 0xc) MCI SD Card Register --------
 #define AT91C_MCI_SCDSEL      ((unsigned int) 0x1 <<  0) // (MCI) SD Card Selector
 #define AT91C_MCI_SCDBUS      ((unsigned int) 0x1 <<  7) // (MCI) SD Card Bus Width
-// -------- MCI_CMDR : (MCI Offset: 0x14) MCI Command Register -------- 
+// -------- MCI_CMDR : (MCI Offset: 0x14) MCI Command Register --------
 #define AT91C_MCI_CMDNB       ((unsigned int) 0x1F <<  0) // (MCI) Command Number
 #define AT91C_MCI_RSPTYP      ((unsigned int) 0x3 <<  6) // (MCI) Response Type
 #define 	AT91C_MCI_RSPTYP_NO                   ((unsigned int) 0x0 <<  6) // (MCI) No response
@@ -1176,7 +1176,7 @@ typedef struct _AT91S_MCI {
 #define 	AT91C_MCI_TRTYP_BLOCK                ((unsigned int) 0x0 << 19) // (MCI) Block Transfer type
 #define 	AT91C_MCI_TRTYP_MULTIPLE             ((unsigned int) 0x1 << 19) // (MCI) Multiple Block transfer type
 #define 	AT91C_MCI_TRTYP_STREAM               ((unsigned int) 0x2 << 19) // (MCI) Stream transfer type
-// -------- MCI_SR : (MCI Offset: 0x40) MCI Status Register -------- 
+// -------- MCI_SR : (MCI Offset: 0x40) MCI Status Register --------
 #define AT91C_MCI_CMDRDY      ((unsigned int) 0x1 <<  0) // (MCI) Command Ready flag
 #define AT91C_MCI_RXRDY       ((unsigned int) 0x1 <<  1) // (MCI) RX Ready flag
 #define AT91C_MCI_TXRDY       ((unsigned int) 0x1 <<  2) // (MCI) TX Ready flag
@@ -1196,9 +1196,9 @@ typedef struct _AT91S_MCI {
 #define AT91C_MCI_DTOE        ((unsigned int) 0x1 << 22) // (MCI) Data timeout Error flag
 #define AT91C_MCI_OVRE        ((unsigned int) 0x1 << 30) // (MCI) Overrun flag
 #define AT91C_MCI_UNRE        ((unsigned int) 0x1 << 31) // (MCI) Underrun flag
-// -------- MCI_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register -------- 
-// -------- MCI_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register -------- 
-// -------- MCI_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register -------- 
+// -------- MCI_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register --------
+// -------- MCI_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register --------
+// -------- MCI_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR USB Device Interface
@@ -1207,32 +1207,32 @@ typedef struct _AT91S_UDP {
 	AT91_REG	 UDP_NUM; 	// Frame Number Register
 	AT91_REG	 UDP_GLBSTATE; 	// Global State Register
 	AT91_REG	 UDP_FADDR; 	// Function Address Register
-	AT91_REG	 Reserved0[1]; 	// 
+	AT91_REG	 Reserved0[1]; 	//
 	AT91_REG	 UDP_IER; 	// Interrupt Enable Register
 	AT91_REG	 UDP_IDR; 	// Interrupt Disable Register
 	AT91_REG	 UDP_IMR; 	// Interrupt Mask Register
 	AT91_REG	 UDP_ISR; 	// Interrupt Status Register
 	AT91_REG	 UDP_ICR; 	// Interrupt Clear Register
-	AT91_REG	 Reserved1[1]; 	// 
+	AT91_REG	 Reserved1[1]; 	//
 	AT91_REG	 UDP_RSTEP; 	// Reset Endpoint Register
-	AT91_REG	 Reserved2[1]; 	// 
+	AT91_REG	 Reserved2[1]; 	//
 	AT91_REG	 UDP_CSR[8]; 	// Endpoint Control and Status Register
 	AT91_REG	 UDP_FDR[8]; 	// Endpoint FIFO Data Register
 } AT91S_UDP, *AT91PS_UDP;
 
-// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- 
+// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register --------
 #define AT91C_UDP_FRM_NUM     ((unsigned int) 0x7FF <<  0) // (UDP) Frame Number as Defined in the Packet Field Formats
 #define AT91C_UDP_FRM_ERR     ((unsigned int) 0x1 << 16) // (UDP) Frame Error
 #define AT91C_UDP_FRM_OK      ((unsigned int) 0x1 << 17) // (UDP) Frame OK
-// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- 
+// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register --------
 #define AT91C_UDP_FADDEN      ((unsigned int) 0x1 <<  0) // (UDP) Function Address Enable
 #define AT91C_UDP_CONFG       ((unsigned int) 0x1 <<  1) // (UDP) Configured
 #define AT91C_UDP_RMWUPE      ((unsigned int) 0x1 <<  2) // (UDP) Remote Wake Up Enable
 #define AT91C_UDP_RSMINPR     ((unsigned int) 0x1 <<  3) // (UDP) A Resume Has Been Sent to the Host
-// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- 
+// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register --------
 #define AT91C_UDP_FADD        ((unsigned int) 0xFF <<  0) // (UDP) Function Address Value
 #define AT91C_UDP_FEN         ((unsigned int) 0x1 <<  8) // (UDP) Function Enable
-// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- 
+// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register --------
 #define AT91C_UDP_EPINT0      ((unsigned int) 0x1 <<  0) // (UDP) Endpoint 0 Interrupt
 #define AT91C_UDP_EPINT1      ((unsigned int) 0x1 <<  1) // (UDP) Endpoint 0 Interrupt
 #define AT91C_UDP_EPINT2      ((unsigned int) 0x1 <<  2) // (UDP) Endpoint 2 Interrupt
@@ -1246,12 +1246,12 @@ typedef struct _AT91S_UDP {
 #define AT91C_UDP_EXTRSM      ((unsigned int) 0x1 << 10) // (UDP) USB External Resume Interrupt
 #define AT91C_UDP_SOFINT      ((unsigned int) 0x1 << 11) // (UDP) USB Start Of frame Interrupt
 #define AT91C_UDP_WAKEUP      ((unsigned int) 0x1 << 13) // (UDP) USB Resume Interrupt
-// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- 
-// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- 
-// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- 
+// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register --------
+// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register --------
+// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register --------
 #define AT91C_UDP_ENDBUSRES   ((unsigned int) 0x1 << 12) // (UDP) USB End Of Bus Reset Interrupt
-// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- 
-// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- 
+// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register --------
+// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register --------
 #define AT91C_UDP_EP0         ((unsigned int) 0x1 <<  0) // (UDP) Reset Endpoint 0
 #define AT91C_UDP_EP1         ((unsigned int) 0x1 <<  1) // (UDP) Reset Endpoint 1
 #define AT91C_UDP_EP2         ((unsigned int) 0x1 <<  2) // (UDP) Reset Endpoint 2
@@ -1260,7 +1260,7 @@ typedef struct _AT91S_UDP {
 #define AT91C_UDP_EP5         ((unsigned int) 0x1 <<  5) // (UDP) Reset Endpoint 5
 #define AT91C_UDP_EP6         ((unsigned int) 0x1 <<  6) // (UDP) Reset Endpoint 6
 #define AT91C_UDP_EP7         ((unsigned int) 0x1 <<  7) // (UDP) Reset Endpoint 7
-// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- 
+// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register --------
 #define AT91C_UDP_TXCOMP      ((unsigned int) 0x1 <<  0) // (UDP) Generates an IN packet with data previously written in the DPR
 #define AT91C_UDP_RX_DATA_BK0 ((unsigned int) 0x1 <<  1) // (UDP) Receive Data Bank 0
 #define AT91C_UDP_RXSETUP     ((unsigned int) 0x1 <<  2) // (UDP) Sends STALL to the Host (Control endpoints)
@@ -1287,7 +1287,7 @@ typedef struct _AT91S_UDP {
 typedef struct _AT91S_TC {
 	AT91_REG	 TC_CCR; 	// Channel Control Register
 	AT91_REG	 TC_CMR; 	// Channel Mode Register
-	AT91_REG	 Reserved0[2]; 	// 
+	AT91_REG	 Reserved0[2]; 	//
 	AT91_REG	 TC_CV; 	// Counter Value
 	AT91_REG	 TC_RA; 	// Register A
 	AT91_REG	 TC_RB; 	// Register B
@@ -1298,11 +1298,11 @@ typedef struct _AT91S_TC {
 	AT91_REG	 TC_IMR; 	// Interrupt Mask Register
 } AT91S_TC, *AT91PS_TC;
 
-// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- 
+// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register --------
 #define AT91C_TC_CLKEN        ((unsigned int) 0x1 <<  0) // (TC) Counter Clock Enable Command
 #define AT91C_TC_CLKDIS       ((unsigned int) 0x1 <<  1) // (TC) Counter Clock Disable Command
 #define AT91C_TC_SWTRG        ((unsigned int) 0x1 <<  2) // (TC) Software Trigger Command
-// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- 
+// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode --------
 #define AT91C_TC_CPCSTOP      ((unsigned int) 0x1 <<  6) // (TC) Counter Clock Stopped with RC Compare
 #define AT91C_TC_CPCDIS       ((unsigned int) 0x1 <<  7) // (TC) Counter Clock Disable with RC Compare
 #define AT91C_TC_EEVTEDG      ((unsigned int) 0x3 <<  8) // (TC) External Event Edge Selection
@@ -1322,7 +1322,7 @@ typedef struct _AT91S_TC {
 #define 	AT91C_TC_WAVESEL_UP_AUTO              ((unsigned int) 0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare
 #define 	AT91C_TC_WAVESEL_UPDOWN_AUTO          ((unsigned int) 0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
 #define AT91C_TC_CPCTRG       ((unsigned int) 0x1 << 14) // (TC) RC Compare Trigger Enable
-#define AT91C_TC_WAVE         ((unsigned int) 0x1 << 15) // (TC) 
+#define AT91C_TC_WAVE         ((unsigned int) 0x1 << 15) // (TC)
 #define AT91C_TC_ACPA         ((unsigned int) 0x3 << 16) // (TC) RA Compare Effect on TIOA
 #define 	AT91C_TC_ACPA_NONE                 ((unsigned int) 0x0 << 16) // (TC) Effect: none
 #define 	AT91C_TC_ACPA_SET                  ((unsigned int) 0x1 << 16) // (TC) Effect: set
@@ -1363,7 +1363,7 @@ typedef struct _AT91S_TC {
 #define 	AT91C_TC_BSWTRG_SET                  ((unsigned int) 0x1 << 30) // (TC) Effect: set
 #define 	AT91C_TC_BSWTRG_CLEAR                ((unsigned int) 0x2 << 30) // (TC) Effect: clear
 #define 	AT91C_TC_BSWTRG_TOGGLE               ((unsigned int) 0x3 << 30) // (TC) Effect: toggle
-// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- 
+// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register --------
 #define AT91C_TC_COVFS        ((unsigned int) 0x1 <<  0) // (TC) Counter Overflow
 #define AT91C_TC_LOVRS        ((unsigned int) 0x1 <<  1) // (TC) Load Overrun
 #define AT91C_TC_CPAS         ((unsigned int) 0x1 <<  2) // (TC) RA Compare
@@ -1375,27 +1375,27 @@ typedef struct _AT91S_TC {
 #define AT91C_TC_ETRGS        ((unsigned int) 0x1 << 16) // (TC) Clock Enabling
 #define AT91C_TC_MTIOA        ((unsigned int) 0x1 << 17) // (TC) TIOA Mirror
 #define AT91C_TC_MTIOB        ((unsigned int) 0x1 << 18) // (TC) TIOA Mirror
-// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- 
-// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- 
-// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- 
+// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register --------
+// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register --------
+// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Timer Counter Interface
 // *****************************************************************************
 typedef struct _AT91S_TCB {
 	AT91S_TC	 TCB_TC0; 	// TC Channel 0
-	AT91_REG	 Reserved0[4]; 	// 
+	AT91_REG	 Reserved0[4]; 	//
 	AT91S_TC	 TCB_TC1; 	// TC Channel 1
-	AT91_REG	 Reserved1[4]; 	// 
+	AT91_REG	 Reserved1[4]; 	//
 	AT91S_TC	 TCB_TC2; 	// TC Channel 2
-	AT91_REG	 Reserved2[4]; 	// 
+	AT91_REG	 Reserved2[4]; 	//
 	AT91_REG	 TCB_BCR; 	// TC Block Control Register
 	AT91_REG	 TCB_BMR; 	// TC Block Mode Register
 } AT91S_TCB, *AT91PS_TCB;
 
-// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- 
+// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register --------
 #define AT91C_TCB_SYNC        ((unsigned int) 0x1 <<  0) // (TCB) Synchro Command
-// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- 
+// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register --------
 #define AT91C_TCB_TC0XC0S     ((unsigned int) 0x1 <<  0) // (TCB) External Clock Signal 0 Selection
 #define 	AT91C_TCB_TC0XC0S_TCLK0                ((unsigned int) 0x0) // (TCB) TCLK0 connected to XC0
 #define 	AT91C_TCB_TC0XC0S_NONE                 ((unsigned int) 0x1) // (TCB) None signal connected to XC0
@@ -1452,14 +1452,14 @@ typedef struct _AT91S_EMAC {
 	AT91_REG	 EMAC_TCR; 	// Transmit Control Register
 	AT91_REG	 EMAC_TSR; 	// Transmit Status Register
 	AT91_REG	 EMAC_RBQP; 	// Receive Buffer Queue Pointer
-	AT91_REG	 Reserved0[1]; 	// 
+	AT91_REG	 Reserved0[1]; 	//
 	AT91_REG	 EMAC_RSR; 	// Receive Status Register
 	AT91_REG	 EMAC_ISR; 	// Interrupt Status Register
 	AT91_REG	 EMAC_IER; 	// Interrupt Enable Register
 	AT91_REG	 EMAC_IDR; 	// Interrupt Disable Register
 	AT91_REG	 EMAC_IMR; 	// Interrupt Mask Register
 	AT91_REG	 EMAC_MAN; 	// PHY Maintenance Register
-	AT91_REG	 Reserved1[2]; 	// 
+	AT91_REG	 Reserved1[2]; 	//
 	AT91_REG	 EMAC_FRA; 	// Frames Transmitted OK Register
 	AT91_REG	 EMAC_SCOL; 	// Single Collision Frame Register
 	AT91_REG	 EMAC_MCOL; 	// Multiple Collision Frame Register
@@ -1477,7 +1477,7 @@ typedef struct _AT91S_EMAC {
 	AT91_REG	 EMAC_USF; 	// Undersize Frame Register
 	AT91_REG	 EMAC_SQEE; 	// SQE Test Error Register
 	AT91_REG	 EMAC_DRFC; 	// Discarded RX Frame Register
-	AT91_REG	 Reserved2[3]; 	// 
+	AT91_REG	 Reserved2[3]; 	//
 	AT91_REG	 EMAC_HSH; 	// Hash Address High[63:32]
 	AT91_REG	 EMAC_HSL; 	// Hash Address Low[31:0]
 	AT91_REG	 EMAC_SA1L; 	// Specific Address 1 Low, First 4 bytes
@@ -1490,74 +1490,74 @@ typedef struct _AT91S_EMAC {
 	AT91_REG	 EMAC_SA4H; 	// Specific Address 4 High, Last 2 bytesr
 } AT91S_EMAC, *AT91PS_EMAC;
 
-// -------- EMAC_CTL : (EMAC Offset: 0x0)  -------- 
+// -------- EMAC_CTL : (EMAC Offset: 0x0)  --------
 #define AT91C_EMAC_LB         ((unsigned int) 0x1 <<  0) // (EMAC) Loopback. Optional. When set, loopback signal is at high level.
-#define AT91C_EMAC_LBL        ((unsigned int) 0x1 <<  1) // (EMAC) Loopback local. 
-#define AT91C_EMAC_RE         ((unsigned int) 0x1 <<  2) // (EMAC) Receive enable. 
-#define AT91C_EMAC_TE         ((unsigned int) 0x1 <<  3) // (EMAC) Transmit enable. 
-#define AT91C_EMAC_MPE        ((unsigned int) 0x1 <<  4) // (EMAC) Management port enable. 
-#define AT91C_EMAC_CSR        ((unsigned int) 0x1 <<  5) // (EMAC) Clear statistics registers. 
-#define AT91C_EMAC_ISR        ((unsigned int) 0x1 <<  6) // (EMAC) Increment statistics registers. 
-#define AT91C_EMAC_WES        ((unsigned int) 0x1 <<  7) // (EMAC) Write enable for statistics registers. 
-#define AT91C_EMAC_BP         ((unsigned int) 0x1 <<  8) // (EMAC) Back pressure. 
-// -------- EMAC_CFG : (EMAC Offset: 0x4) Network Configuration Register -------- 
-#define AT91C_EMAC_SPD        ((unsigned int) 0x1 <<  0) // (EMAC) Speed. 
-#define AT91C_EMAC_FD         ((unsigned int) 0x1 <<  1) // (EMAC) Full duplex. 
-#define AT91C_EMAC_BR         ((unsigned int) 0x1 <<  2) // (EMAC) Bit rate. 
-#define AT91C_EMAC_CAF        ((unsigned int) 0x1 <<  4) // (EMAC) Copy all frames. 
-#define AT91C_EMAC_NBC        ((unsigned int) 0x1 <<  5) // (EMAC) No broadcast. 
+#define AT91C_EMAC_LBL        ((unsigned int) 0x1 <<  1) // (EMAC) Loopback local.
+#define AT91C_EMAC_RE         ((unsigned int) 0x1 <<  2) // (EMAC) Receive enable.
+#define AT91C_EMAC_TE         ((unsigned int) 0x1 <<  3) // (EMAC) Transmit enable.
+#define AT91C_EMAC_MPE        ((unsigned int) 0x1 <<  4) // (EMAC) Management port enable.
+#define AT91C_EMAC_CSR        ((unsigned int) 0x1 <<  5) // (EMAC) Clear statistics registers.
+#define AT91C_EMAC_ISR        ((unsigned int) 0x1 <<  6) // (EMAC) Increment statistics registers.
+#define AT91C_EMAC_WES        ((unsigned int) 0x1 <<  7) // (EMAC) Write enable for statistics registers.
+#define AT91C_EMAC_BP         ((unsigned int) 0x1 <<  8) // (EMAC) Back pressure.
+// -------- EMAC_CFG : (EMAC Offset: 0x4) Network Configuration Register --------
+#define AT91C_EMAC_SPD        ((unsigned int) 0x1 <<  0) // (EMAC) Speed.
+#define AT91C_EMAC_FD         ((unsigned int) 0x1 <<  1) // (EMAC) Full duplex.
+#define AT91C_EMAC_BR         ((unsigned int) 0x1 <<  2) // (EMAC) Bit rate.
+#define AT91C_EMAC_CAF        ((unsigned int) 0x1 <<  4) // (EMAC) Copy all frames.
+#define AT91C_EMAC_NBC        ((unsigned int) 0x1 <<  5) // (EMAC) No broadcast.
 #define AT91C_EMAC_MTI        ((unsigned int) 0x1 <<  6) // (EMAC) Multicast hash enable
-#define AT91C_EMAC_UNI        ((unsigned int) 0x1 <<  7) // (EMAC) Unicast hash enable. 
-#define AT91C_EMAC_BIG        ((unsigned int) 0x1 <<  8) // (EMAC) Receive 1522 bytes. 
-#define AT91C_EMAC_EAE        ((unsigned int) 0x1 <<  9) // (EMAC) External address match enable. 
-#define AT91C_EMAC_CLK        ((unsigned int) 0x3 << 10) // (EMAC) 
+#define AT91C_EMAC_UNI        ((unsigned int) 0x1 <<  7) // (EMAC) Unicast hash enable.
+#define AT91C_EMAC_BIG        ((unsigned int) 0x1 <<  8) // (EMAC) Receive 1522 bytes.
+#define AT91C_EMAC_EAE        ((unsigned int) 0x1 <<  9) // (EMAC) External address match enable.
+#define AT91C_EMAC_CLK        ((unsigned int) 0x3 << 10) // (EMAC)
 #define 	AT91C_EMAC_CLK_HCLK_8               ((unsigned int) 0x0 << 10) // (EMAC) HCLK divided by 8
 #define 	AT91C_EMAC_CLK_HCLK_16              ((unsigned int) 0x1 << 10) // (EMAC) HCLK divided by 16
 #define 	AT91C_EMAC_CLK_HCLK_32              ((unsigned int) 0x2 << 10) // (EMAC) HCLK divided by 32
 #define 	AT91C_EMAC_CLK_HCLK_64              ((unsigned int) 0x3 << 10) // (EMAC) HCLK divided by 64
-#define AT91C_EMAC_RTY        ((unsigned int) 0x1 << 12) // (EMAC) 
-#define AT91C_EMAC_RMII       ((unsigned int) 0x1 << 13) // (EMAC) 
-// -------- EMAC_SR : (EMAC Offset: 0x8) Network Status Register -------- 
-#define AT91C_EMAC_MDIO       ((unsigned int) 0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_IDLE       ((unsigned int) 0x1 <<  2) // (EMAC) 
-// -------- EMAC_TCR : (EMAC Offset: 0x10) Transmit Control Register -------- 
-#define AT91C_EMAC_LEN        ((unsigned int) 0x7FF <<  0) // (EMAC) 
-#define AT91C_EMAC_NCRC       ((unsigned int) 0x1 << 15) // (EMAC) 
-// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Control Register -------- 
-#define AT91C_EMAC_OVR        ((unsigned int) 0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_COL        ((unsigned int) 0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_RLE        ((unsigned int) 0x1 <<  2) // (EMAC) 
-#define AT91C_EMAC_TXIDLE     ((unsigned int) 0x1 <<  3) // (EMAC) 
-#define AT91C_EMAC_BNQ        ((unsigned int) 0x1 <<  4) // (EMAC) 
-#define AT91C_EMAC_COMP       ((unsigned int) 0x1 <<  5) // (EMAC) 
-#define AT91C_EMAC_UND        ((unsigned int) 0x1 <<  6) // (EMAC) 
-// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- 
-#define AT91C_EMAC_BNA        ((unsigned int) 0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_REC        ((unsigned int) 0x1 <<  1) // (EMAC) 
-// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- 
-#define AT91C_EMAC_DONE       ((unsigned int) 0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_RCOM       ((unsigned int) 0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_RBNA       ((unsigned int) 0x1 <<  2) // (EMAC) 
-#define AT91C_EMAC_TOVR       ((unsigned int) 0x1 <<  3) // (EMAC) 
-#define AT91C_EMAC_TUND       ((unsigned int) 0x1 <<  4) // (EMAC) 
-#define AT91C_EMAC_RTRY       ((unsigned int) 0x1 <<  5) // (EMAC) 
-#define AT91C_EMAC_TBRE       ((unsigned int) 0x1 <<  6) // (EMAC) 
-#define AT91C_EMAC_TCOM       ((unsigned int) 0x1 <<  7) // (EMAC) 
-#define AT91C_EMAC_TIDLE      ((unsigned int) 0x1 <<  8) // (EMAC) 
-#define AT91C_EMAC_LINK       ((unsigned int) 0x1 <<  9) // (EMAC) 
-#define AT91C_EMAC_ROVR       ((unsigned int) 0x1 << 10) // (EMAC) 
-#define AT91C_EMAC_HRESP      ((unsigned int) 0x1 << 11) // (EMAC) 
-// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- 
-// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- 
-// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- 
-// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- 
-#define AT91C_EMAC_DATA       ((unsigned int) 0xFFFF <<  0) // (EMAC) 
-#define AT91C_EMAC_CODE       ((unsigned int) 0x3 << 16) // (EMAC) 
-#define AT91C_EMAC_REGA       ((unsigned int) 0x1F << 18) // (EMAC) 
-#define AT91C_EMAC_PHYA       ((unsigned int) 0x1F << 23) // (EMAC) 
-#define AT91C_EMAC_RW         ((unsigned int) 0x3 << 28) // (EMAC) 
-#define AT91C_EMAC_HIGH       ((unsigned int) 0x1 << 30) // (EMAC) 
-#define AT91C_EMAC_LOW        ((unsigned int) 0x1 << 31) // (EMAC) 
+#define AT91C_EMAC_RTY        ((unsigned int) 0x1 << 12) // (EMAC)
+#define AT91C_EMAC_RMII       ((unsigned int) 0x1 << 13) // (EMAC)
+// -------- EMAC_SR : (EMAC Offset: 0x8) Network Status Register --------
+#define AT91C_EMAC_MDIO       ((unsigned int) 0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_IDLE       ((unsigned int) 0x1 <<  2) // (EMAC)
+// -------- EMAC_TCR : (EMAC Offset: 0x10) Transmit Control Register --------
+#define AT91C_EMAC_LEN        ((unsigned int) 0x7FF <<  0) // (EMAC)
+#define AT91C_EMAC_NCRC       ((unsigned int) 0x1 << 15) // (EMAC)
+// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Control Register --------
+#define AT91C_EMAC_OVR        ((unsigned int) 0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_COL        ((unsigned int) 0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_RLE        ((unsigned int) 0x1 <<  2) // (EMAC)
+#define AT91C_EMAC_TXIDLE     ((unsigned int) 0x1 <<  3) // (EMAC)
+#define AT91C_EMAC_BNQ        ((unsigned int) 0x1 <<  4) // (EMAC)
+#define AT91C_EMAC_COMP       ((unsigned int) 0x1 <<  5) // (EMAC)
+#define AT91C_EMAC_UND        ((unsigned int) 0x1 <<  6) // (EMAC)
+// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register --------
+#define AT91C_EMAC_BNA        ((unsigned int) 0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_REC        ((unsigned int) 0x1 <<  1) // (EMAC)
+// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register --------
+#define AT91C_EMAC_DONE       ((unsigned int) 0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_RCOM       ((unsigned int) 0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_RBNA       ((unsigned int) 0x1 <<  2) // (EMAC)
+#define AT91C_EMAC_TOVR       ((unsigned int) 0x1 <<  3) // (EMAC)
+#define AT91C_EMAC_TUND       ((unsigned int) 0x1 <<  4) // (EMAC)
+#define AT91C_EMAC_RTRY       ((unsigned int) 0x1 <<  5) // (EMAC)
+#define AT91C_EMAC_TBRE       ((unsigned int) 0x1 <<  6) // (EMAC)
+#define AT91C_EMAC_TCOM       ((unsigned int) 0x1 <<  7) // (EMAC)
+#define AT91C_EMAC_TIDLE      ((unsigned int) 0x1 <<  8) // (EMAC)
+#define AT91C_EMAC_LINK       ((unsigned int) 0x1 <<  9) // (EMAC)
+#define AT91C_EMAC_ROVR       ((unsigned int) 0x1 << 10) // (EMAC)
+#define AT91C_EMAC_HRESP      ((unsigned int) 0x1 << 11) // (EMAC)
+// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register --------
+// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register --------
+// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register --------
+// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register --------
+#define AT91C_EMAC_DATA       ((unsigned int) 0xFFFF <<  0) // (EMAC)
+#define AT91C_EMAC_CODE       ((unsigned int) 0x3 << 16) // (EMAC)
+#define AT91C_EMAC_REGA       ((unsigned int) 0x1F << 18) // (EMAC)
+#define AT91C_EMAC_PHYA       ((unsigned int) 0x1F << 23) // (EMAC)
+#define AT91C_EMAC_RW         ((unsigned int) 0x3 << 28) // (EMAC)
+#define AT91C_EMAC_HIGH       ((unsigned int) 0x1 << 30) // (EMAC)
+#define AT91C_EMAC_LOW        ((unsigned int) 0x1 << 31) // (EMAC)
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR External Bus Interface
@@ -1567,7 +1567,7 @@ typedef struct _AT91S_EBI {
 	AT91_REG	 EBI_CFGR; 	// Configuration Register
 } AT91S_EBI, *AT91PS_EBI;
 
-// -------- EBI_CSA : (EBI Offset: 0x0) Chip Select Assignment Register -------- 
+// -------- EBI_CSA : (EBI Offset: 0x0) Chip Select Assignment Register --------
 #define AT91C_EBI_CS0A        ((unsigned int) 0x1 <<  0) // (EBI) Chip Select 0 Assignment
 #define 	AT91C_EBI_CS0A_SMC                  ((unsigned int) 0x0) // (EBI) Chip Select 0 is assigned to the Static Memory Controller.
 #define 	AT91C_EBI_CS0A_BFC                  ((unsigned int) 0x1) // (EBI) Chip Select 0 is assigned to the Burst Flash Controller.
@@ -1580,7 +1580,7 @@ typedef struct _AT91S_EBI {
 #define AT91C_EBI_CS4A        ((unsigned int) 0x1 <<  4) // (EBI) Chip Select 4 Assignment
 #define 	AT91C_EBI_CS4A_SMC                  ((unsigned int) 0x0 <<  4) // (EBI) Chip Select 4 is assigned to the Static Memory Controller and NCS4,NCS5 and NCS6 behave as defined by the SMC2.
 #define 	AT91C_EBI_CS4A_SMC_CompactFlash     ((unsigned int) 0x1 <<  4) // (EBI) Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic is activated.
-// -------- EBI_CFGR : (EBI Offset: 0x4) Configuration Register -------- 
+// -------- EBI_CFGR : (EBI Offset: 0x4) Configuration Register --------
 #define AT91C_EBI_DBPUC       ((unsigned int) 0x1 <<  0) // (EBI) Data Bus Pull-Up Configuration
 #define AT91C_EBI_EBSEN       ((unsigned int) 0x1 <<  1) // (EBI) Bus Sharing Enable
 
@@ -1591,7 +1591,7 @@ typedef struct _AT91S_SMC2 {
 	AT91_REG	 SMC2_CSR[8]; 	// SMC2 Chip Select Register
 } AT91S_SMC2, *AT91PS_SMC2;
 
-// -------- SMC2_CSR : (SMC2 Offset: 0x0) SMC2 Chip Select Register -------- 
+// -------- SMC2_CSR : (SMC2 Offset: 0x0) SMC2 Chip Select Register --------
 #define AT91C_SMC2_NWS        ((unsigned int) 0x7F <<  0) // (SMC2) Number of Wait States
 #define AT91C_SMC2_WSEN       ((unsigned int) 0x1 <<  7) // (SMC2) Wait State Enable
 #define AT91C_SMC2_TDF        ((unsigned int) 0xF <<  8) // (SMC2) Data Float Time
@@ -1623,7 +1623,7 @@ typedef struct _AT91S_SDRC {
 	AT91_REG	 SDRC_ISR; 	// SDRAM Controller Interrupt Mask Register
 } AT91S_SDRC, *AT91PS_SDRC;
 
-// -------- SDRC_MR : (SDRC Offset: 0x0) SDRAM Controller Mode Register -------- 
+// -------- SDRC_MR : (SDRC Offset: 0x0) SDRAM Controller Mode Register --------
 #define AT91C_SDRC_MODE       ((unsigned int) 0xF <<  0) // (SDRC) Mode
 #define 	AT91C_SDRC_MODE_NORMAL_CMD           ((unsigned int) 0x0) // (SDRC) Normal Mode
 #define 	AT91C_SDRC_MODE_NOP_CMD              ((unsigned int) 0x1) // (SDRC) NOP Command
@@ -1633,9 +1633,9 @@ typedef struct _AT91S_SDRC {
 #define AT91C_SDRC_DBW        ((unsigned int) 0x1 <<  4) // (SDRC) Data Bus Width
 #define 	AT91C_SDRC_DBW_32_BITS              ((unsigned int) 0x0 <<  4) // (SDRC) 32 Bits datas bus
 #define 	AT91C_SDRC_DBW_16_BITS              ((unsigned int) 0x1 <<  4) // (SDRC) 16 Bits datas bus
-// -------- SDRC_TR : (SDRC Offset: 0x4) SDRC Refresh Timer Register -------- 
+// -------- SDRC_TR : (SDRC Offset: 0x4) SDRC Refresh Timer Register --------
 #define AT91C_SDRC_COUNT      ((unsigned int) 0xFFF <<  0) // (SDRC) Refresh Counter
-// -------- SDRC_CR : (SDRC Offset: 0x8) SDRAM Configuration Register -------- 
+// -------- SDRC_CR : (SDRC Offset: 0x8) SDRAM Configuration Register --------
 #define AT91C_SDRC_NC         ((unsigned int) 0x3 <<  0) // (SDRC) Number of Column Bits
 #define 	AT91C_SDRC_NC_8                    ((unsigned int) 0x0) // (SDRC) 8 Bits
 #define 	AT91C_SDRC_NC_9                    ((unsigned int) 0x1) // (SDRC) 9 Bits
@@ -1656,15 +1656,15 @@ typedef struct _AT91S_SDRC {
 #define AT91C_SDRC_TRCD       ((unsigned int) 0xF << 19) // (SDRC) Number of RAS to CAS Delay Cycles
 #define AT91C_SDRC_TRAS       ((unsigned int) 0xF << 23) // (SDRC) Number of RAS Active Time Cycles
 #define AT91C_SDRC_TXSR       ((unsigned int) 0xF << 27) // (SDRC) Number of Command Recovery Time Cycles
-// -------- SDRC_SRR : (SDRC Offset: 0xc) SDRAM Controller Self-refresh Register -------- 
+// -------- SDRC_SRR : (SDRC Offset: 0xc) SDRAM Controller Self-refresh Register --------
 #define AT91C_SDRC_SRCB       ((unsigned int) 0x1 <<  0) // (SDRC) Self-refresh Command Bit
-// -------- SDRC_LPR : (SDRC Offset: 0x10) SDRAM Controller Low-power Register -------- 
+// -------- SDRC_LPR : (SDRC Offset: 0x10) SDRAM Controller Low-power Register --------
 #define AT91C_SDRC_LPCB       ((unsigned int) 0x1 <<  0) // (SDRC) Low-power Command Bit
-// -------- SDRC_IER : (SDRC Offset: 0x14) SDRAM Controller Interrupt Enable Register -------- 
+// -------- SDRC_IER : (SDRC Offset: 0x14) SDRAM Controller Interrupt Enable Register --------
 #define AT91C_SDRC_RES        ((unsigned int) 0x1 <<  0) // (SDRC) Refresh Error Status
-// -------- SDRC_IDR : (SDRC Offset: 0x18) SDRAM Controller Interrupt Disable Register -------- 
-// -------- SDRC_IMR : (SDRC Offset: 0x1c) SDRAM Controller Interrupt Mask Register -------- 
-// -------- SDRC_ISR : (SDRC Offset: 0x20) SDRAM Controller Interrupt Status Register -------- 
+// -------- SDRC_IDR : (SDRC Offset: 0x18) SDRAM Controller Interrupt Disable Register --------
+// -------- SDRC_IMR : (SDRC Offset: 0x1c) SDRAM Controller Interrupt Mask Register --------
+// -------- SDRC_ISR : (SDRC Offset: 0x20) SDRAM Controller Interrupt Status Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Burst Flash Controller Interface
@@ -1673,7 +1673,7 @@ typedef struct _AT91S_BFC {
 	AT91_REG	 BFC_MR; 	// BFC Mode Register
 } AT91S_BFC, *AT91PS_BFC;
 
-// -------- BFC_MR : (BFC Offset: 0x0) BFC Mode Register -------- 
+// -------- BFC_MR : (BFC Offset: 0x0) BFC Mode Register --------
 #define AT91C_BFC_BFCOM       ((unsigned int) 0x3 <<  0) // (BFC) Burst Flash Controller Operating Mode
 #define 	AT91C_BFC_BFCOM_DISABLED             ((unsigned int) 0x0) // (BFC) NPCS0 is driven by the SMC or remains high.
 #define 	AT91C_BFC_BFCOM_ASYNC                ((unsigned int) 0x1) // (BFC) Asynchronous
@@ -1701,15 +1701,15 @@ typedef struct _AT91S_BFC {
 // *****************************************************************************
 //               REGISTER ADDRESS DEFINITION FOR AT91RM9200
 // *****************************************************************************
-// ========== Register definition for SYS peripheral ========== 
-// ========== Register definition for MC peripheral ========== 
+// ========== Register definition for SYS peripheral ==========
+// ========== Register definition for MC peripheral ==========
 #define AT91C_MC_PUER   ((AT91_REG *) 	0xFFFFFF54) // (MC) MC Protection Unit Enable Register
 #define AT91C_MC_ASR    ((AT91_REG *) 	0xFFFFFF04) // (MC) MC Abort Status Register
 #define AT91C_MC_PUP    ((AT91_REG *) 	0xFFFFFF50) // (MC) MC Protection Unit Peripherals
 #define AT91C_MC_PUIA   ((AT91_REG *) 	0xFFFFFF10) // (MC) MC Protection Unit Area
 #define AT91C_MC_AASR   ((AT91_REG *) 	0xFFFFFF08) // (MC) MC Abort Address Status Register
 #define AT91C_MC_RCR    ((AT91_REG *) 	0xFFFFFF00) // (MC) MC Remap Control Register
-// ========== Register definition for RTC peripheral ========== 
+// ========== Register definition for RTC peripheral ==========
 #define AT91C_RTC_IMR   ((AT91_REG *) 	0xFFFFFE28) // (RTC) Interrupt Mask Register
 #define AT91C_RTC_IER   ((AT91_REG *) 	0xFFFFFE20) // (RTC) Interrupt Enable Register
 #define AT91C_RTC_SR    ((AT91_REG *) 	0xFFFFFE18) // (RTC) Status Register
@@ -1722,7 +1722,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_RTC_CALALR ((AT91_REG *) 	0xFFFFFE14) // (RTC) Calendar Alarm Register
 #define AT91C_RTC_CALR  ((AT91_REG *) 	0xFFFFFE0C) // (RTC) Calendar Register
 #define AT91C_RTC_MR    ((AT91_REG *) 	0xFFFFFE04) // (RTC) Mode Register
-// ========== Register definition for ST peripheral ========== 
+// ========== Register definition for ST peripheral ==========
 #define AT91C_ST_CRTR   ((AT91_REG *) 	0xFFFFFD24) // (ST) Current Real-time Register
 #define AT91C_ST_IMR    ((AT91_REG *) 	0xFFFFFD1C) // (ST) Interrupt Mask Register
 #define AT91C_ST_IER    ((AT91_REG *) 	0xFFFFFD14) // (ST) Interrupt Enable Register
@@ -1733,7 +1733,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_ST_SR     ((AT91_REG *) 	0xFFFFFD10) // (ST) Status Register
 #define AT91C_ST_WDMR   ((AT91_REG *) 	0xFFFFFD08) // (ST) Watchdog Mode Register
 #define AT91C_ST_CR     ((AT91_REG *) 	0xFFFFFD00) // (ST) Control Register
-// ========== Register definition for PMC peripheral ========== 
+// ========== Register definition for PMC peripheral ==========
 #define AT91C_PMC_SCSR  ((AT91_REG *) 	0xFFFFFC08) // (PMC) System Clock Status Register
 #define AT91C_PMC_SCER  ((AT91_REG *) 	0xFFFFFC00) // (PMC) System Clock Enable Register
 #define AT91C_PMC_IMR   ((AT91_REG *) 	0xFFFFFC6C) // (PMC) Interrupt Mask Register
@@ -1746,12 +1746,12 @@ typedef struct _AT91S_BFC {
 #define AT91C_PMC_PCER  ((AT91_REG *) 	0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
 #define AT91C_PMC_PCSR  ((AT91_REG *) 	0xFFFFFC18) // (PMC) Peripheral Clock Status Register
 #define AT91C_PMC_PCKR  ((AT91_REG *) 	0xFFFFFC40) // (PMC) Programmable Clock Register
-// ========== Register definition for CKGR peripheral ========== 
+// ========== Register definition for CKGR peripheral ==========
 #define AT91C_CKGR_PLLBR ((AT91_REG *) 	0xFFFFFC2C) // (CKGR) PLL B Register
 #define AT91C_CKGR_MCFR ((AT91_REG *) 	0xFFFFFC24) // (CKGR) Main Clock  Frequency Register
 #define AT91C_CKGR_PLLAR ((AT91_REG *) 	0xFFFFFC28) // (CKGR) PLL A Register
 #define AT91C_CKGR_MOR  ((AT91_REG *) 	0xFFFFFC20) // (CKGR) Main Oscillator Register
-// ========== Register definition for PIOD peripheral ========== 
+// ========== Register definition for PIOD peripheral ==========
 #define AT91C_PIOD_PDSR ((AT91_REG *) 	0xFFFFFA3C) // (PIOD) Pin Data Status Register
 #define AT91C_PIOD_CODR ((AT91_REG *) 	0xFFFFFA34) // (PIOD) Clear Output Data Register
 #define AT91C_PIOD_OWER ((AT91_REG *) 	0xFFFFFAA0) // (PIOD) Output Write Enable Register
@@ -1781,7 +1781,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_PIOD_BSR  ((AT91_REG *) 	0xFFFFFA74) // (PIOD) Select B Register
 #define AT91C_PIOD_IFDR ((AT91_REG *) 	0xFFFFFA24) // (PIOD) Input Filter Disable Register
 #define AT91C_PIOD_IFSR ((AT91_REG *) 	0xFFFFFA28) // (PIOD) Input Filter Status Register
-// ========== Register definition for PIOC peripheral ========== 
+// ========== Register definition for PIOC peripheral ==========
 #define AT91C_PIOC_IFDR ((AT91_REG *) 	0xFFFFF824) // (PIOC) Input Filter Disable Register
 #define AT91C_PIOC_ODR  ((AT91_REG *) 	0xFFFFF814) // (PIOC) Output Disable Registerr
 #define AT91C_PIOC_ABSR ((AT91_REG *) 	0xFFFFF878) // (PIOC) AB Select Status Register
@@ -1811,7 +1811,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_PIOC_PER  ((AT91_REG *) 	0xFFFFF800) // (PIOC) PIO Enable Register
 #define AT91C_PIOC_BSR  ((AT91_REG *) 	0xFFFFF874) // (PIOC) Select B Register
 #define AT91C_PIOC_PPUER ((AT91_REG *) 	0xFFFFF864) // (PIOC) Pull-up Enable Register
-// ========== Register definition for PIOB peripheral ========== 
+// ========== Register definition for PIOB peripheral ==========
 #define AT91C_PIOB_OWSR ((AT91_REG *) 	0xFFFFF6A8) // (PIOB) Output Write Status Register
 #define AT91C_PIOB_PPUSR ((AT91_REG *) 	0xFFFFF668) // (PIOB) Pad Pull-up Status Register
 #define AT91C_PIOB_PPUDR ((AT91_REG *) 	0xFFFFF660) // (PIOB) Pull-up Disable Register
@@ -1841,7 +1841,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_PIOB_ISR  ((AT91_REG *) 	0xFFFFF64C) // (PIOB) Interrupt Status Register
 #define AT91C_PIOB_IDR  ((AT91_REG *) 	0xFFFFF644) // (PIOB) Interrupt Disable Register
 #define AT91C_PIOB_PDR  ((AT91_REG *) 	0xFFFFF604) // (PIOB) PIO Disable Register
-// ========== Register definition for PIOA peripheral ========== 
+// ========== Register definition for PIOA peripheral ==========
 #define AT91C_PIOA_IMR  ((AT91_REG *) 	0xFFFFF448) // (PIOA) Interrupt Mask Register
 #define AT91C_PIOA_IER  ((AT91_REG *) 	0xFFFFF440) // (PIOA) Interrupt Enable Register
 #define AT91C_PIOA_OWDR ((AT91_REG *) 	0xFFFFF4A4) // (PIOA) Output Write Disable Register
@@ -1871,7 +1871,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_PIOA_CODR ((AT91_REG *) 	0xFFFFF434) // (PIOA) Clear Output Data Register
 #define AT91C_PIOA_OWSR ((AT91_REG *) 	0xFFFFF4A8) // (PIOA) Output Write Status Register
 #define AT91C_PIOA_OWER ((AT91_REG *) 	0xFFFFF4A0) // (PIOA) Output Write Enable Register
-// ========== Register definition for DBGU peripheral ========== 
+// ========== Register definition for DBGU peripheral ==========
 #define AT91C_DBGU_C2R  ((AT91_REG *) 	0xFFFFF244) // (DBGU) Chip ID2 Register
 #define AT91C_DBGU_THR  ((AT91_REG *) 	0xFFFFF21C) // (DBGU) Transmitter Holding Register
 #define AT91C_DBGU_CSR  ((AT91_REG *) 	0xFFFFF214) // (DBGU) Channel Status Register
@@ -1884,7 +1884,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_DBGU_IMR  ((AT91_REG *) 	0xFFFFF210) // (DBGU) Interrupt Mask Register
 #define AT91C_DBGU_IER  ((AT91_REG *) 	0xFFFFF208) // (DBGU) Interrupt Enable Register
 #define AT91C_DBGU_CR   ((AT91_REG *) 	0xFFFFF200) // (DBGU) Control Register
-// ========== Register definition for PDC_DBGU peripheral ========== 
+// ========== Register definition for PDC_DBGU peripheral ==========
 #define AT91C_DBGU_TNCR ((AT91_REG *) 	0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register
 #define AT91C_DBGU_RNCR ((AT91_REG *) 	0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register
 #define AT91C_DBGU_PTCR ((AT91_REG *) 	0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register
@@ -1895,7 +1895,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_DBGU_TPR  ((AT91_REG *) 	0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register
 #define AT91C_DBGU_RNPR ((AT91_REG *) 	0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register
 #define AT91C_DBGU_TNPR ((AT91_REG *) 	0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register
-// ========== Register definition for AIC peripheral ========== 
+// ========== Register definition for AIC peripheral ==========
 #define AT91C_AIC_ICCR  ((AT91_REG *) 	0xFFFFF128) // (AIC) Interrupt Clear Command Register
 #define AT91C_AIC_IECR  ((AT91_REG *) 	0xFFFFF120) // (AIC) Interrupt Enable Command Register
 #define AT91C_AIC_SMR   ((AT91_REG *) 	0xFFFFF000) // (AIC) Source Mode Register
@@ -1914,7 +1914,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_AIC_IDCR  ((AT91_REG *) 	0xFFFFF124) // (AIC) Interrupt Disable Command Register
 #define AT91C_AIC_CISR  ((AT91_REG *) 	0xFFFFF114) // (AIC) Core Interrupt Status Register
 #define AT91C_AIC_IPR   ((AT91_REG *) 	0xFFFFF10C) // (AIC) Interrupt Pending Register
-// ========== Register definition for PDC_SPI peripheral ========== 
+// ========== Register definition for PDC_SPI peripheral ==========
 #define AT91C_SPI_PTCR  ((AT91_REG *) 	0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register
 #define AT91C_SPI_TNPR  ((AT91_REG *) 	0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register
 #define AT91C_SPI_RNPR  ((AT91_REG *) 	0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register
@@ -1925,7 +1925,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SPI_RNCR  ((AT91_REG *) 	0xFFFE0114) // (PDC_SPI) Receive Next Counter Register
 #define AT91C_SPI_TCR   ((AT91_REG *) 	0xFFFE010C) // (PDC_SPI) Transmit Counter Register
 #define AT91C_SPI_RCR   ((AT91_REG *) 	0xFFFE0104) // (PDC_SPI) Receive Counter Register
-// ========== Register definition for SPI peripheral ========== 
+// ========== Register definition for SPI peripheral ==========
 #define AT91C_SPI_CSR   ((AT91_REG *) 	0xFFFE0030) // (SPI) Chip Select Register
 #define AT91C_SPI_IDR   ((AT91_REG *) 	0xFFFE0018) // (SPI) Interrupt Disable Register
 #define AT91C_SPI_SR    ((AT91_REG *) 	0xFFFE0010) // (SPI) Status Register
@@ -1935,7 +1935,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SPI_IER   ((AT91_REG *) 	0xFFFE0014) // (SPI) Interrupt Enable Register
 #define AT91C_SPI_TDR   ((AT91_REG *) 	0xFFFE000C) // (SPI) Transmit Data Register
 #define AT91C_SPI_MR    ((AT91_REG *) 	0xFFFE0004) // (SPI) Mode Register
-// ========== Register definition for PDC_SSC2 peripheral ========== 
+// ========== Register definition for PDC_SSC2 peripheral ==========
 #define AT91C_SSC2_PTCR ((AT91_REG *) 	0xFFFD8120) // (PDC_SSC2) PDC Transfer Control Register
 #define AT91C_SSC2_TNPR ((AT91_REG *) 	0xFFFD8118) // (PDC_SSC2) Transmit Next Pointer Register
 #define AT91C_SSC2_RNPR ((AT91_REG *) 	0xFFFD8110) // (PDC_SSC2) Receive Next Pointer Register
@@ -1946,7 +1946,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC2_RNCR ((AT91_REG *) 	0xFFFD8114) // (PDC_SSC2) Receive Next Counter Register
 #define AT91C_SSC2_TCR  ((AT91_REG *) 	0xFFFD810C) // (PDC_SSC2) Transmit Counter Register
 #define AT91C_SSC2_RCR  ((AT91_REG *) 	0xFFFD8104) // (PDC_SSC2) Receive Counter Register
-// ========== Register definition for SSC2 peripheral ========== 
+// ========== Register definition for SSC2 peripheral ==========
 #define AT91C_SSC2_IMR  ((AT91_REG *) 	0xFFFD804C) // (SSC2) Interrupt Mask Register
 #define AT91C_SSC2_IER  ((AT91_REG *) 	0xFFFD8044) // (SSC2) Interrupt Enable Register
 #define AT91C_SSC2_RC1R ((AT91_REG *) 	0xFFFD803C) // (SSC2) Receive Compare 1 Register
@@ -1963,7 +1963,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC2_RC0R ((AT91_REG *) 	0xFFFD8038) // (SSC2) Receive Compare 0 Register
 #define AT91C_SSC2_RSHR ((AT91_REG *) 	0xFFFD8030) // (SSC2) Receive Sync Holding Register
 #define AT91C_SSC2_RHR  ((AT91_REG *) 	0xFFFD8020) // (SSC2) Receive Holding Register
-// ========== Register definition for PDC_SSC1 peripheral ========== 
+// ========== Register definition for PDC_SSC1 peripheral ==========
 #define AT91C_SSC1_PTCR ((AT91_REG *) 	0xFFFD4120) // (PDC_SSC1) PDC Transfer Control Register
 #define AT91C_SSC1_TNPR ((AT91_REG *) 	0xFFFD4118) // (PDC_SSC1) Transmit Next Pointer Register
 #define AT91C_SSC1_RNPR ((AT91_REG *) 	0xFFFD4110) // (PDC_SSC1) Receive Next Pointer Register
@@ -1974,7 +1974,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC1_RNCR ((AT91_REG *) 	0xFFFD4114) // (PDC_SSC1) Receive Next Counter Register
 #define AT91C_SSC1_TCR  ((AT91_REG *) 	0xFFFD410C) // (PDC_SSC1) Transmit Counter Register
 #define AT91C_SSC1_RCR  ((AT91_REG *) 	0xFFFD4104) // (PDC_SSC1) Receive Counter Register
-// ========== Register definition for SSC1 peripheral ========== 
+// ========== Register definition for SSC1 peripheral ==========
 #define AT91C_SSC1_RFMR ((AT91_REG *) 	0xFFFD4014) // (SSC1) Receive Frame Mode Register
 #define AT91C_SSC1_CMR  ((AT91_REG *) 	0xFFFD4004) // (SSC1) Clock Mode Register
 #define AT91C_SSC1_IDR  ((AT91_REG *) 	0xFFFD4048) // (SSC1) Interrupt Disable Register
@@ -1991,7 +1991,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC1_TSHR ((AT91_REG *) 	0xFFFD4034) // (SSC1) Transmit Sync Holding Register
 #define AT91C_SSC1_THR  ((AT91_REG *) 	0xFFFD4024) // (SSC1) Transmit Holding Register
 #define AT91C_SSC1_TFMR ((AT91_REG *) 	0xFFFD401C) // (SSC1) Transmit Frame Mode Register
-// ========== Register definition for PDC_SSC0 peripheral ========== 
+// ========== Register definition for PDC_SSC0 peripheral ==========
 #define AT91C_SSC0_PTCR ((AT91_REG *) 	0xFFFD0120) // (PDC_SSC0) PDC Transfer Control Register
 #define AT91C_SSC0_TNPR ((AT91_REG *) 	0xFFFD0118) // (PDC_SSC0) Transmit Next Pointer Register
 #define AT91C_SSC0_RNPR ((AT91_REG *) 	0xFFFD0110) // (PDC_SSC0) Receive Next Pointer Register
@@ -2002,7 +2002,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC0_RNCR ((AT91_REG *) 	0xFFFD0114) // (PDC_SSC0) Receive Next Counter Register
 #define AT91C_SSC0_TCR  ((AT91_REG *) 	0xFFFD010C) // (PDC_SSC0) Transmit Counter Register
 #define AT91C_SSC0_RCR  ((AT91_REG *) 	0xFFFD0104) // (PDC_SSC0) Receive Counter Register
-// ========== Register definition for SSC0 peripheral ========== 
+// ========== Register definition for SSC0 peripheral ==========
 #define AT91C_SSC0_IMR  ((AT91_REG *) 	0xFFFD004C) // (SSC0) Interrupt Mask Register
 #define AT91C_SSC0_IER  ((AT91_REG *) 	0xFFFD0044) // (SSC0) Interrupt Enable Register
 #define AT91C_SSC0_RC1R ((AT91_REG *) 	0xFFFD003C) // (SSC0) Receive Compare 1 Register
@@ -2019,7 +2019,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SSC0_TCMR ((AT91_REG *) 	0xFFFD0018) // (SSC0) Transmit Clock Mode Register
 #define AT91C_SSC0_RCMR ((AT91_REG *) 	0xFFFD0010) // (SSC0) Receive Clock ModeRegister
 #define AT91C_SSC0_CR   ((AT91_REG *) 	0xFFFD0000) // (SSC0) Control Register
-// ========== Register definition for PDC_US3 peripheral ========== 
+// ========== Register definition for PDC_US3 peripheral ==========
 #define AT91C_US3_PTSR  ((AT91_REG *) 	0xFFFCC124) // (PDC_US3) PDC Transfer Status Register
 #define AT91C_US3_TNCR  ((AT91_REG *) 	0xFFFCC11C) // (PDC_US3) Transmit Next Counter Register
 #define AT91C_US3_RNCR  ((AT91_REG *) 	0xFFFCC114) // (PDC_US3) Receive Next Counter Register
@@ -2030,7 +2030,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US3_RNPR  ((AT91_REG *) 	0xFFFCC110) // (PDC_US3) Receive Next Pointer Register
 #define AT91C_US3_TPR   ((AT91_REG *) 	0xFFFCC108) // (PDC_US3) Transmit Pointer Register
 #define AT91C_US3_RPR   ((AT91_REG *) 	0xFFFCC100) // (PDC_US3) Receive Pointer Register
-// ========== Register definition for US3 peripheral ========== 
+// ========== Register definition for US3 peripheral ==========
 #define AT91C_US3_IF    ((AT91_REG *) 	0xFFFCC04C) // (US3) IRDA_FILTER Register
 #define AT91C_US3_NER   ((AT91_REG *) 	0xFFFCC044) // (US3) Nb Errors Register
 #define AT91C_US3_RTOR  ((AT91_REG *) 	0xFFFCC024) // (US3) Receiver Time-out Register
@@ -2046,7 +2046,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US3_IMR   ((AT91_REG *) 	0xFFFCC010) // (US3) Interrupt Mask Register
 #define AT91C_US3_IER   ((AT91_REG *) 	0xFFFCC008) // (US3) Interrupt Enable Register
 #define AT91C_US3_CR    ((AT91_REG *) 	0xFFFCC000) // (US3) Control Register
-// ========== Register definition for PDC_US2 peripheral ========== 
+// ========== Register definition for PDC_US2 peripheral ==========
 #define AT91C_US2_PTSR  ((AT91_REG *) 	0xFFFC8124) // (PDC_US2) PDC Transfer Status Register
 #define AT91C_US2_TNCR  ((AT91_REG *) 	0xFFFC811C) // (PDC_US2) Transmit Next Counter Register
 #define AT91C_US2_RNCR  ((AT91_REG *) 	0xFFFC8114) // (PDC_US2) Receive Next Counter Register
@@ -2057,7 +2057,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US2_RPR   ((AT91_REG *) 	0xFFFC8100) // (PDC_US2) Receive Pointer Register
 #define AT91C_US2_TPR   ((AT91_REG *) 	0xFFFC8108) // (PDC_US2) Transmit Pointer Register
 #define AT91C_US2_RNPR  ((AT91_REG *) 	0xFFFC8110) // (PDC_US2) Receive Next Pointer Register
-// ========== Register definition for US2 peripheral ========== 
+// ========== Register definition for US2 peripheral ==========
 #define AT91C_US2_XXR   ((AT91_REG *) 	0xFFFC8048) // (US2) XON_XOFF Register
 #define AT91C_US2_FIDI  ((AT91_REG *) 	0xFFFC8040) // (US2) FI_DI_Ratio Register
 #define AT91C_US2_TTGR  ((AT91_REG *) 	0xFFFC8028) // (US2) Transmitter Time-guard Register
@@ -2073,7 +2073,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US2_CSR   ((AT91_REG *) 	0xFFFC8014) // (US2) Channel Status Register
 #define AT91C_US2_IDR   ((AT91_REG *) 	0xFFFC800C) // (US2) Interrupt Disable Register
 #define AT91C_US2_MR    ((AT91_REG *) 	0xFFFC8004) // (US2) Mode Register
-// ========== Register definition for PDC_US1 peripheral ========== 
+// ========== Register definition for PDC_US1 peripheral ==========
 #define AT91C_US1_PTSR  ((AT91_REG *) 	0xFFFC4124) // (PDC_US1) PDC Transfer Status Register
 #define AT91C_US1_TNCR  ((AT91_REG *) 	0xFFFC411C) // (PDC_US1) Transmit Next Counter Register
 #define AT91C_US1_RNCR  ((AT91_REG *) 	0xFFFC4114) // (PDC_US1) Receive Next Counter Register
@@ -2084,7 +2084,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US1_RNPR  ((AT91_REG *) 	0xFFFC4110) // (PDC_US1) Receive Next Pointer Register
 #define AT91C_US1_TPR   ((AT91_REG *) 	0xFFFC4108) // (PDC_US1) Transmit Pointer Register
 #define AT91C_US1_RPR   ((AT91_REG *) 	0xFFFC4100) // (PDC_US1) Receive Pointer Register
-// ========== Register definition for US1 peripheral ========== 
+// ========== Register definition for US1 peripheral ==========
 #define AT91C_US1_XXR   ((AT91_REG *) 	0xFFFC4048) // (US1) XON_XOFF Register
 #define AT91C_US1_RHR   ((AT91_REG *) 	0xFFFC4018) // (US1) Receiver Holding Register
 #define AT91C_US1_IMR   ((AT91_REG *) 	0xFFFC4010) // (US1) Interrupt Mask Register
@@ -2100,7 +2100,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US1_IF    ((AT91_REG *) 	0xFFFC404C) // (US1) IRDA_FILTER Register
 #define AT91C_US1_NER   ((AT91_REG *) 	0xFFFC4044) // (US1) Nb Errors Register
 #define AT91C_US1_MR    ((AT91_REG *) 	0xFFFC4004) // (US1) Mode Register
-// ========== Register definition for PDC_US0 peripheral ========== 
+// ========== Register definition for PDC_US0 peripheral ==========
 #define AT91C_US0_PTCR  ((AT91_REG *) 	0xFFFC0120) // (PDC_US0) PDC Transfer Control Register
 #define AT91C_US0_TNPR  ((AT91_REG *) 	0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register
 #define AT91C_US0_RNPR  ((AT91_REG *) 	0xFFFC0110) // (PDC_US0) Receive Next Pointer Register
@@ -2111,7 +2111,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US0_RNCR  ((AT91_REG *) 	0xFFFC0114) // (PDC_US0) Receive Next Counter Register
 #define AT91C_US0_TCR   ((AT91_REG *) 	0xFFFC010C) // (PDC_US0) Transmit Counter Register
 #define AT91C_US0_RCR   ((AT91_REG *) 	0xFFFC0104) // (PDC_US0) Receive Counter Register
-// ========== Register definition for US0 peripheral ========== 
+// ========== Register definition for US0 peripheral ==========
 #define AT91C_US0_TTGR  ((AT91_REG *) 	0xFFFC0028) // (US0) Transmitter Time-guard Register
 #define AT91C_US0_BRGR  ((AT91_REG *) 	0xFFFC0020) // (US0) Baud Rate Generator Register
 #define AT91C_US0_RHR   ((AT91_REG *) 	0xFFFC0018) // (US0) Receiver Holding Register
@@ -2127,7 +2127,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_US0_IDR   ((AT91_REG *) 	0xFFFC000C) // (US0) Interrupt Disable Register
 #define AT91C_US0_CSR   ((AT91_REG *) 	0xFFFC0014) // (US0) Channel Status Register
 #define AT91C_US0_THR   ((AT91_REG *) 	0xFFFC001C) // (US0) Transmitter Holding Register
-// ========== Register definition for TWI peripheral ========== 
+// ========== Register definition for TWI peripheral ==========
 #define AT91C_TWI_RHR   ((AT91_REG *) 	0xFFFB8030) // (TWI) Receive Holding Register
 #define AT91C_TWI_IDR   ((AT91_REG *) 	0xFFFB8028) // (TWI) Interrupt Disable Register
 #define AT91C_TWI_SR    ((AT91_REG *) 	0xFFFB8020) // (TWI) Status Register
@@ -2139,7 +2139,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_TWI_IER   ((AT91_REG *) 	0xFFFB8024) // (TWI) Interrupt Enable Register
 #define AT91C_TWI_IADR  ((AT91_REG *) 	0xFFFB800C) // (TWI) Internal Address Register
 #define AT91C_TWI_MMR   ((AT91_REG *) 	0xFFFB8004) // (TWI) Master Mode Register
-// ========== Register definition for PDC_MCI peripheral ========== 
+// ========== Register definition for PDC_MCI peripheral ==========
 #define AT91C_MCI_PTCR  ((AT91_REG *) 	0xFFFB4120) // (PDC_MCI) PDC Transfer Control Register
 #define AT91C_MCI_TNPR  ((AT91_REG *) 	0xFFFB4118) // (PDC_MCI) Transmit Next Pointer Register
 #define AT91C_MCI_RNPR  ((AT91_REG *) 	0xFFFB4110) // (PDC_MCI) Receive Next Pointer Register
@@ -2150,7 +2150,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_MCI_RNCR  ((AT91_REG *) 	0xFFFB4114) // (PDC_MCI) Receive Next Counter Register
 #define AT91C_MCI_TCR   ((AT91_REG *) 	0xFFFB410C) // (PDC_MCI) Transmit Counter Register
 #define AT91C_MCI_RCR   ((AT91_REG *) 	0xFFFB4104) // (PDC_MCI) Receive Counter Register
-// ========== Register definition for MCI peripheral ========== 
+// ========== Register definition for MCI peripheral ==========
 #define AT91C_MCI_IDR   ((AT91_REG *) 	0xFFFB4048) // (MCI) MCI Interrupt Disable Register
 #define AT91C_MCI_SR    ((AT91_REG *) 	0xFFFB4040) // (MCI) MCI Status Register
 #define AT91C_MCI_RDR   ((AT91_REG *) 	0xFFFB4030) // (MCI) MCI Receive Data Register
@@ -2164,7 +2164,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_MCI_CMDR  ((AT91_REG *) 	0xFFFB4014) // (MCI) MCI Command Register
 #define AT91C_MCI_SDCR  ((AT91_REG *) 	0xFFFB400C) // (MCI) MCI SD Card Register
 #define AT91C_MCI_MR    ((AT91_REG *) 	0xFFFB4004) // (MCI) MCI Mode Register
-// ========== Register definition for UDP peripheral ========== 
+// ========== Register definition for UDP peripheral ==========
 #define AT91C_UDP_ISR   ((AT91_REG *) 	0xFFFB001C) // (UDP) Interrupt Status Register
 #define AT91C_UDP_IDR   ((AT91_REG *) 	0xFFFB0014) // (UDP) Interrupt Disable Register
 #define AT91C_UDP_GLBSTATE ((AT91_REG *) 	0xFFFB0004) // (UDP) Global State Register
@@ -2176,7 +2176,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_UDP_IER   ((AT91_REG *) 	0xFFFB0010) // (UDP) Interrupt Enable Register
 #define AT91C_UDP_FADDR ((AT91_REG *) 	0xFFFB0008) // (UDP) Function Address Register
 #define AT91C_UDP_NUM   ((AT91_REG *) 	0xFFFB0000) // (UDP) Frame Number Register
-// ========== Register definition for TC5 peripheral ========== 
+// ========== Register definition for TC5 peripheral ==========
 #define AT91C_TC5_CMR   ((AT91_REG *) 	0xFFFA4084) // (TC5) Channel Mode Register
 #define AT91C_TC5_IDR   ((AT91_REG *) 	0xFFFA40A8) // (TC5) Interrupt Disable Register
 #define AT91C_TC5_SR    ((AT91_REG *) 	0xFFFA40A0) // (TC5) Status Register
@@ -2187,7 +2187,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC5_IER   ((AT91_REG *) 	0xFFFA40A4) // (TC5) Interrupt Enable Register
 #define AT91C_TC5_RC    ((AT91_REG *) 	0xFFFA409C) // (TC5) Register C
 #define AT91C_TC5_RA    ((AT91_REG *) 	0xFFFA4094) // (TC5) Register A
-// ========== Register definition for TC4 peripheral ========== 
+// ========== Register definition for TC4 peripheral ==========
 #define AT91C_TC4_IMR   ((AT91_REG *) 	0xFFFA406C) // (TC4) Interrupt Mask Register
 #define AT91C_TC4_IER   ((AT91_REG *) 	0xFFFA4064) // (TC4) Interrupt Enable Register
 #define AT91C_TC4_RC    ((AT91_REG *) 	0xFFFA405C) // (TC4) Register C
@@ -2198,7 +2198,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC4_RB    ((AT91_REG *) 	0xFFFA4058) // (TC4) Register B
 #define AT91C_TC4_CV    ((AT91_REG *) 	0xFFFA4050) // (TC4) Counter Value
 #define AT91C_TC4_CCR   ((AT91_REG *) 	0xFFFA4040) // (TC4) Channel Control Register
-// ========== Register definition for TC3 peripheral ========== 
+// ========== Register definition for TC3 peripheral ==========
 #define AT91C_TC3_IMR   ((AT91_REG *) 	0xFFFA402C) // (TC3) Interrupt Mask Register
 #define AT91C_TC3_CV    ((AT91_REG *) 	0xFFFA4010) // (TC3) Counter Value
 #define AT91C_TC3_CCR   ((AT91_REG *) 	0xFFFA4000) // (TC3) Channel Control Register
@@ -2209,10 +2209,10 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC3_IDR   ((AT91_REG *) 	0xFFFA4028) // (TC3) Interrupt Disable Register
 #define AT91C_TC3_RB    ((AT91_REG *) 	0xFFFA4018) // (TC3) Register B
 #define AT91C_TC3_SR    ((AT91_REG *) 	0xFFFA4020) // (TC3) Status Register
-// ========== Register definition for TCB1 peripheral ========== 
+// ========== Register definition for TCB1 peripheral ==========
 #define AT91C_TCB1_BCR  ((AT91_REG *) 	0xFFFA4140) // (TCB1) TC Block Control Register
 #define AT91C_TCB1_BMR  ((AT91_REG *) 	0xFFFA4144) // (TCB1) TC Block Mode Register
-// ========== Register definition for TC2 peripheral ========== 
+// ========== Register definition for TC2 peripheral ==========
 #define AT91C_TC2_IMR   ((AT91_REG *) 	0xFFFA00AC) // (TC2) Interrupt Mask Register
 #define AT91C_TC2_IER   ((AT91_REG *) 	0xFFFA00A4) // (TC2) Interrupt Enable Register
 #define AT91C_TC2_RC    ((AT91_REG *) 	0xFFFA009C) // (TC2) Register C
@@ -2223,7 +2223,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC2_RB    ((AT91_REG *) 	0xFFFA0098) // (TC2) Register B
 #define AT91C_TC2_CV    ((AT91_REG *) 	0xFFFA0090) // (TC2) Counter Value
 #define AT91C_TC2_CCR   ((AT91_REG *) 	0xFFFA0080) // (TC2) Channel Control Register
-// ========== Register definition for TC1 peripheral ========== 
+// ========== Register definition for TC1 peripheral ==========
 #define AT91C_TC1_IMR   ((AT91_REG *) 	0xFFFA006C) // (TC1) Interrupt Mask Register
 #define AT91C_TC1_IER   ((AT91_REG *) 	0xFFFA0064) // (TC1) Interrupt Enable Register
 #define AT91C_TC1_RC    ((AT91_REG *) 	0xFFFA005C) // (TC1) Register C
@@ -2234,7 +2234,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC1_RB    ((AT91_REG *) 	0xFFFA0058) // (TC1) Register B
 #define AT91C_TC1_CV    ((AT91_REG *) 	0xFFFA0050) // (TC1) Counter Value
 #define AT91C_TC1_CCR   ((AT91_REG *) 	0xFFFA0040) // (TC1) Channel Control Register
-// ========== Register definition for TC0 peripheral ========== 
+// ========== Register definition for TC0 peripheral ==========
 #define AT91C_TC0_IMR   ((AT91_REG *) 	0xFFFA002C) // (TC0) Interrupt Mask Register
 #define AT91C_TC0_IER   ((AT91_REG *) 	0xFFFA0024) // (TC0) Interrupt Enable Register
 #define AT91C_TC0_RC    ((AT91_REG *) 	0xFFFA001C) // (TC0) Register C
@@ -2245,10 +2245,10 @@ typedef struct _AT91S_BFC {
 #define AT91C_TC0_RB    ((AT91_REG *) 	0xFFFA0018) // (TC0) Register B
 #define AT91C_TC0_CV    ((AT91_REG *) 	0xFFFA0010) // (TC0) Counter Value
 #define AT91C_TC0_CCR   ((AT91_REG *) 	0xFFFA0000) // (TC0) Channel Control Register
-// ========== Register definition for TCB0 peripheral ========== 
+// ========== Register definition for TCB0 peripheral ==========
 #define AT91C_TCB0_BMR  ((AT91_REG *) 	0xFFFA00C4) // (TCB0) TC Block Mode Register
 #define AT91C_TCB0_BCR  ((AT91_REG *) 	0xFFFA00C0) // (TCB0) TC Block Control Register
-// ========== Register definition for UHP peripheral ========== 
+// ========== Register definition for UHP peripheral ==========
 #define AT91C_UHP_HcRhDescriptorA ((AT91_REG *) 	0x00300048) // (UHP) Root Hub characteristics A
 #define AT91C_UHP_HcRhPortStatus ((AT91_REG *) 	0x00300054) // (UHP) Root Hub Port Status Register
 #define AT91C_UHP_HcRhDescriptorB ((AT91_REG *) 	0x0030004C) // (UHP) Root Hub characteristics B
@@ -2271,7 +2271,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_UHP_HcPeriodicStart ((AT91_REG *) 	0x00300040) // (UHP) Periodic Start
 #define AT91C_UHP_HcLSThreshold ((AT91_REG *) 	0x00300044) // (UHP) LS Threshold
 #define AT91C_UHP_HcFmNumber ((AT91_REG *) 	0x0030003C) // (UHP) Frame number
-// ========== Register definition for EMAC peripheral ========== 
+// ========== Register definition for EMAC peripheral ==========
 #define AT91C_EMAC_RSR  ((AT91_REG *) 	0xFFFBC020) // (EMAC) Receive Status Register
 #define AT91C_EMAC_MAN  ((AT91_REG *) 	0xFFFBC034) // (EMAC) PHY Maintenance Register
 #define AT91C_EMAC_HSH  ((AT91_REG *) 	0xFFFBC090) // (EMAC) Hash Address High[63:32]
@@ -2311,12 +2311,12 @@ typedef struct _AT91S_BFC {
 #define AT91C_EMAC_SQEE ((AT91_REG *) 	0xFFFBC07C) // (EMAC) SQE Test Error Register
 #define AT91C_EMAC_TSR  ((AT91_REG *) 	0xFFFBC014) // (EMAC) Transmit Status Register
 #define AT91C_EMAC_DRFC ((AT91_REG *) 	0xFFFBC080) // (EMAC) Discarded RX Frame Register
-// ========== Register definition for EBI peripheral ========== 
+// ========== Register definition for EBI peripheral ==========
 #define AT91C_EBI_CFGR  ((AT91_REG *) 	0xFFFFFF64) // (EBI) Configuration Register
 #define AT91C_EBI_CSA   ((AT91_REG *) 	0xFFFFFF60) // (EBI) Chip Select Assignment Register
-// ========== Register definition for SMC2 peripheral ========== 
+// ========== Register definition for SMC2 peripheral ==========
 #define AT91C_SMC2_CSR  ((AT91_REG *) 	0xFFFFFF70) // (SMC2) SMC2 Chip Select Register
-// ========== Register definition for SDRC peripheral ========== 
+// ========== Register definition for SDRC peripheral ==========
 #define AT91C_SDRC_IMR  ((AT91_REG *) 	0xFFFFFFAC) // (SDRC) SDRAM Controller Interrupt Mask Register
 #define AT91C_SDRC_IER  ((AT91_REG *) 	0xFFFFFFA4) // (SDRC) SDRAM Controller Interrupt Enable Register
 #define AT91C_SDRC_SRR  ((AT91_REG *) 	0xFFFFFF9C) // (SDRC) SDRAM Controller Self Refresh Register
@@ -2326,7 +2326,7 @@ typedef struct _AT91S_BFC {
 #define AT91C_SDRC_LPR  ((AT91_REG *) 	0xFFFFFFA0) // (SDRC) SDRAM Controller Low Power Register
 #define AT91C_SDRC_CR   ((AT91_REG *) 	0xFFFFFF98) // (SDRC) SDRAM Controller Configuration Register
 #define AT91C_SDRC_MR   ((AT91_REG *) 	0xFFFFFF90) // (SDRC) SDRAM Controller Mode Register
-// ========== Register definition for BFC peripheral ========== 
+// ========== Register definition for BFC peripheral ==========
 #define AT91C_BFC_MR    ((AT91_REG *) 	0xFFFFFFC0) // (BFC) BFC Mode Register
 
 // *****************************************************************************
@@ -2579,16 +2579,16 @@ typedef struct _AT91S_BFC {
 #define AT91C_PD10_PCK3     ((unsigned int) AT91C_PIO_PD10) //  PMC Programmable Clock Output 3
 #define AT91C_PD10_TPS1     ((unsigned int) AT91C_PIO_PD10) //  ETM ARM9 pipeline status 1
 #define AT91C_PIO_PD11       ((unsigned int) 1 << 11) // Pin Controlled by PD11
-#define AT91C_PD11_         ((unsigned int) AT91C_PIO_PD11) //  
+#define AT91C_PD11_         ((unsigned int) AT91C_PIO_PD11) //
 #define AT91C_PD11_TPS2     ((unsigned int) AT91C_PIO_PD11) //  ETM ARM9 pipeline status 2
 #define AT91C_PIO_PD12       ((unsigned int) 1 << 12) // Pin Controlled by PD12
-#define AT91C_PD12_         ((unsigned int) AT91C_PIO_PD12) //  
+#define AT91C_PD12_         ((unsigned int) AT91C_PIO_PD12) //
 #define AT91C_PD12_TPK0     ((unsigned int) AT91C_PIO_PD12) //  ETM Trace Packet 0
 #define AT91C_PIO_PD13       ((unsigned int) 1 << 13) // Pin Controlled by PD13
-#define AT91C_PD13_         ((unsigned int) AT91C_PIO_PD13) //  
+#define AT91C_PD13_         ((unsigned int) AT91C_PIO_PD13) //
 #define AT91C_PD13_TPK1     ((unsigned int) AT91C_PIO_PD13) //  ETM Trace Packet 1
 #define AT91C_PIO_PD14       ((unsigned int) 1 << 14) // Pin Controlled by PD14
-#define AT91C_PD14_         ((unsigned int) AT91C_PIO_PD14) //  
+#define AT91C_PD14_         ((unsigned int) AT91C_PIO_PD14) //
 #define AT91C_PD14_TPK2     ((unsigned int) AT91C_PIO_PD14) //  ETM Trace Packet 2
 #define AT91C_PIO_PD15       ((unsigned int) 1 << 15) // Pin Controlled by PD15
 #define AT91C_PD15_TD0      ((unsigned int) AT91C_PIO_PD15) //  SSC Transmit data
@@ -2652,7 +2652,7 @@ typedef struct _AT91S_BFC {
 // *****************************************************************************
 #define AT91C_ID_FIQ    ((unsigned int)  0) // Advanced Interrupt Controller (FIQ)
 #define AT91C_ID_SYS    ((unsigned int)  1) // System Peripheral
-#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller A 
+#define AT91C_ID_PIOA   ((unsigned int)  2) // Parallel IO Controller A
 #define AT91C_ID_PIOB   ((unsigned int)  3) // Parallel IO Controller B
 #define AT91C_ID_PIOC   ((unsigned int)  4) // Parallel IO Controller C
 #define AT91C_ID_PIOD   ((unsigned int)  5) // Parallel IO Controller D
diff --git a/target/linux/at91/image/dfboot/src/include/AT91RM9200_inc.h b/target/linux/at91/image/dfboot/src/include/AT91RM9200_inc.h
index dabab01c77..168880818c 100644
--- a/target/linux/at91/image/dfboot/src/include/AT91RM9200_inc.h
+++ b/target/linux/at91/image/dfboot/src/include/AT91RM9200_inc.h
@@ -10,7 +10,7 @@
 // File Name           : AT91RM9200.h
 // Object              : AT91RM9200 definitions
 // Generated           : AT91 SW Application Group  11/19/2003 (17:20:51)
-// 
+//
 // CVS Reference       : /AT91RM9200.pl/1.16/Fri Feb 07 10:29:51 2003//
 // CVS Reference       : /SYS_AT91RM9200.pl/1.2/Fri Jan 17 12:44:37 2003//
 // CVS Reference       : /MC_1760A.pl/1.1/Fri Aug 23 14:38:22 2002//
@@ -52,9 +52,9 @@
 #define MC_PUIA         (16) // MC Protection Unit Area
 #define MC_PUP          (80) // MC Protection Unit Peripherals
 #define MC_PUER         (84) // MC Protection Unit Enable Register
-// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- 
+// -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register --------
 #define AT91C_MC_RCB              (0x1 <<  0) // (MC) Remap Command Bit
-// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- 
+// -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register --------
 #define AT91C_MC_UNDADD           (0x1 <<  0) // (MC) Undefined Addess Abort Status
 #define AT91C_MC_MISADD           (0x1 <<  1) // (MC) Misaligned Addess Abort Status
 #define AT91C_MC_MPU              (0x1 <<  2) // (MC) Memory protection Unit Abort Status
@@ -70,7 +70,7 @@
 #define AT91C_MC_MST1             (0x1 << 17) // (MC) Master 1 Abort Source
 #define AT91C_MC_SVMST0           (0x1 << 24) // (MC) Saved Master 0 Abort Source
 #define AT91C_MC_SVMST1           (0x1 << 25) // (MC) Saved Master 1 Abort Source
-// -------- MC_PUIA : (MC Offset: 0x10) MC Protection Unit Area -------- 
+// -------- MC_PUIA : (MC Offset: 0x10) MC Protection Unit Area --------
 #define AT91C_MC_PROT             (0x3 <<  0) // (MC) Protection
 #define 	AT91C_MC_PROT_PNAUNA               (0x0) // (MC) Privilege: No Access, User: No Access
 #define 	AT91C_MC_PROT_PRWUNA               (0x1) // (MC) Privilege: Read/Write, User: No Access
@@ -94,8 +94,8 @@
 #define 	AT91C_MC_SIZE_16MB                 (0xE <<  4) // (MC) Area size 16MByte
 #define 	AT91C_MC_SIZE_64MB                 (0xF <<  4) // (MC) Area size 64MByte
 #define AT91C_MC_BA               (0x3FFFF << 10) // (MC) Internal Area Base Address
-// -------- MC_PUP : (MC Offset: 0x50) MC Protection Unit Peripheral -------- 
-// -------- MC_PUER : (MC Offset: 0x54) MC Protection Unit Area -------- 
+// -------- MC_PUP : (MC Offset: 0x50) MC Protection Unit Peripheral --------
+// -------- MC_PUER : (MC Offset: 0x54) MC Protection Unit Area --------
 #define AT91C_MC_PUEB             (0x1 <<  0) // (MC) Protection Unit enable Bit
 
 // *****************************************************************************
@@ -114,7 +114,7 @@
 #define RTC_IDR         (36) // Interrupt Disable Register
 #define RTC_IMR         (40) // Interrupt Mask Register
 #define RTC_VER         (44) // Valid Entry Register
-// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register -------- 
+// -------- RTC_CR : (RTC Offset: 0x0) RTC Control Register --------
 #define AT91C_RTC_UPDTIM          (0x1 <<  0) // (RTC) Update Request Time Register
 #define AT91C_RTC_UPDCAL          (0x1 <<  1) // (RTC) Update Request Calendar Register
 #define AT91C_RTC_TIMEVSEL        (0x3 <<  8) // (RTC) Time Event Selection
@@ -126,37 +126,37 @@
 #define 	AT91C_RTC_CALEVSEL_WEEK                 (0x0 << 16) // (RTC) Week change (every Monday at time 00:00:00).
 #define 	AT91C_RTC_CALEVSEL_MONTH                (0x1 << 16) // (RTC) Month change (every 01 of each month at time 00:00:00).
 #define 	AT91C_RTC_CALEVSEL_YEAR                 (0x2 << 16) // (RTC) Year change (every January 1 at time 00:00:00).
-// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register -------- 
+// -------- RTC_MR : (RTC Offset: 0x4) RTC Mode Register --------
 #define AT91C_RTC_HRMOD           (0x1 <<  0) // (RTC) 12-24 hour Mode
-// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register -------- 
+// -------- RTC_TIMR : (RTC Offset: 0x8) RTC Time Register --------
 #define AT91C_RTC_SEC             (0x7F <<  0) // (RTC) Current Second
 #define AT91C_RTC_MIN             (0x7F <<  8) // (RTC) Current Minute
 #define AT91C_RTC_HOUR            (0x1F << 16) // (RTC) Current Hour
 #define AT91C_RTC_AMPM            (0x1 << 22) // (RTC) Ante Meridiem, Post Meridiem Indicator
-// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register -------- 
+// -------- RTC_CALR : (RTC Offset: 0xc) RTC Calendar Register --------
 #define AT91C_RTC_CENT            (0x3F <<  0) // (RTC) Current Century
 #define AT91C_RTC_YEAR            (0xFF <<  8) // (RTC) Current Year
 #define AT91C_RTC_MONTH           (0x1F << 16) // (RTC) Current Month
 #define AT91C_RTC_DAY             (0x7 << 21) // (RTC) Current Day
 #define AT91C_RTC_DATE            (0x3F << 24) // (RTC) Current Date
-// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register -------- 
+// -------- RTC_TIMALR : (RTC Offset: 0x10) RTC Time Alarm Register --------
 #define AT91C_RTC_SECEN           (0x1 <<  7) // (RTC) Second Alarm Enable
 #define AT91C_RTC_MINEN           (0x1 << 15) // (RTC) Minute Alarm
 #define AT91C_RTC_HOUREN          (0x1 << 23) // (RTC) Current Hour
-// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register -------- 
+// -------- RTC_CALALR : (RTC Offset: 0x14) RTC Calendar Alarm Register --------
 #define AT91C_RTC_MONTHEN         (0x1 << 23) // (RTC) Month Alarm Enable
 #define AT91C_RTC_DATEEN          (0x1 << 31) // (RTC) Date Alarm Enable
-// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register -------- 
+// -------- RTC_SR : (RTC Offset: 0x18) RTC Status Register --------
 #define AT91C_RTC_ACKUPD          (0x1 <<  0) // (RTC) Acknowledge for Update
 #define AT91C_RTC_ALARM           (0x1 <<  1) // (RTC) Alarm Flag
 #define AT91C_RTC_SECEV           (0x1 <<  2) // (RTC) Second Event
 #define AT91C_RTC_TIMEV           (0x1 <<  3) // (RTC) Time Event
 #define AT91C_RTC_CALEV           (0x1 <<  4) // (RTC) Calendar event
-// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register -------- 
-// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register -------- 
-// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register -------- 
-// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register -------- 
-// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register -------- 
+// -------- RTC_SCCR : (RTC Offset: 0x1c) RTC Status Clear Command Register --------
+// -------- RTC_IER : (RTC Offset: 0x20) RTC Interrupt Enable Register --------
+// -------- RTC_IDR : (RTC Offset: 0x24) RTC Interrupt Disable Register --------
+// -------- RTC_IMR : (RTC Offset: 0x28) RTC Interrupt Mask Register --------
+// -------- RTC_VER : (RTC Offset: 0x2c) RTC Valid Entry Register --------
 #define AT91C_RTC_NVTIM           (0x1 <<  0) // (RTC) Non valid Time
 #define AT91C_RTC_NVCAL           (0x1 <<  1) // (RTC) Non valid Calendar
 #define AT91C_RTC_NVTIMALR        (0x1 <<  2) // (RTC) Non valid time Alarm
@@ -176,27 +176,27 @@
 #define ST_IMR          (28) // Interrupt Mask Register
 #define ST_RTAR         (32) // Real-time Alarm Register
 #define ST_CRTR         (36) // Current Real-time Register
-// -------- ST_CR : (ST Offset: 0x0) System Timer Control Register -------- 
+// -------- ST_CR : (ST Offset: 0x0) System Timer Control Register --------
 #define AT91C_ST_WDRST            (0x1 <<  0) // (ST) Watchdog Timer Restart
-// -------- ST_PIMR : (ST Offset: 0x4) System Timer Period Interval Mode Register -------- 
+// -------- ST_PIMR : (ST Offset: 0x4) System Timer Period Interval Mode Register --------
 #define AT91C_ST_PIV              (0xFFFF <<  0) // (ST) Watchdog Timer Restart
-// -------- ST_WDMR : (ST Offset: 0x8) System Timer Watchdog Mode Register -------- 
+// -------- ST_WDMR : (ST Offset: 0x8) System Timer Watchdog Mode Register --------
 #define AT91C_ST_WDV              (0xFFFF <<  0) // (ST) Watchdog Timer Restart
 #define AT91C_ST_RSTEN            (0x1 << 16) // (ST) Reset Enable
 #define AT91C_ST_EXTEN            (0x1 << 17) // (ST) External Signal Assertion Enable
-// -------- ST_RTMR : (ST Offset: 0xc) System Timer Real-time Mode Register -------- 
+// -------- ST_RTMR : (ST Offset: 0xc) System Timer Real-time Mode Register --------
 #define AT91C_ST_RTPRES           (0xFFFF <<  0) // (ST) Real-time Timer Prescaler Value
-// -------- ST_SR : (ST Offset: 0x10) System Timer Status Register -------- 
+// -------- ST_SR : (ST Offset: 0x10) System Timer Status Register --------
 #define AT91C_ST_PITS             (0x1 <<  0) // (ST) Period Interval Timer Interrupt
 #define AT91C_ST_WDOVF            (0x1 <<  1) // (ST) Watchdog Overflow
 #define AT91C_ST_RTTINC           (0x1 <<  2) // (ST) Real-time Timer Increment
 #define AT91C_ST_ALMS             (0x1 <<  3) // (ST) Alarm Status
-// -------- ST_IER : (ST Offset: 0x14) System Timer Interrupt Enable Register -------- 
-// -------- ST_IDR : (ST Offset: 0x18) System Timer Interrupt Disable Register -------- 
-// -------- ST_IMR : (ST Offset: 0x1c) System Timer Interrupt Mask Register -------- 
-// -------- ST_RTAR : (ST Offset: 0x20) System Timer Real-time Alarm Register -------- 
+// -------- ST_IER : (ST Offset: 0x14) System Timer Interrupt Enable Register --------
+// -------- ST_IDR : (ST Offset: 0x18) System Timer Interrupt Disable Register --------
+// -------- ST_IMR : (ST Offset: 0x1c) System Timer Interrupt Mask Register --------
+// -------- ST_RTAR : (ST Offset: 0x20) System Timer Real-time Alarm Register --------
 #define AT91C_ST_ALMV             (0xFFFFF <<  0) // (ST) Alarm Value Value
-// -------- ST_CRTR : (ST Offset: 0x24) System Timer Current Real-time Register -------- 
+// -------- ST_CRTR : (ST Offset: 0x24) System Timer Current Real-time Register --------
 #define AT91C_ST_CRTV             (0xFFFFF <<  0) // (ST) Current Real-time Value
 
 // *****************************************************************************
@@ -215,7 +215,7 @@
 #define PMC_IDR         (100) // Interrupt Disable Register
 #define PMC_SR          (104) // Status Register
 #define PMC_IMR         (108) // Interrupt Mask Register
-// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- 
+// -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register --------
 #define AT91C_PMC_PCK             (0x1 <<  0) // (PMC) Processor Clock
 #define AT91C_PMC_UDP             (0x1 <<  1) // (PMC) USB Device Port Clock
 #define AT91C_PMC_MCKUDP          (0x1 <<  2) // (PMC) USB Device Port Master Clock Automatic Disable on Suspend
@@ -228,9 +228,9 @@
 #define AT91C_PMC_PCK5            (0x1 << 13) // (PMC) Programmable Clock Output
 #define AT91C_PMC_PCK6            (0x1 << 14) // (PMC) Programmable Clock Output
 #define AT91C_PMC_PCK7            (0x1 << 15) // (PMC) Programmable Clock Output
-// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- 
-// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- 
-// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- 
+// -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register --------
+// -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register --------
+// -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register --------
 #define AT91C_PMC_CSS             (0x3 <<  0) // (PMC) Programmable Clock Selection
 #define 	AT91C_PMC_CSS_SLOW_CLK             (0x0) // (PMC) Slow Clock is selected
 #define 	AT91C_PMC_CSS_MAIN_CLK             (0x1) // (PMC) Main Clock is selected
@@ -249,8 +249,8 @@
 #define 	AT91C_PMC_MDIV_2                    (0x1 <<  8) // (PMC) The processor clock is twice as fast as the master clock
 #define 	AT91C_PMC_MDIV_3                    (0x2 <<  8) // (PMC) The processor clock is three times faster than the master clock
 #define 	AT91C_PMC_MDIV_4                    (0x3 <<  8) // (PMC) The processor clock is four times faster than the master clock
-// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- 
-// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- 
+// -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register --------
+// -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register --------
 #define AT91C_PMC_MOSCS           (0x1 <<  0) // (PMC) MOSC Status/Enable/Disable/Mask
 #define AT91C_PMC_LOCKA           (0x1 <<  1) // (PMC) PLL A Status/Enable/Disable/Mask
 #define AT91C_PMC_LOCKB           (0x1 <<  2) // (PMC) PLL B Status/Enable/Disable/Mask
@@ -263,9 +263,9 @@
 #define AT91C_PMC_PCK5RDY         (0x1 << 13) // (PMC) PCK5_RDY Status/Enable/Disable/Mask
 #define AT91C_PMC_PCK6RDY         (0x1 << 14) // (PMC) PCK6_RDY Status/Enable/Disable/Mask
 #define AT91C_PMC_PCK7RDY         (0x1 << 15) // (PMC) PCK7_RDY Status/Enable/Disable/Mask
-// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- 
-// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- 
-// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- 
+// -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register --------
+// -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register --------
+// -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Clock Generator Controler
@@ -275,14 +275,14 @@
 #define CKGR_MCFR       ( 4) // Main Clock  Frequency Register
 #define CKGR_PLLAR      ( 8) // PLL A Register
 #define CKGR_PLLBR      (12) // PLL B Register
-// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- 
+// -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register --------
 #define AT91C_CKGR_MOSCEN         (0x1 <<  0) // (CKGR) Main Oscillator Enable
 #define AT91C_CKGR_OSCTEST        (0x1 <<  1) // (CKGR) Oscillator Test
 #define AT91C_CKGR_OSCOUNT        (0xFF <<  8) // (CKGR) Main Oscillator Start-up Time
-// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- 
+// -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register --------
 #define AT91C_CKGR_MAINF          (0xFFFF <<  0) // (CKGR) Main Clock Frequency
 #define AT91C_CKGR_MAINRDY        (0x1 << 16) // (CKGR) Main Clock Ready
-// -------- CKGR_PLLAR : (CKGR Offset: 0x8) PLL A Register -------- 
+// -------- CKGR_PLLAR : (CKGR Offset: 0x8) PLL A Register --------
 #define AT91C_CKGR_DIVA           (0xFF <<  0) // (CKGR) Divider Selected
 #define 	AT91C_CKGR_DIVA_0                    (0x0) // (CKGR) Divider output is 0
 #define 	AT91C_CKGR_DIVA_BYPASS               (0x1) // (CKGR) Divider is bypassed
@@ -294,7 +294,7 @@
 #define 	AT91C_CKGR_OUTA_3                    (0x3 << 14) // (CKGR) Please refer to the PLLA datasheet
 #define AT91C_CKGR_MULA           (0x7FF << 16) // (CKGR) PLL A Multiplier
 #define AT91C_CKGR_SRCA           (0x1 << 29) // (CKGR) PLL A Source
-// -------- CKGR_PLLBR : (CKGR Offset: 0xc) PLL B Register -------- 
+// -------- CKGR_PLLBR : (CKGR Offset: 0xc) PLL B Register --------
 #define AT91C_CKGR_DIVB           (0xFF <<  0) // (CKGR) Divider Selected
 #define 	AT91C_CKGR_DIVB_0                    (0x0) // (CKGR) Divider output is 0
 #define 	AT91C_CKGR_DIVB_BYPASS               (0x1) // (CKGR) Divider is bypassed
@@ -368,14 +368,14 @@
 #define DBGU_TNCR       (284) // Transmit Next Counter Register
 #define DBGU_PTCR       (288) // PDC Transfer Control Register
 #define DBGU_PTSR       (292) // PDC Transfer Status Register
-// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- 
+// -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register --------
 #define AT91C_US_RSTRX            (0x1 <<  2) // (DBGU) Reset Receiver
 #define AT91C_US_RSTTX            (0x1 <<  3) // (DBGU) Reset Transmitter
 #define AT91C_US_RXEN             (0x1 <<  4) // (DBGU) Receiver Enable
 #define AT91C_US_RXDIS            (0x1 <<  5) // (DBGU) Receiver Disable
 #define AT91C_US_TXEN             (0x1 <<  6) // (DBGU) Transmitter Enable
 #define AT91C_US_TXDIS            (0x1 <<  7) // (DBGU) Transmitter Disable
-// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- 
+// -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register --------
 #define AT91C_US_PAR              (0x7 <<  9) // (DBGU) Parity type
 #define 	AT91C_US_PAR_EVEN                 (0x0 <<  9) // (DBGU) Even Parity
 #define 	AT91C_US_PAR_ODD                  (0x1 <<  9) // (DBGU) Odd Parity
@@ -388,7 +388,7 @@
 #define 	AT91C_US_CHMODE_AUTO                 (0x1 << 14) // (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin.
 #define 	AT91C_US_CHMODE_LOCAL                (0x2 << 14) // (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal.
 #define 	AT91C_US_CHMODE_REMOTE               (0x3 << 14) // (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin.
-// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
+// -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register --------
 #define AT91C_US_RXRDY            (0x1 <<  0) // (DBGU) RXRDY Interrupt
 #define AT91C_US_TXRDY            (0x1 <<  1) // (DBGU) TXRDY Interrupt
 #define AT91C_US_ENDRX            (0x1 <<  3) // (DBGU) End of Receive Transfer Interrupt
@@ -401,10 +401,10 @@
 #define AT91C_US_RXBUFF           (0x1 << 12) // (DBGU) RXBUFF Interrupt
 #define AT91C_US_COMM_TX          (0x1 << 30) // (DBGU) COMM_TX Interrupt
 #define AT91C_US_COMM_RX          (0x1 << 31) // (DBGU) COMM_RX Interrupt
-// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
-// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
-// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- 
-// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- 
+// -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register --------
+// -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register --------
+// -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register --------
+// -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register --------
 #define AT91C_US_FORCE_NTRST      (0x1 <<  0) // (DBGU) Force NTRST in JTAG
 
 // *****************************************************************************
@@ -421,12 +421,12 @@
 #define PDC_TNCR        (28) // Transmit Next Counter Register
 #define PDC_PTCR        (32) // PDC Transfer Control Register
 #define PDC_PTSR        (36) // PDC Transfer Status Register
-// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- 
+// -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register --------
 #define AT91C_PDC_RXTEN           (0x1 <<  0) // (PDC) Receiver Transfer Enable
 #define AT91C_PDC_RXTDIS          (0x1 <<  1) // (PDC) Receiver Transfer Disable
 #define AT91C_PDC_TXTEN           (0x1 <<  8) // (PDC) Transmitter Transfer Enable
 #define AT91C_PDC_TXTDIS          (0x1 <<  9) // (PDC) Transmitter Transfer Disable
-// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- 
+// -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller
@@ -450,7 +450,7 @@
 #define AIC_FFER        (320) // Fast Forcing Enable Register
 #define AIC_FFDR        (324) // Fast Forcing Disable Register
 #define AIC_FFSR        (328) // Fast Forcing Status Register
-// -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- 
+// -------- AIC_SMR : (AIC Offset: 0x0) Control Register --------
 #define AT91C_AIC_PRIOR           (0x7 <<  0) // (AIC) Priority Level
 #define 	AT91C_AIC_PRIOR_LOWEST               (0x0) // (AIC) Lowest priority level
 #define 	AT91C_AIC_PRIOR_HIGHEST              (0x7) // (AIC) Highest priority level
@@ -459,10 +459,10 @@
 #define 	AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED   (0x1 <<  5) // (AIC) Internal Sources Code Label Edge triggered
 #define 	AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL       (0x2 <<  5) // (AIC) External Sources Code Label High-level Sensitive
 #define 	AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE    (0x3 <<  5) // (AIC) External Sources Code Label Positive Edge triggered
-// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- 
+// -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register --------
 #define AT91C_AIC_NFIQ            (0x1 <<  0) // (AIC) NFIQ Status
 #define AT91C_AIC_NIRQ            (0x1 <<  1) // (AIC) NIRQ Status
-// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- 
+// -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) --------
 #define AT91C_AIC_DCR_PROT        (0x1 <<  0) // (AIC) Protection Mode
 #define AT91C_AIC_DCR_GMSK        (0x1 <<  1) // (AIC) General Mask
 
@@ -489,11 +489,11 @@
 #define SPI_TNCR        (284) // Transmit Next Counter Register
 #define SPI_PTCR        (288) // PDC Transfer Control Register
 #define SPI_PTSR        (292) // PDC Transfer Status Register
-// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- 
+// -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register --------
 #define AT91C_SPI_SPIEN           (0x1 <<  0) // (SPI) SPI Enable
 #define AT91C_SPI_SPIDIS          (0x1 <<  1) // (SPI) SPI Disable
 #define AT91C_SPI_SWRST           (0x1 <<  7) // (SPI) SPI Software reset
-// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- 
+// -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register --------
 #define AT91C_SPI_MSTR            (0x1 <<  0) // (SPI) Master/Slave Mode
 #define AT91C_SPI_PS              (0x1 <<  1) // (SPI) Peripheral Select
 #define 	AT91C_SPI_PS_FIXED                (0x0 <<  1) // (SPI) Fixed Peripheral Select
@@ -504,13 +504,13 @@
 #define AT91C_SPI_LLB             (0x1 <<  7) // (SPI) Clock Selection
 #define AT91C_SPI_PCS             (0xF << 16) // (SPI) Peripheral Chip Select
 #define AT91C_SPI_DLYBCS          (0xFF << 24) // (SPI) Delay Between Chip Selects
-// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- 
+// -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register --------
 #define AT91C_SPI_RD              (0xFFFF <<  0) // (SPI) Receive Data
 #define AT91C_SPI_RPCS            (0xF << 16) // (SPI) Peripheral Chip Select Status
-// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- 
+// -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register --------
 #define AT91C_SPI_TD              (0xFFFF <<  0) // (SPI) Transmit Data
 #define AT91C_SPI_TPCS            (0xF << 16) // (SPI) Peripheral Chip Select Status
-// -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- 
+// -------- SPI_SR : (SPI Offset: 0x10) Status Register --------
 #define AT91C_SPI_RDRF            (0x1 <<  0) // (SPI) Receive Data Register Full
 #define AT91C_SPI_TDRE            (0x1 <<  1) // (SPI) Transmit Data Register Empty
 #define AT91C_SPI_MODF            (0x1 <<  2) // (SPI) Mode Fault Error
@@ -520,10 +520,10 @@
 #define AT91C_SPI_RXBUFF          (0x1 <<  6) // (SPI) RXBUFF Interrupt
 #define AT91C_SPI_TXBUFE          (0x1 <<  7) // (SPI) TXBUFE Interrupt
 #define AT91C_SPI_SPIENS          (0x1 << 16) // (SPI) Enable Status
-// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- 
-// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- 
-// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- 
-// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- 
+// -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register --------
+// -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register --------
+// -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register --------
+// -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register --------
 #define AT91C_SPI_CPOL            (0x1 <<  0) // (SPI) Clock Polarity
 #define AT91C_SPI_NCPHA           (0x1 <<  1) // (SPI) Clock Phase
 #define AT91C_SPI_BITS            (0xF <<  4) // (SPI) Bits Per Transfer
@@ -570,13 +570,13 @@
 #define SSC_TNCR        (284) // Transmit Next Counter Register
 #define SSC_PTCR        (288) // PDC Transfer Control Register
 #define SSC_PTSR        (292) // PDC Transfer Status Register
-// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- 
+// -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register --------
 #define AT91C_SSC_RXEN            (0x1 <<  0) // (SSC) Receive Enable
 #define AT91C_SSC_RXDIS           (0x1 <<  1) // (SSC) Receive Disable
 #define AT91C_SSC_TXEN            (0x1 <<  8) // (SSC) Transmit Enable
 #define AT91C_SSC_TXDIS           (0x1 <<  9) // (SSC) Transmit Disable
 #define AT91C_SSC_SWRST           (0x1 << 15) // (SSC) Software Reset
-// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- 
+// -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register --------
 #define AT91C_SSC_CKS             (0x3 <<  0) // (SSC) Receive/Transmit Clock Selection
 #define 	AT91C_SSC_CKS_DIV                  (0x0) // (SSC) Divided Clock
 #define 	AT91C_SSC_CKS_TK                   (0x1) // (SSC) TK Clock signal
@@ -604,7 +604,7 @@
 #define AT91C_SSC_STTOUT          (0x1 << 15) // (SSC) Receive/Transmit Start Output Selection
 #define AT91C_SSC_STTDLY          (0xFF << 16) // (SSC) Receive/Transmit Start Delay
 #define AT91C_SSC_PERIOD          (0xFF << 24) // (SSC) Receive/Transmit Period Divider Selection
-// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- 
+// -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register --------
 #define AT91C_SSC_DATLEN          (0x1F <<  0) // (SSC) Data Length
 #define AT91C_SSC_LOOP            (0x1 <<  5) // (SSC) Loop Mode
 #define AT91C_SSC_MSBF            (0x1 <<  7) // (SSC) Most Significant Bit First
@@ -618,11 +618,11 @@
 #define 	AT91C_SSC_FSOS_HIGH                 (0x4 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer
 #define 	AT91C_SSC_FSOS_TOGGLE               (0x5 << 20) // (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer
 #define AT91C_SSC_FSEDGE          (0x1 << 24) // (SSC) Frame Sync Edge Detection
-// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- 
-// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- 
+// -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register --------
+// -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register --------
 #define AT91C_SSC_DATDEF          (0x1 <<  5) // (SSC) Data Default Value
 #define AT91C_SSC_FSDEN           (0x1 << 23) // (SSC) Frame Sync Data Enable
-// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- 
+// -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register --------
 #define AT91C_SSC_TXRDY           (0x1 <<  0) // (SSC) Transmit Ready
 #define AT91C_SSC_TXEMPTY         (0x1 <<  1) // (SSC) Transmit Empty
 #define AT91C_SSC_ENDTX           (0x1 <<  2) // (SSC) End Of Transmission
@@ -637,9 +637,9 @@
 #define AT91C_SSC_RXSYN           (0x1 << 11) // (SSC) Receive Sync
 #define AT91C_SSC_TXENA           (0x1 << 16) // (SSC) Transmit Enable
 #define AT91C_SSC_RXENA           (0x1 << 17) // (SSC) Receive Enable
-// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- 
-// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- 
-// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- 
+// -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register --------
+// -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register --------
+// -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Usart
@@ -670,7 +670,7 @@
 #define US_TNCR         (284) // Transmit Next Counter Register
 #define US_PTCR         (288) // PDC Transfer Control Register
 #define US_PTSR         (292) // PDC Transfer Status Register
-// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- 
+// -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register --------
 #define AT91C_US_RSTSTA           (0x1 <<  8) // (USART) Reset Status Bits
 #define AT91C_US_STTBRK           (0x1 <<  9) // (USART) Start Break
 #define AT91C_US_STPBRK           (0x1 << 10) // (USART) Stop Break
@@ -683,7 +683,7 @@
 #define AT91C_US_DTRDIS           (0x1 << 17) // (USART) Data Terminal ready Disable
 #define AT91C_US_RTSEN            (0x1 << 18) // (USART) Request to Send enable
 #define AT91C_US_RTSDIS           (0x1 << 19) // (USART) Request to Send Disable
-// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- 
+// -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register --------
 #define AT91C_US_USMODE           (0xF <<  0) // (USART) Usart mode
 #define 	AT91C_US_USMODE_NORMAL               (0x0) // (USART) Normal
 #define 	AT91C_US_USMODE_RS485                (0x1) // (USART) RS485
@@ -716,7 +716,7 @@
 #define AT91C_US_DSNACK           (0x1 << 21) // (USART) Disable Successive NACK
 #define AT91C_US_MAX_ITER         (0x1 << 24) // (USART) Number of Repetitions
 #define AT91C_US_FILTER           (0x1 << 28) // (USART) Receive Line Filter
-// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- 
+// -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register --------
 #define AT91C_US_RXBRK            (0x1 <<  2) // (USART) Break Received/End of Break
 #define AT91C_US_TIMEOUT          (0x1 <<  8) // (USART) Receiver Time-out
 #define AT91C_US_ITERATION        (0x1 << 10) // (USART) Max number of Repetitions Reached
@@ -725,9 +725,9 @@
 #define AT91C_US_DSRIC            (0x1 << 17) // (USART) Data Set Ready Input Change Flag
 #define AT91C_US_DCDIC            (0x1 << 18) // (USART) Data Carrier Flag
 #define AT91C_US_CTSIC            (0x1 << 19) // (USART) Clear To Send Input Change Flag
-// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- 
-// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- 
-// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- 
+// -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register --------
+// -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register --------
+// -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register --------
 #define AT91C_US_RI               (0x1 << 20) // (USART) Image of RI Input
 #define AT91C_US_DSR              (0x1 << 21) // (USART) Image of DSR Input
 #define AT91C_US_DCD              (0x1 << 22) // (USART) Image of DCD Input
@@ -748,7 +748,7 @@
 #define TWI_IMR         (44) // Interrupt Mask Register
 #define TWI_RHR         (48) // Receive Holding Register
 #define TWI_THR         (52) // Transmit Holding Register
-// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- 
+// -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register --------
 #define AT91C_TWI_START           (0x1 <<  0) // (TWI) Send a START Condition
 #define AT91C_TWI_STOP            (0x1 <<  1) // (TWI) Send a STOP Condition
 #define AT91C_TWI_MSEN            (0x1 <<  2) // (TWI) TWI Master Transfer Enabled
@@ -756,7 +756,7 @@
 #define AT91C_TWI_SVEN            (0x1 <<  4) // (TWI) TWI Slave Transfer Enabled
 #define AT91C_TWI_SVDIS           (0x1 <<  5) // (TWI) TWI Slave Transfer Disabled
 #define AT91C_TWI_SWRST           (0x1 <<  7) // (TWI) Software Reset
-// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- 
+// -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register --------
 #define AT91C_TWI_IADRSZ          (0x3 <<  8) // (TWI) Internal Device Address Size
 #define 	AT91C_TWI_IADRSZ_NO                   (0x0 <<  8) // (TWI) No internal device address
 #define 	AT91C_TWI_IADRSZ_1_BYTE               (0x1 <<  8) // (TWI) One-byte internal device address
@@ -764,13 +764,13 @@
 #define 	AT91C_TWI_IADRSZ_3_BYTE               (0x3 <<  8) // (TWI) Three-byte internal device address
 #define AT91C_TWI_MREAD           (0x1 << 12) // (TWI) Master Read Direction
 #define AT91C_TWI_DADR            (0x7F << 16) // (TWI) Device Address
-// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- 
+// -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register --------
 #define AT91C_TWI_SADR            (0x7F << 16) // (TWI) Slave Device Address
-// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- 
+// -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register --------
 #define AT91C_TWI_CLDIV           (0xFF <<  0) // (TWI) Clock Low Divider
 #define AT91C_TWI_CHDIV           (0xFF <<  8) // (TWI) Clock High Divider
 #define AT91C_TWI_CKDIV           (0x7 << 16) // (TWI) Clock Divider
-// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- 
+// -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register --------
 #define AT91C_TWI_TXCOMP          (0x1 <<  0) // (TWI) Transmission Completed
 #define AT91C_TWI_RXRDY           (0x1 <<  1) // (TWI) Receive holding register ReaDY
 #define AT91C_TWI_TXRDY           (0x1 <<  2) // (TWI) Transmit holding register ReaDY
@@ -781,9 +781,9 @@
 #define AT91C_TWI_UNRE            (0x1 <<  7) // (TWI) Underrun Error
 #define AT91C_TWI_NACK            (0x1 <<  8) // (TWI) Not Acknowledged
 #define AT91C_TWI_ARBLST          (0x1 <<  9) // (TWI) Arbitration Lost
-// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- 
-// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- 
-// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- 
+// -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register --------
+// -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register --------
+// -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Multimedia Card Interface
@@ -812,18 +812,18 @@
 #define MCI_TNCR        (284) // Transmit Next Counter Register
 #define MCI_PTCR        (288) // PDC Transfer Control Register
 #define MCI_PTSR        (292) // PDC Transfer Status Register
-// -------- MCI_CR : (MCI Offset: 0x0) MCI Control Register -------- 
+// -------- MCI_CR : (MCI Offset: 0x0) MCI Control Register --------
 #define AT91C_MCI_MCIEN           (0x1 <<  0) // (MCI) Multimedia Interface Enable
 #define AT91C_MCI_MCIDIS          (0x1 <<  1) // (MCI) Multimedia Interface Disable
 #define AT91C_MCI_PWSEN           (0x1 <<  2) // (MCI) Power Save Mode Enable
 #define AT91C_MCI_PWSDIS          (0x1 <<  3) // (MCI) Power Save Mode Disable
-// -------- MCI_MR : (MCI Offset: 0x4) MCI Mode Register -------- 
+// -------- MCI_MR : (MCI Offset: 0x4) MCI Mode Register --------
 #define AT91C_MCI_CLKDIV          (0x1 <<  0) // (MCI) Clock Divider
 #define AT91C_MCI_PWSDIV          (0x1 <<  8) // (MCI) Power Saving Divider
 #define AT91C_MCI_PDCPADV         (0x1 << 14) // (MCI) PDC Padding Value
 #define AT91C_MCI_PDCMODE         (0x1 << 15) // (MCI) PDC Oriented Mode
 #define AT91C_MCI_BLKLEN          (0x1 << 18) // (MCI) Data Block Length
-// -------- MCI_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register -------- 
+// -------- MCI_DTOR : (MCI Offset: 0x8) MCI Data Timeout Register --------
 #define AT91C_MCI_DTOCYC          (0x1 <<  0) // (MCI) Data Timeout Cycle Number
 #define AT91C_MCI_DTOMUL          (0x7 <<  4) // (MCI) Data Timeout Multiplier
 #define 	AT91C_MCI_DTOMUL_1                    (0x0 <<  4) // (MCI) DTOCYC x 1
@@ -834,10 +834,10 @@
 #define 	AT91C_MCI_DTOMUL_4096                 (0x5 <<  4) // (MCI) DTOCYC x 4096
 #define 	AT91C_MCI_DTOMUL_65536                (0x6 <<  4) // (MCI) DTOCYC x 65536
 #define 	AT91C_MCI_DTOMUL_1048576              (0x7 <<  4) // (MCI) DTOCYC x 1048576
-// -------- MCI_SDCR : (MCI Offset: 0xc) MCI SD Card Register -------- 
+// -------- MCI_SDCR : (MCI Offset: 0xc) MCI SD Card Register --------
 #define AT91C_MCI_SCDSEL          (0x1 <<  0) // (MCI) SD Card Selector
 #define AT91C_MCI_SCDBUS          (0x1 <<  7) // (MCI) SD Card Bus Width
-// -------- MCI_CMDR : (MCI Offset: 0x14) MCI Command Register -------- 
+// -------- MCI_CMDR : (MCI Offset: 0x14) MCI Command Register --------
 #define AT91C_MCI_CMDNB           (0x1F <<  0) // (MCI) Command Number
 #define AT91C_MCI_RSPTYP          (0x3 <<  6) // (MCI) Response Type
 #define 	AT91C_MCI_RSPTYP_NO                   (0x0 <<  6) // (MCI) No response
@@ -860,7 +860,7 @@
 #define 	AT91C_MCI_TRTYP_BLOCK                (0x0 << 19) // (MCI) Block Transfer type
 #define 	AT91C_MCI_TRTYP_MULTIPLE             (0x1 << 19) // (MCI) Multiple Block transfer type
 #define 	AT91C_MCI_TRTYP_STREAM               (0x2 << 19) // (MCI) Stream transfer type
-// -------- MCI_SR : (MCI Offset: 0x40) MCI Status Register -------- 
+// -------- MCI_SR : (MCI Offset: 0x40) MCI Status Register --------
 #define AT91C_MCI_CMDRDY          (0x1 <<  0) // (MCI) Command Ready flag
 #define AT91C_MCI_RXRDY           (0x1 <<  1) // (MCI) RX Ready flag
 #define AT91C_MCI_TXRDY           (0x1 <<  2) // (MCI) TX Ready flag
@@ -880,9 +880,9 @@
 #define AT91C_MCI_DTOE            (0x1 << 22) // (MCI) Data timeout Error flag
 #define AT91C_MCI_OVRE            (0x1 << 30) // (MCI) Overrun flag
 #define AT91C_MCI_UNRE            (0x1 << 31) // (MCI) Underrun flag
-// -------- MCI_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register -------- 
-// -------- MCI_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register -------- 
-// -------- MCI_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register -------- 
+// -------- MCI_IER : (MCI Offset: 0x44) MCI Interrupt Enable Register --------
+// -------- MCI_IDR : (MCI Offset: 0x48) MCI Interrupt Disable Register --------
+// -------- MCI_IMR : (MCI Offset: 0x4c) MCI Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR USB Device Interface
@@ -899,19 +899,19 @@
 #define UDP_RSTEP       (40) // Reset Endpoint Register
 #define UDP_CSR         (48) // Endpoint Control and Status Register
 #define UDP_FDR         (80) // Endpoint FIFO Data Register
-// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- 
+// -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register --------
 #define AT91C_UDP_FRM_NUM         (0x7FF <<  0) // (UDP) Frame Number as Defined in the Packet Field Formats
 #define AT91C_UDP_FRM_ERR         (0x1 << 16) // (UDP) Frame Error
 #define AT91C_UDP_FRM_OK          (0x1 << 17) // (UDP) Frame OK
-// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- 
+// -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register --------
 #define AT91C_UDP_FADDEN          (0x1 <<  0) // (UDP) Function Address Enable
 #define AT91C_UDP_CONFG           (0x1 <<  1) // (UDP) Configured
 #define AT91C_UDP_RMWUPE          (0x1 <<  2) // (UDP) Remote Wake Up Enable
 #define AT91C_UDP_RSMINPR         (0x1 <<  3) // (UDP) A Resume Has Been Sent to the Host
-// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- 
+// -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register --------
 #define AT91C_UDP_FADD            (0xFF <<  0) // (UDP) Function Address Value
 #define AT91C_UDP_FEN             (0x1 <<  8) // (UDP) Function Enable
-// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- 
+// -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register --------
 #define AT91C_UDP_EPINT0          (0x1 <<  0) // (UDP) Endpoint 0 Interrupt
 #define AT91C_UDP_EPINT1          (0x1 <<  1) // (UDP) Endpoint 0 Interrupt
 #define AT91C_UDP_EPINT2          (0x1 <<  2) // (UDP) Endpoint 2 Interrupt
@@ -925,12 +925,12 @@
 #define AT91C_UDP_EXTRSM          (0x1 << 10) // (UDP) USB External Resume Interrupt
 #define AT91C_UDP_SOFINT          (0x1 << 11) // (UDP) USB Start Of frame Interrupt
 #define AT91C_UDP_WAKEUP          (0x1 << 13) // (UDP) USB Resume Interrupt
-// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- 
-// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- 
-// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- 
+// -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register --------
+// -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register --------
+// -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register --------
 #define AT91C_UDP_ENDBUSRES       (0x1 << 12) // (UDP) USB End Of Bus Reset Interrupt
-// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- 
-// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- 
+// -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register --------
+// -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register --------
 #define AT91C_UDP_EP0             (0x1 <<  0) // (UDP) Reset Endpoint 0
 #define AT91C_UDP_EP1             (0x1 <<  1) // (UDP) Reset Endpoint 1
 #define AT91C_UDP_EP2             (0x1 <<  2) // (UDP) Reset Endpoint 2
@@ -939,7 +939,7 @@
 #define AT91C_UDP_EP5             (0x1 <<  5) // (UDP) Reset Endpoint 5
 #define AT91C_UDP_EP6             (0x1 <<  6) // (UDP) Reset Endpoint 6
 #define AT91C_UDP_EP7             (0x1 <<  7) // (UDP) Reset Endpoint 7
-// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- 
+// -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register --------
 #define AT91C_UDP_TXCOMP          (0x1 <<  0) // (UDP) Generates an IN packet with data previously written in the DPR
 #define AT91C_UDP_RX_DATA_BK0     (0x1 <<  1) // (UDP) Receive Data Bank 0
 #define AT91C_UDP_RXSETUP         (0x1 <<  2) // (UDP) Sends STALL to the Host (Control endpoints)
@@ -974,11 +974,11 @@
 #define TC_IER          (36) // Interrupt Enable Register
 #define TC_IDR          (40) // Interrupt Disable Register
 #define TC_IMR          (44) // Interrupt Mask Register
-// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- 
+// -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register --------
 #define AT91C_TC_CLKEN            (0x1 <<  0) // (TC) Counter Clock Enable Command
 #define AT91C_TC_CLKDIS           (0x1 <<  1) // (TC) Counter Clock Disable Command
 #define AT91C_TC_SWTRG            (0x1 <<  2) // (TC) Software Trigger Command
-// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- 
+// -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode --------
 #define AT91C_TC_CPCSTOP          (0x1 <<  6) // (TC) Counter Clock Stopped with RC Compare
 #define AT91C_TC_CPCDIS           (0x1 <<  7) // (TC) Counter Clock Disable with RC Compare
 #define AT91C_TC_EEVTEDG          (0x3 <<  8) // (TC) External Event Edge Selection
@@ -998,7 +998,7 @@
 #define 	AT91C_TC_WAVESEL_UP_AUTO              (0x2 << 13) // (TC) UP mode with automatic trigger on RC Compare
 #define 	AT91C_TC_WAVESEL_UPDOWN_AUTO          (0x3 << 13) // (TC) UPDOWN mode with automatic trigger on RC Compare
 #define AT91C_TC_CPCTRG           (0x1 << 14) // (TC) RC Compare Trigger Enable
-#define AT91C_TC_WAVE             (0x1 << 15) // (TC) 
+#define AT91C_TC_WAVE             (0x1 << 15) // (TC)
 #define AT91C_TC_ACPA             (0x3 << 16) // (TC) RA Compare Effect on TIOA
 #define 	AT91C_TC_ACPA_NONE                 (0x0 << 16) // (TC) Effect: none
 #define 	AT91C_TC_ACPA_SET                  (0x1 << 16) // (TC) Effect: set
@@ -1039,7 +1039,7 @@
 #define 	AT91C_TC_BSWTRG_SET                  (0x1 << 30) // (TC) Effect: set
 #define 	AT91C_TC_BSWTRG_CLEAR                (0x2 << 30) // (TC) Effect: clear
 #define 	AT91C_TC_BSWTRG_TOGGLE               (0x3 << 30) // (TC) Effect: toggle
-// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- 
+// -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register --------
 #define AT91C_TC_COVFS            (0x1 <<  0) // (TC) Counter Overflow
 #define AT91C_TC_LOVRS            (0x1 <<  1) // (TC) Load Overrun
 #define AT91C_TC_CPAS             (0x1 <<  2) // (TC) RA Compare
@@ -1051,9 +1051,9 @@
 #define AT91C_TC_ETRGS            (0x1 << 16) // (TC) Clock Enabling
 #define AT91C_TC_MTIOA            (0x1 << 17) // (TC) TIOA Mirror
 #define AT91C_TC_MTIOB            (0x1 << 18) // (TC) TIOA Mirror
-// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- 
-// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- 
-// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- 
+// -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register --------
+// -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register --------
+// -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Timer Counter Interface
@@ -1064,9 +1064,9 @@
 #define TCB_TC2         (128) // TC Channel 2
 #define TCB_BCR         (192) // TC Block Control Register
 #define TCB_BMR         (196) // TC Block Mode Register
-// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- 
+// -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register --------
 #define AT91C_TCB_SYNC            (0x1 <<  0) // (TCB) Synchro Command
-// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- 
+// -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register --------
 #define AT91C_TCB_TC0XC0S         (0x1 <<  0) // (TCB) External Clock Signal 0 Selection
 #define 	AT91C_TCB_TC0XC0S_TCLK0                (0x0) // (TCB) TCLK0 connected to XC0
 #define 	AT91C_TCB_TC0XC0S_NONE                 (0x1) // (TCB) None signal connected to XC0
@@ -1154,74 +1154,74 @@
 #define EMAC_SA3H       (172) // Specific Address 3 High, Last 2 bytes
 #define EMAC_SA4L       (176) // Specific Address 4 Low, First 4 bytes
 #define EMAC_SA4H       (180) // Specific Address 4 High, Last 2 bytesr
-// -------- EMAC_CTL : (EMAC Offset: 0x0)  -------- 
+// -------- EMAC_CTL : (EMAC Offset: 0x0)  --------
 #define AT91C_EMAC_LB             (0x1 <<  0) // (EMAC) Loopback. Optional. When set, loopback signal is at high level.
-#define AT91C_EMAC_LBL            (0x1 <<  1) // (EMAC) Loopback local. 
-#define AT91C_EMAC_RE             (0x1 <<  2) // (EMAC) Receive enable. 
-#define AT91C_EMAC_TE             (0x1 <<  3) // (EMAC) Transmit enable. 
-#define AT91C_EMAC_MPE            (0x1 <<  4) // (EMAC) Management port enable. 
-#define AT91C_EMAC_CSR            (0x1 <<  5) // (EMAC) Clear statistics registers. 
-#define AT91C_EMAC_ISR            (0x1 <<  6) // (EMAC) Increment statistics registers. 
-#define AT91C_EMAC_WES            (0x1 <<  7) // (EMAC) Write enable for statistics registers. 
-#define AT91C_EMAC_BP             (0x1 <<  8) // (EMAC) Back pressure. 
-// -------- EMAC_CFG : (EMAC Offset: 0x4) Network Configuration Register -------- 
-#define AT91C_EMAC_SPD            (0x1 <<  0) // (EMAC) Speed. 
-#define AT91C_EMAC_FD             (0x1 <<  1) // (EMAC) Full duplex. 
-#define AT91C_EMAC_BR             (0x1 <<  2) // (EMAC) Bit rate. 
-#define AT91C_EMAC_CAF            (0x1 <<  4) // (EMAC) Copy all frames. 
-#define AT91C_EMAC_NBC            (0x1 <<  5) // (EMAC) No broadcast. 
+#define AT91C_EMAC_LBL            (0x1 <<  1) // (EMAC) Loopback local.
+#define AT91C_EMAC_RE             (0x1 <<  2) // (EMAC) Receive enable.
+#define AT91C_EMAC_TE             (0x1 <<  3) // (EMAC) Transmit enable.
+#define AT91C_EMAC_MPE            (0x1 <<  4) // (EMAC) Management port enable.
+#define AT91C_EMAC_CSR            (0x1 <<  5) // (EMAC) Clear statistics registers.
+#define AT91C_EMAC_ISR            (0x1 <<  6) // (EMAC) Increment statistics registers.
+#define AT91C_EMAC_WES            (0x1 <<  7) // (EMAC) Write enable for statistics registers.
+#define AT91C_EMAC_BP             (0x1 <<  8) // (EMAC) Back pressure.
+// -------- EMAC_CFG : (EMAC Offset: 0x4) Network Configuration Register --------
+#define AT91C_EMAC_SPD            (0x1 <<  0) // (EMAC) Speed.
+#define AT91C_EMAC_FD             (0x1 <<  1) // (EMAC) Full duplex.
+#define AT91C_EMAC_BR             (0x1 <<  2) // (EMAC) Bit rate.
+#define AT91C_EMAC_CAF            (0x1 <<  4) // (EMAC) Copy all frames.
+#define AT91C_EMAC_NBC            (0x1 <<  5) // (EMAC) No broadcast.
 #define AT91C_EMAC_MTI            (0x1 <<  6) // (EMAC) Multicast hash enable
-#define AT91C_EMAC_UNI            (0x1 <<  7) // (EMAC) Unicast hash enable. 
-#define AT91C_EMAC_BIG            (0x1 <<  8) // (EMAC) Receive 1522 bytes. 
-#define AT91C_EMAC_EAE            (0x1 <<  9) // (EMAC) External address match enable. 
-#define AT91C_EMAC_CLK            (0x3 << 10) // (EMAC) 
+#define AT91C_EMAC_UNI            (0x1 <<  7) // (EMAC) Unicast hash enable.
+#define AT91C_EMAC_BIG            (0x1 <<  8) // (EMAC) Receive 1522 bytes.
+#define AT91C_EMAC_EAE            (0x1 <<  9) // (EMAC) External address match enable.
+#define AT91C_EMAC_CLK            (0x3 << 10) // (EMAC)
 #define 	AT91C_EMAC_CLK_HCLK_8               (0x0 << 10) // (EMAC) HCLK divided by 8
 #define 	AT91C_EMAC_CLK_HCLK_16              (0x1 << 10) // (EMAC) HCLK divided by 16
 #define 	AT91C_EMAC_CLK_HCLK_32              (0x2 << 10) // (EMAC) HCLK divided by 32
 #define 	AT91C_EMAC_CLK_HCLK_64              (0x3 << 10) // (EMAC) HCLK divided by 64
-#define AT91C_EMAC_RTY            (0x1 << 12) // (EMAC) 
-#define AT91C_EMAC_RMII           (0x1 << 13) // (EMAC) 
-// -------- EMAC_SR : (EMAC Offset: 0x8) Network Status Register -------- 
-#define AT91C_EMAC_MDIO           (0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_IDLE           (0x1 <<  2) // (EMAC) 
-// -------- EMAC_TCR : (EMAC Offset: 0x10) Transmit Control Register -------- 
-#define AT91C_EMAC_LEN            (0x7FF <<  0) // (EMAC) 
-#define AT91C_EMAC_NCRC           (0x1 << 15) // (EMAC) 
-// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Control Register -------- 
-#define AT91C_EMAC_OVR            (0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_COL            (0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_RLE            (0x1 <<  2) // (EMAC) 
-#define AT91C_EMAC_TXIDLE         (0x1 <<  3) // (EMAC) 
-#define AT91C_EMAC_BNQ            (0x1 <<  4) // (EMAC) 
-#define AT91C_EMAC_COMP           (0x1 <<  5) // (EMAC) 
-#define AT91C_EMAC_UND            (0x1 <<  6) // (EMAC) 
-// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register -------- 
-#define AT91C_EMAC_BNA            (0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_REC            (0x1 <<  1) // (EMAC) 
-// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register -------- 
-#define AT91C_EMAC_DONE           (0x1 <<  0) // (EMAC) 
-#define AT91C_EMAC_RCOM           (0x1 <<  1) // (EMAC) 
-#define AT91C_EMAC_RBNA           (0x1 <<  2) // (EMAC) 
-#define AT91C_EMAC_TOVR           (0x1 <<  3) // (EMAC) 
-#define AT91C_EMAC_TUND           (0x1 <<  4) // (EMAC) 
-#define AT91C_EMAC_RTRY           (0x1 <<  5) // (EMAC) 
-#define AT91C_EMAC_TBRE           (0x1 <<  6) // (EMAC) 
-#define AT91C_EMAC_TCOM           (0x1 <<  7) // (EMAC) 
-#define AT91C_EMAC_TIDLE          (0x1 <<  8) // (EMAC) 
-#define AT91C_EMAC_LINK           (0x1 <<  9) // (EMAC) 
-#define AT91C_EMAC_ROVR           (0x1 << 10) // (EMAC) 
-#define AT91C_EMAC_HRESP          (0x1 << 11) // (EMAC) 
-// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register -------- 
-// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register -------- 
-// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register -------- 
-// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register -------- 
-#define AT91C_EMAC_DATA           (0xFFFF <<  0) // (EMAC) 
-#define AT91C_EMAC_CODE           (0x3 << 16) // (EMAC) 
-#define AT91C_EMAC_REGA           (0x1F << 18) // (EMAC) 
-#define AT91C_EMAC_PHYA           (0x1F << 23) // (EMAC) 
-#define AT91C_EMAC_RW             (0x3 << 28) // (EMAC) 
-#define AT91C_EMAC_HIGH           (0x1 << 30) // (EMAC) 
-#define AT91C_EMAC_LOW            (0x1 << 31) // (EMAC) 
+#define AT91C_EMAC_RTY            (0x1 << 12) // (EMAC)
+#define AT91C_EMAC_RMII           (0x1 << 13) // (EMAC)
+// -------- EMAC_SR : (EMAC Offset: 0x8) Network Status Register --------
+#define AT91C_EMAC_MDIO           (0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_IDLE           (0x1 <<  2) // (EMAC)
+// -------- EMAC_TCR : (EMAC Offset: 0x10) Transmit Control Register --------
+#define AT91C_EMAC_LEN            (0x7FF <<  0) // (EMAC)
+#define AT91C_EMAC_NCRC           (0x1 << 15) // (EMAC)
+// -------- EMAC_TSR : (EMAC Offset: 0x14) Transmit Control Register --------
+#define AT91C_EMAC_OVR            (0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_COL            (0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_RLE            (0x1 <<  2) // (EMAC)
+#define AT91C_EMAC_TXIDLE         (0x1 <<  3) // (EMAC)
+#define AT91C_EMAC_BNQ            (0x1 <<  4) // (EMAC)
+#define AT91C_EMAC_COMP           (0x1 <<  5) // (EMAC)
+#define AT91C_EMAC_UND            (0x1 <<  6) // (EMAC)
+// -------- EMAC_RSR : (EMAC Offset: 0x20) Receive Status Register --------
+#define AT91C_EMAC_BNA            (0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_REC            (0x1 <<  1) // (EMAC)
+// -------- EMAC_ISR : (EMAC Offset: 0x24) Interrupt Status Register --------
+#define AT91C_EMAC_DONE           (0x1 <<  0) // (EMAC)
+#define AT91C_EMAC_RCOM           (0x1 <<  1) // (EMAC)
+#define AT91C_EMAC_RBNA           (0x1 <<  2) // (EMAC)
+#define AT91C_EMAC_TOVR           (0x1 <<  3) // (EMAC)
+#define AT91C_EMAC_TUND           (0x1 <<  4) // (EMAC)
+#define AT91C_EMAC_RTRY           (0x1 <<  5) // (EMAC)
+#define AT91C_EMAC_TBRE           (0x1 <<  6) // (EMAC)
+#define AT91C_EMAC_TCOM           (0x1 <<  7) // (EMAC)
+#define AT91C_EMAC_TIDLE          (0x1 <<  8) // (EMAC)
+#define AT91C_EMAC_LINK           (0x1 <<  9) // (EMAC)
+#define AT91C_EMAC_ROVR           (0x1 << 10) // (EMAC)
+#define AT91C_EMAC_HRESP          (0x1 << 11) // (EMAC)
+// -------- EMAC_IER : (EMAC Offset: 0x28) Interrupt Enable Register --------
+// -------- EMAC_IDR : (EMAC Offset: 0x2c) Interrupt Disable Register --------
+// -------- EMAC_IMR : (EMAC Offset: 0x30) Interrupt Mask Register --------
+// -------- EMAC_MAN : (EMAC Offset: 0x34) PHY Maintenance Register --------
+#define AT91C_EMAC_DATA           (0xFFFF <<  0) // (EMAC)
+#define AT91C_EMAC_CODE           (0x3 << 16) // (EMAC)
+#define AT91C_EMAC_REGA           (0x1F << 18) // (EMAC)
+#define AT91C_EMAC_PHYA           (0x1F << 23) // (EMAC)
+#define AT91C_EMAC_RW             (0x3 << 28) // (EMAC)
+#define AT91C_EMAC_HIGH           (0x1 << 30) // (EMAC)
+#define AT91C_EMAC_LOW            (0x1 << 31) // (EMAC)
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR External Bus Interface
@@ -1229,7 +1229,7 @@
 // *** Register offset in AT91S_EBI structure ***
 #define EBI_CSA         ( 0) // Chip Select Assignment Register
 #define EBI_CFGR        ( 4) // Configuration Register
-// -------- EBI_CSA : (EBI Offset: 0x0) Chip Select Assignment Register -------- 
+// -------- EBI_CSA : (EBI Offset: 0x0) Chip Select Assignment Register --------
 #define AT91C_EBI_CS0A            (0x1 <<  0) // (EBI) Chip Select 0 Assignment
 #define 	AT91C_EBI_CS0A_SMC                  (0x0) // (EBI) Chip Select 0 is assigned to the Static Memory Controller.
 #define 	AT91C_EBI_CS0A_BFC                  (0x1) // (EBI) Chip Select 0 is assigned to the Burst Flash Controller.
@@ -1242,7 +1242,7 @@
 #define AT91C_EBI_CS4A            (0x1 <<  4) // (EBI) Chip Select 4 Assignment
 #define 	AT91C_EBI_CS4A_SMC                  (0x0 <<  4) // (EBI) Chip Select 4 is assigned to the Static Memory Controller and NCS4,NCS5 and NCS6 behave as defined by the SMC2.
 #define 	AT91C_EBI_CS4A_SMC_CompactFlash     (0x1 <<  4) // (EBI) Chip Select 4 is assigned to the Static Memory Controller and the CompactFlash Logic is activated.
-// -------- EBI_CFGR : (EBI Offset: 0x4) Configuration Register -------- 
+// -------- EBI_CFGR : (EBI Offset: 0x4) Configuration Register --------
 #define AT91C_EBI_DBPUC           (0x1 <<  0) // (EBI) Data Bus Pull-Up Configuration
 #define AT91C_EBI_EBSEN           (0x1 <<  1) // (EBI) Bus Sharing Enable
 
@@ -1251,7 +1251,7 @@
 // *****************************************************************************
 // *** Register offset in AT91S_SMC2 structure ***
 #define SMC2_CSR        ( 0) // SMC2 Chip Select Register
-// -------- SMC2_CSR : (SMC2 Offset: 0x0) SMC2 Chip Select Register -------- 
+// -------- SMC2_CSR : (SMC2 Offset: 0x0) SMC2 Chip Select Register --------
 #define AT91C_SMC2_NWS            (0x7F <<  0) // (SMC2) Number of Wait States
 #define AT91C_SMC2_WSEN           (0x1 <<  7) // (SMC2) Wait State Enable
 #define AT91C_SMC2_TDF            (0xF <<  8) // (SMC2) Data Float Time
@@ -1281,7 +1281,7 @@
 #define SDRC_IDR        (24) // SDRAM Controller Interrupt Disable Register
 #define SDRC_IMR        (28) // SDRAM Controller Interrupt Mask Register
 #define SDRC_ISR        (32) // SDRAM Controller Interrupt Mask Register
-// -------- SDRC_MR : (SDRC Offset: 0x0) SDRAM Controller Mode Register -------- 
+// -------- SDRC_MR : (SDRC Offset: 0x0) SDRAM Controller Mode Register --------
 #define AT91C_SDRC_MODE           (0xF <<  0) // (SDRC) Mode
 #define 	AT91C_SDRC_MODE_NORMAL_CMD           (0x0) // (SDRC) Normal Mode
 #define 	AT91C_SDRC_MODE_NOP_CMD              (0x1) // (SDRC) NOP Command
@@ -1291,9 +1291,9 @@
 #define AT91C_SDRC_DBW            (0x1 <<  4) // (SDRC) Data Bus Width
 #define 	AT91C_SDRC_DBW_32_BITS              (0x0 <<  4) // (SDRC) 32 Bits datas bus
 #define 	AT91C_SDRC_DBW_16_BITS              (0x1 <<  4) // (SDRC) 16 Bits datas bus
-// -------- SDRC_TR : (SDRC Offset: 0x4) SDRC Refresh Timer Register -------- 
+// -------- SDRC_TR : (SDRC Offset: 0x4) SDRC Refresh Timer Register --------
 #define AT91C_SDRC_COUNT          (0xFFF <<  0) // (SDRC) Refresh Counter
-// -------- SDRC_CR : (SDRC Offset: 0x8) SDRAM Configuration Register -------- 
+// -------- SDRC_CR : (SDRC Offset: 0x8) SDRAM Configuration Register --------
 #define AT91C_SDRC_NC             (0x3 <<  0) // (SDRC) Number of Column Bits
 #define 	AT91C_SDRC_NC_8                    (0x0) // (SDRC) 8 Bits
 #define 	AT91C_SDRC_NC_9                    (0x1) // (SDRC) 9 Bits
@@ -1314,22 +1314,22 @@
 #define AT91C_SDRC_TRCD           (0xF << 19) // (SDRC) Number of RAS to CAS Delay Cycles
 #define AT91C_SDRC_TRAS           (0xF << 23) // (SDRC) Number of RAS Active Time Cycles
 #define AT91C_SDRC_TXSR           (0xF << 27) // (SDRC) Number of Command Recovery Time Cycles
-// -------- SDRC_SRR : (SDRC Offset: 0xc) SDRAM Controller Self-refresh Register -------- 
+// -------- SDRC_SRR : (SDRC Offset: 0xc) SDRAM Controller Self-refresh Register --------
 #define AT91C_SDRC_SRCB           (0x1 <<  0) // (SDRC) Self-refresh Command Bit
-// -------- SDRC_LPR : (SDRC Offset: 0x10) SDRAM Controller Low-power Register -------- 
+// -------- SDRC_LPR : (SDRC Offset: 0x10) SDRAM Controller Low-power Register --------
 #define AT91C_SDRC_LPCB           (0x1 <<  0) // (SDRC) Low-power Command Bit
-// -------- SDRC_IER : (SDRC Offset: 0x14) SDRAM Controller Interrupt Enable Register -------- 
+// -------- SDRC_IER : (SDRC Offset: 0x14) SDRAM Controller Interrupt Enable Register --------
 #define AT91C_SDRC_RES            (0x1 <<  0) // (SDRC) Refresh Error Status
-// -------- SDRC_IDR : (SDRC Offset: 0x18) SDRAM Controller Interrupt Disable Register -------- 
-// -------- SDRC_IMR : (SDRC Offset: 0x1c) SDRAM Controller Interrupt Mask Register -------- 
-// -------- SDRC_ISR : (SDRC Offset: 0x20) SDRAM Controller Interrupt Status Register -------- 
+// -------- SDRC_IDR : (SDRC Offset: 0x18) SDRAM Controller Interrupt Disable Register --------
+// -------- SDRC_IMR : (SDRC Offset: 0x1c) SDRAM Controller Interrupt Mask Register --------
+// -------- SDRC_ISR : (SDRC Offset: 0x20) SDRAM Controller Interrupt Status Register --------
 
 // *****************************************************************************
 //              SOFTWARE API DEFINITION  FOR Burst Flash Controller Interface
 // *****************************************************************************
 // *** Register offset in AT91S_BFC structure ***
 #define BFC_MR          ( 0) // BFC Mode Register
-// -------- BFC_MR : (BFC Offset: 0x0) BFC Mode Register -------- 
+// -------- BFC_MR : (BFC Offset: 0x0) BFC Mode Register --------
 #define AT91C_BFC_BFCOM           (0x3 <<  0) // (BFC) Burst Flash Controller Operating Mode
 #define 	AT91C_BFC_BFCOM_DISABLED             (0x0) // (BFC) NPCS0 is driven by the SMC or remains high.
 #define 	AT91C_BFC_BFCOM_ASYNC                (0x1) // (BFC) Asynchronous
@@ -1357,15 +1357,15 @@
 // *****************************************************************************
 //               REGISTER ADDRESS DEFINITION FOR AT91RM9200
 // *****************************************************************************
-// ========== Register definition for SYS peripheral ========== 
-// ========== Register definition for MC peripheral ========== 
+// ========== Register definition for SYS peripheral ==========
+// ========== Register definition for MC peripheral ==========
 #define AT91C_MC_PUER             (0xFFFFFF54) // (MC) MC Protection Unit Enable Register
 #define AT91C_MC_ASR              (0xFFFFFF04) // (MC) MC Abort Status Register
 #define AT91C_MC_PUP              (0xFFFFFF50) // (MC) MC Protection Unit Peripherals
 #define AT91C_MC_PUIA             (0xFFFFFF10) // (MC) MC Protection Unit Area
 #define AT91C_MC_AASR             (0xFFFFFF08) // (MC) MC Abort Address Status Register
 #define AT91C_MC_RCR              (0xFFFFFF00) // (MC) MC Remap Control Register
-// ========== Register definition for RTC peripheral ========== 
+// ========== Register definition for RTC peripheral ==========
 #define AT91C_RTC_IMR             (0xFFFFFE28) // (RTC) Interrupt Mask Register
 #define AT91C_RTC_IER             (0xFFFFFE20) // (RTC) Interrupt Enable Register
 #define AT91C_RTC_SR              (0xFFFFFE18) // (RTC) Status Register
@@ -1378,7 +1378,7 @@
 #define AT91C_RTC_CALALR          (0xFFFFFE14) // (RTC) Calendar Alarm Register
 #define AT91C_RTC_CALR            (0xFFFFFE0C) // (RTC) Calendar Register
 #define AT91C_RTC_MR              (0xFFFFFE04) // (RTC) Mode Register
-// ========== Register definition for ST peripheral ========== 
+// ========== Register definition for ST peripheral ==========
 #define AT91C_ST_CRTR             (0xFFFFFD24) // (ST) Current Real-time Register
 #define AT91C_ST_IMR              (0xFFFFFD1C) // (ST) Interrupt Mask Register
 #define AT91C_ST_IER              (0xFFFFFD14) // (ST) Interrupt Enable Register
@@ -1389,7 +1389,7 @@
 #define AT91C_ST_SR               (0xFFFFFD10) // (ST) Status Register
 #define AT91C_ST_WDMR             (0xFFFFFD08) // (ST) Watchdog Mode Register
 #define AT91C_ST_CR               (0xFFFFFD00) // (ST) Control Register
-// ========== Register definition for PMC peripheral ========== 
+// ========== Register definition for PMC peripheral ==========
 #define AT91C_PMC_SCSR            (0xFFFFFC08) // (PMC) System Clock Status Register
 #define AT91C_PMC_SCER            (0xFFFFFC00) // (PMC) System Clock Enable Register
 #define AT91C_PMC_IMR             (0xFFFFFC6C) // (PMC) Interrupt Mask Register
@@ -1402,12 +1402,12 @@
 #define AT91C_PMC_PCER            (0xFFFFFC10) // (PMC) Peripheral Clock Enable Register
 #define AT91C_PMC_PCSR            (0xFFFFFC18) // (PMC) Peripheral Clock Status Register
 #define AT91C_PMC_PCKR            (0xFFFFFC40) // (PMC) Programmable Clock Register
-// ========== Register definition for CKGR peripheral ========== 
+// ========== Register definition for CKGR peripheral ==========
 #define AT91C_CKGR_PLLBR          (0xFFFFFC2C) // (CKGR) PLL B Register
 #define AT91C_CKGR_MCFR           (0xFFFFFC24) // (CKGR) Main Clock  Frequency Register
 #define AT91C_CKGR_PLLAR          (0xFFFFFC28) // (CKGR) PLL A Register
 #define AT91C_CKGR_MOR            (0xFFFFFC20) // (CKGR) Main Oscillator Register
-// ========== Register definition for PIOD peripheral ========== 
+// ========== Register definition for PIOD peripheral ==========
 #define AT91C_PIOD_PDSR           (0xFFFFFA3C) // (PIOD) Pin Data Status Register
 #define AT91C_PIOD_CODR           (0xFFFFFA34) // (PIOD) Clear Output Data Register
 #define AT91C_PIOD_OWER           (0xFFFFFAA0) // (PIOD) Output Write Enable Register
@@ -1437,7 +1437,7 @@
 #define AT91C_PIOD_BSR            (0xFFFFFA74) // (PIOD) Select B Register
 #define AT91C_PIOD_IFDR           (0xFFFFFA24) // (PIOD) Input Filter Disable Register
 #define AT91C_PIOD_IFSR           (0xFFFFFA28) // (PIOD) Input Filter Status Register
-// ========== Register definition for PIOC peripheral ========== 
+// ========== Register definition for PIOC peripheral ==========
 #define AT91C_PIOC_IFDR           (0xFFFFF824) // (PIOC) Input Filter Disable Register
 #define AT91C_PIOC_ODR            (0xFFFFF814) // (PIOC) Output Disable Registerr
 #define AT91C_PIOC_ABSR           (0xFFFFF878) // (PIOC) AB Select Status Register
@@ -1467,7 +1467,7 @@
 #define AT91C_PIOC_PER            (0xFFFFF800) // (PIOC) PIO Enable Register
 #define AT91C_PIOC_BSR            (0xFFFFF874) // (PIOC) Select B Register
 #define AT91C_PIOC_PPUER          (0xFFFFF864) // (PIOC) Pull-up Enable Register
-// ========== Register definition for PIOB peripheral ========== 
+// ========== Register definition for PIOB peripheral ==========
 #define AT91C_PIOB_OWSR           (0xFFFFF6A8) // (PIOB) Output Write Status Register
 #define AT91C_PIOB_PPUSR          (0xFFFFF668) // (PIOB) Pad Pull-up Status Register
 #define AT91C_PIOB_PPUDR          (0xFFFFF660) // (PIOB) Pull-up Disable Register
@@ -1497,7 +1497,7 @@
 #define AT91C_PIOB_ISR            (0xFFFFF64C) // (PIOB) Interrupt Status Register
 #define AT91C_PIOB_IDR            (0xFFFFF644) // (PIOB) Interrupt Disable Register
 #define AT91C_PIOB_PDR            (0xFFFFF604) // (PIOB) PIO Disable Register
-// ========== Register definition for PIOA peripheral ========== 
+// ========== Register definition for PIOA peripheral ==========
 #define AT91C_PIOA_IMR            (0xFFFFF448) // (PIOA) Interrupt Mask Register
 #define AT91C_PIOA_IER            (0xFFFFF440) // (PIOA) Interrupt Enable Register
 #define AT91C_PIOA_OWDR           (0xFFFFF4A4) // (PIOA) Output Write Disable Register
@@ -1527,7 +1527,7 @@
 #define AT91C_PIOA_CODR           (0xFFFFF434) // (PIOA) Clear Output Data Register
 #define AT91C_PIOA_OWSR           (0xFFFFF4A8) // (PIOA) Output Write Status Register
 #define AT91C_PIOA_OWER           (0xFFFFF4A0) // (PIOA) Output Write Enable Register
-// ========== Register definition for DBGU peripheral ========== 
+// ========== Register definition for DBGU peripheral ==========
 #define AT91C_DBGU_C2R            (0xFFFFF244) // (DBGU) Chip ID2 Register
 #define AT91C_DBGU_THR            (0xFFFFF21C) // (DBGU) Transmitter Holding Register
 #define AT91C_DBGU_CSR            (0xFFFFF214) // (DBGU) Channel Status Register
@@ -1540,7 +1540,7 @@
 #define AT91C_DBGU_IMR            (0xFFFFF210) // (DBGU) Interrupt Mask Register
 #define AT91C_DBGU_IER            (0xFFFFF208) // (DBGU) Interrupt Enable Register
 #define AT91C_DBGU_CR             (0xFFFFF200) // (DBGU) Control Register
-// ========== Register definition for PDC_DBGU peripheral ========== 
+// ========== Register definition for PDC_DBGU peripheral ==========
 #define AT91C_DBGU_TNCR           (0xFFFFF31C) // (PDC_DBGU) Transmit Next Counter Register
 #define AT91C_DBGU_RNCR           (0xFFFFF314) // (PDC_DBGU) Receive Next Counter Register
 #define AT91C_DBGU_PTCR           (0xFFFFF320) // (PDC_DBGU) PDC Transfer Control Register
@@ -1551,7 +1551,7 @@
 #define AT91C_DBGU_TPR            (0xFFFFF308) // (PDC_DBGU) Transmit Pointer Register
 #define AT91C_DBGU_RNPR           (0xFFFFF310) // (PDC_DBGU) Receive Next Pointer Register
 #define AT91C_DBGU_TNPR           (0xFFFFF318) // (PDC_DBGU) Transmit Next Pointer Register
-// ========== Register definition for AIC peripheral ========== 
+// ========== Register definition for AIC peripheral ==========
 #define AT91C_AIC_ICCR            (0xFFFFF128) // (AIC) Interrupt Clear Command Register
 #define AT91C_AIC_IECR            (0xFFFFF120) // (AIC) Interrupt Enable Command Register
 #define AT91C_AIC_SMR             (0xFFFFF000) // (AIC) Source Mode Register
@@ -1570,7 +1570,7 @@
 #define AT91C_AIC_IDCR            (0xFFFFF124) // (AIC) Interrupt Disable Command Register
 #define AT91C_AIC_CISR            (0xFFFFF114) // (AIC) Core Interrupt Status Register
 #define AT91C_AIC_IPR             (0xFFFFF10C) // (AIC) Interrupt Pending Register
-// ========== Register definition for PDC_SPI peripheral ========== 
+// ========== Register definition for PDC_SPI peripheral ==========
 #define AT91C_SPI_PTCR            (0xFFFE0120) // (PDC_SPI) PDC Transfer Control Register
 #define AT91C_SPI_TNPR            (0xFFFE0118) // (PDC_SPI) Transmit Next Pointer Register
 #define AT91C_SPI_RNPR            (0xFFFE0110) // (PDC_SPI) Receive Next Pointer Register
@@ -1581,7 +1581,7 @@
 #define AT91C_SPI_RNCR            (0xFFFE0114) // (PDC_SPI) Receive Next Counter Register
 #define AT91C_SPI_TCR             (0xFFFE010C) // (PDC_SPI) Transmit Counter Register
 #define AT91C_SPI_RCR             (0xFFFE0104) // (PDC_SPI) Receive Counter Register
-// ========== Register definition for SPI peripheral ========== 
+// ========== Register definition for SPI peripheral ==========
 #define AT91C_SPI_CSR             (0xFFFE0030) // (SPI) Chip Select Register
 #define AT91C_SPI_IDR             (0xFFFE0018) // (SPI) Interrupt Disable Register
 #define AT91C_SPI_SR              (0xFFFE0010) // (SPI) Status Register
@@ -1591,7 +1591,7 @@
 #define AT91C_SPI_IER             (0xFFFE0014) // (SPI) Interrupt Enable Register
 #define AT91C_SPI_TDR             (0xFFFE000C) // (SPI) Transmit Data Register
 #define AT91C_SPI_MR              (0xFFFE0004) // (SPI) Mode Register
-// ========== Register definition for PDC_SSC2 peripheral ========== 
+// ========== Register definition for PDC_SSC2 peripheral ==========
 #define AT91C_SSC2_PTCR           (0xFFFD8120) // (PDC_SSC2) PDC Transfer Control Register
 #define AT91C_SSC2_TNPR           (0xFFFD8118) // (PDC_SSC2) Transmit Next Pointer Register
 #define AT91C_SSC2_RNPR           (0xFFFD8110) // (PDC_SSC2) Receive Next Pointer Register
@@ -1602,7 +1602,7 @@
 #define AT91C_SSC2_RNCR           (0xFFFD8114) // (PDC_SSC2) Receive Next Counter Register
 #define AT91C_SSC2_TCR            (0xFFFD810C) // (PDC_SSC2) Transmit Counter Register
 #define AT91C_SSC2_RCR            (0xFFFD8104) // (PDC_SSC2) Receive Counter Register
-// ========== Register definition for SSC2 peripheral ========== 
+// ========== Register definition for SSC2 peripheral ==========
 #define AT91C_SSC2_IMR            (0xFFFD804C) // (SSC2) Interrupt Mask Register
 #define AT91C_SSC2_IER            (0xFFFD8044) // (SSC2) Interrupt Enable Register
 #define AT91C_SSC2_RC1R           (0xFFFD803C) // (SSC2) Receive Compare 1 Register
@@ -1619,7 +1619,7 @@
 #define AT91C_SSC2_RC0R           (0xFFFD8038) // (SSC2) Receive Compare 0 Register
 #define AT91C_SSC2_RSHR           (0xFFFD8030) // (SSC2) Receive Sync Holding Register
 #define AT91C_SSC2_RHR            (0xFFFD8020) // (SSC2) Receive Holding Register
-// ========== Register definition for PDC_SSC1 peripheral ========== 
+// ========== Register definition for PDC_SSC1 peripheral ==========
 #define AT91C_SSC1_PTCR           (0xFFFD4120) // (PDC_SSC1) PDC Transfer Control Register
 #define AT91C_SSC1_TNPR           (0xFFFD4118) // (PDC_SSC1) Transmit Next Pointer Register
 #define AT91C_SSC1_RNPR           (0xFFFD4110) // (PDC_SSC1) Receive Next Pointer Register
@@ -1630,7 +1630,7 @@
 #define AT91C_SSC1_RNCR           (0xFFFD4114) // (PDC_SSC1) Receive Next Counter Register
 #define AT91C_SSC1_TCR            (0xFFFD410C) // (PDC_SSC1) Transmit Counter Register
 #define AT91C_SSC1_RCR            (0xFFFD4104) // (PDC_SSC1) Receive Counter Register
-// ========== Register definition for SSC1 peripheral ========== 
+// ========== Register definition for SSC1 peripheral ==========
 #define AT91C_SSC1_RFMR           (0xFFFD4014) // (SSC1) Receive Frame Mode Register
 #define AT91C_SSC1_CMR            (0xFFFD4004) // (SSC1) Clock Mode Register
 #define AT91C_SSC1_IDR            (0xFFFD4048) // (SSC1) Interrupt Disable Register
@@ -1647,7 +1647,7 @@
 #define AT91C_SSC1_TSHR           (0xFFFD4034) // (SSC1) Transmit Sync Holding Register
 #define AT91C_SSC1_THR            (0xFFFD4024) // (SSC1) Transmit Holding Register
 #define AT91C_SSC1_TFMR           (0xFFFD401C) // (SSC1) Transmit Frame Mode Register
-// ========== Register definition for PDC_SSC0 peripheral ========== 
+// ========== Register definition for PDC_SSC0 peripheral ==========
 #define AT91C_SSC0_PTCR           (0xFFFD0120) // (PDC_SSC0) PDC Transfer Control Register
 #define AT91C_SSC0_TNPR           (0xFFFD0118) // (PDC_SSC0) Transmit Next Pointer Register
 #define AT91C_SSC0_RNPR           (0xFFFD0110) // (PDC_SSC0) Receive Next Pointer Register
@@ -1658,7 +1658,7 @@
 #define AT91C_SSC0_RNCR           (0xFFFD0114) // (PDC_SSC0) Receive Next Counter Register
 #define AT91C_SSC0_TCR            (0xFFFD010C) // (PDC_SSC0) Transmit Counter Register
 #define AT91C_SSC0_RCR            (0xFFFD0104) // (PDC_SSC0) Receive Counter Register
-// ========== Register definition for SSC0 peripheral ========== 
+// ========== Register definition for SSC0 peripheral ==========
 #define AT91C_SSC0_IMR            (0xFFFD004C) // (SSC0) Interrupt Mask Register
 #define AT91C_SSC0_IER            (0xFFFD0044) // (SSC0) Interrupt Enable Register
 #define AT91C_SSC0_RC1R           (0xFFFD003C) // (SSC0) Receive Compare 1 Register
@@ -1675,7 +1675,7 @@
 #define AT91C_SSC0_TCMR           (0xFFFD0018) // (SSC0) Transmit Clock Mode Register
 #define AT91C_SSC0_RCMR           (0xFFFD0010) // (SSC0) Receive Clock ModeRegister
 #define AT91C_SSC0_CR             (0xFFFD0000) // (SSC0) Control Register
-// ========== Register definition for PDC_US3 peripheral ========== 
+// ========== Register definition for PDC_US3 peripheral ==========
 #define AT91C_US3_PTSR            (0xFFFCC124) // (PDC_US3) PDC Transfer Status Register
 #define AT91C_US3_TNCR            (0xFFFCC11C) // (PDC_US3) Transmit Next Counter Register
 #define AT91C_US3_RNCR            (0xFFFCC114) // (PDC_US3) Receive Next Counter Register
@@ -1686,7 +1686,7 @@
 #define AT91C_US3_RNPR            (0xFFFCC110) // (PDC_US3) Receive Next Pointer Register
 #define AT91C_US3_TPR             (0xFFFCC108) // (PDC_US3) Transmit Pointer Register
 #define AT91C_US3_RPR             (0xFFFCC100) // (PDC_US3) Receive Pointer Register
-// ========== Register definition for US3 peripheral ========== 
+// ========== Register definition for US3 peripheral ==========
 #define AT91C_US3_IF              (0xFFFCC04C) // (US3) IRDA_FILTER Register
 #define AT91C_US3_NER             (0xFFFCC044) // (US3) Nb Errors Register
 #define AT91C_US3_RTOR            (0xFFFCC024) // (US3) Receiver Time-out Register
@@ -1702,7 +1702,7 @@
 #define AT91C_US3_IMR             (0xFFFCC010) // (US3) Interrupt Mask Register
 #define AT91C_US3_IER             (0xFFFCC008) // (US3) Interrupt Enable Register
 #define AT91C_US3_CR              (0xFFFCC000) // (US3) Control Register
-// ========== Register definition for PDC_US2 peripheral ========== 
+// ========== Register definition for PDC_US2 peripheral ==========
 #define AT91C_US2_PTSR            (0xFFFC8124) // (PDC_US2) PDC Transfer Status Register
 #define AT91C_US2_TNCR            (0xFFFC811C) // (PDC_US2) Transmit Next Counter Register
 #define AT91C_US2_RNCR            (0xFFFC8114) // (PDC_US2) Receive Next Counter Register
@@ -1713,7 +1713,7 @@
 #define AT91C_US2_RPR             (0xFFFC8100) // (PDC_US2) Receive Pointer Register
 #define AT91C_US2_TPR             (0xFFFC8108) // (PDC_US2) Transmit Pointer Register
 #define AT91C_US2_RNPR            (0xFFFC8110) // (PDC_US2) Receive Next Pointer Register
-// ========== Register definition for US2 peripheral ========== 
+// ========== Register definition for US2 peripheral ==========
 #define AT91C_US2_XXR             (0xFFFC8048) // (US2) XON_XOFF Register
 #define AT91C_US2_FIDI            (0xFFFC8040) // (US2) FI_DI_Ratio Register
 #define AT91C_US2_TTGR            (0xFFFC8028) // (US2) Transmitter Time-guard Register
@@ -1729,7 +1729,7 @@
 #define AT91C_US2_CSR             (0xFFFC8014) // (US2) Channel Status Register
 #define AT91C_US2_IDR             (0xFFFC800C) // (US2) Interrupt Disable Register
 #define AT91C_US2_MR              (0xFFFC8004) // (US2) Mode Register
-// ========== Register definition for PDC_US1 peripheral ========== 
+// ========== Register definition for PDC_US1 peripheral ==========
 #define AT91C_US1_PTSR            (0xFFFC4124) // (PDC_US1) PDC Transfer Status Register
 #define AT91C_US1_TNCR            (0xFFFC411C) // (PDC_US1) Transmit Next Counter Register
 #define AT91C_US1_RNCR            (0xFFFC4114) // (PDC_US1) Receive Next Counter Register
@@ -1740,7 +1740,7 @@
 #define AT91C_US1_RNPR            (0xFFFC4110) // (PDC_US1) Receive Next Pointer Register
 #define AT91C_US1_TPR             (0xFFFC4108) // (PDC_US1) Transmit Pointer Register
 #define AT91C_US1_RPR             (0xFFFC4100) // (PDC_US1) Receive Pointer Register
-// ========== Register definition for US1 peripheral ========== 
+// ========== Register definition for US1 peripheral ==========
 #define AT91C_US1_XXR             (0xFFFC4048) // (US1) XON_XOFF Register
 #define AT91C_US1_RHR             (0xFFFC4018) // (US1) Receiver Holding Register
 #define AT91C_US1_IMR             (0xFFFC4010) // (US1) Interrupt Mask Register
@@ -1756,7 +1756,7 @@
 #define AT91C_US1_IF              (0xFFFC404C) // (US1) IRDA_FILTER Register
 #define AT91C_US1_NER             (0xFFFC4044) // (US1) Nb Errors Register
 #define AT91C_US1_MR              (0xFFFC4004) // (US1) Mode Register
-// ========== Register definition for PDC_US0 peripheral ========== 
+// ========== Register definition for PDC_US0 peripheral ==========
 #define AT91C_US0_PTCR            (0xFFFC0120) // (PDC_US0) PDC Transfer Control Register
 #define AT91C_US0_TNPR            (0xFFFC0118) // (PDC_US0) Transmit Next Pointer Register
 #define AT91C_US0_RNPR            (0xFFFC0110) // (PDC_US0) Receive Next Pointer Register
@@ -1767,7 +1767,7 @@
 #define AT91C_US0_RNCR            (0xFFFC0114) // (PDC_US0) Receive Next Counter Register
 #define AT91C_US0_TCR             (0xFFFC010C) // (PDC_US0) Transmit Counter Register
 #define AT91C_US0_RCR             (0xFFFC0104) // (PDC_US0) Receive Counter Register
-// ========== Register definition for US0 peripheral ========== 
+// ========== Register definition for US0 peripheral ==========
 #define AT91C_US0_TTGR            (0xFFFC0028) // (US0) Transmitter Time-guard Register
 #define AT91C_US0_BRGR            (0xFFFC0020) // (US0) Baud Rate Generator Register
 #define AT91C_US0_RHR             (0xFFFC0018) // (US0) Receiver Holding Register
@@ -1783,7 +1783,7 @@
 #define AT91C_US0_IDR             (0xFFFC000C) // (US0) Interrupt Disable Register
 #define AT91C_US0_CSR             (0xFFFC0014) // (US0) Channel Status Register
 #define AT91C_US0_THR             (0xFFFC001C) // (US0) Transmitter Holding Register
-// ========== Register definition for TWI peripheral ========== 
+// ========== Register definition for TWI peripheral ==========
 #define AT91C_TWI_RHR             (0xFFFB8030) // (TWI) Receive Holding Register
 #define AT91C_TWI_IDR             (0xFFFB8028) // (TWI) Interrupt Disable Register
 #define AT91C_TWI_SR              (0xFFFB8020) // (TWI) Status Register
@@ -1795,7 +1795,7 @@
 #define AT91C_TWI_IER             (0xFFFB8024) // (TWI) Interrupt Enable Register
 #define AT91C_TWI_IADR            (0xFFFB800C) // (TWI) Internal Address Register
 #define AT91C_TWI_MMR             (0xFFFB8004) // (TWI) Master Mode Register
-// ========== Register definition for PDC_MCI peripheral ========== 
+// ========== Register definition for PDC_MCI peripheral ==========
 #define AT91C_MCI_PTCR            (0xFFFB4120) // (PDC_MCI) PDC Transfer Control Register
 #define AT91C_MCI_TNPR            (0xFFFB4118) // (PDC_MCI) Transmit Next Pointer Register
 #define AT91C_MCI_RNPR            (0xFFFB4110) // (PDC_MCI) Receive Next Pointer Register
@@ -1806,7 +1806,7 @@
 #define AT91C_MCI_RNCR            (0xFFFB4114) // (PDC_MCI) Receive Next Counter Register
 #define AT91C_MCI_TCR             (0xFFFB410C) // (PDC_MCI) Transmit Counter Register
 #define AT91C_MCI_RCR             (0xFFFB4104) // (PDC_MCI) Receive Counter Register
-// ========== Register definition for MCI peripheral ========== 
+// ========== Register definition for MCI peripheral ==========
 #define AT91C_MCI_IDR             (0xFFFB4048) // (MCI) MCI Interrupt Disable Register
 #define AT91C_MCI_SR              (0xFFFB4040) // (MCI) MCI Status Register
 #define AT91C_MCI_RDR             (0xFFFB4030) // (MCI) MCI Receive Data Register
@@ -1820,7 +1820,7 @@
 #define AT91C_MCI_CMDR            (0xFFFB4014) // (MCI) MCI Command Register
 #define AT91C_MCI_SDCR            (0xFFFB400C) // (MCI) MCI SD Card Register
 #define AT91C_MCI_MR              (0xFFFB4004) // (MCI) MCI Mode Register
-// ========== Register definition for UDP peripheral ========== 
+// ========== Register definition for UDP peripheral ==========
 #define AT91C_UDP_ISR             (0xFFFB001C) // (UDP) Interrupt Status Register
 #define AT91C_UDP_IDR             (0xFFFB0014) // (UDP) Interrupt Disable Register
 #define AT91C_UDP_GLBSTATE        (0xFFFB0004) // (UDP) Global State Register
@@ -1832,7 +1832,7 @@
 #define AT91C_UDP_IER             (0xFFFB0010) // (UDP) Interrupt Enable Register
 #define AT91C_UDP_FADDR           (0xFFFB0008) // (UDP) Function Address Register
 #define AT91C_UDP_NUM             (0xFFFB0000) // (UDP) Frame Number Register
-// ========== Register definition for TC5 peripheral ========== 
+// ========== Register definition for TC5 peripheral ==========
 #define AT91C_TC5_CMR             (0xFFFA4084) // (TC5) Channel Mode Register
 #define AT91C_TC5_IDR             (0xFFFA40A8) // (TC5) Interrupt Disable Register
 #define AT91C_TC5_SR              (0xFFFA40A0) // (TC5) Status Register
@@ -1843,7 +1843,7 @@
 #define AT91C_TC5_IER             (0xFFFA40A4) // (TC5) Interrupt Enable Register
 #define AT91C_TC5_RC              (0xFFFA409C) // (TC5) Register C
 #define AT91C_TC5_RA              (0xFFFA4094) // (TC5) Register A
-// ========== Register definition for TC4 peripheral ========== 
+// ========== Register definition for TC4 peripheral ==========
 #define AT91C_TC4_IMR             (0xFFFA406C) // (TC4) Interrupt Mask Register
 #define AT91C_TC4_IER             (0xFFFA4064) // (TC4) Interrupt Enable Register
 #define AT91C_TC4_RC              (0xFFFA405C) // (TC4) Register C
@@ -1854,7 +1854,7 @@
 #define AT91C_TC4_RB              (0xFFFA4058) // (TC4) Register B
 #define AT91C_TC4_CV              (0xFFFA4050) // (TC4) Counter Value
 #define AT91C_TC4_CCR             (0xFFFA4040) // (TC4) Channel Control Register
-// ========== Register definition for TC3 peripheral ========== 
+// ========== Register definition for TC3 peripheral ==========
 #define AT91C_TC3_IMR             (0xFFFA402C) // (TC3) Interrupt Mask Register
 #define AT91C_TC3_CV              (0xFFFA4010) // (TC3) Counter Value
 #define AT91C_TC3_CCR             (0xFFFA4000) // (TC3) Channel Control Register
@@ -1865,10 +1865,10 @@
 #define AT91C_TC3_IDR             (0xFFFA4028) // (TC3) Interrupt Disable Register
 #define AT91C_TC3_RB              (0xFFFA4018) // (TC3) Register B
 #define AT91C_TC3_SR              (0xFFFA4020) // (TC3) Status Register
-// ========== Register definition for TCB1 peripheral ========== 
+// ========== Register definition for TCB1 peripheral ==========
 #define AT91C_TCB1_BCR            (0xFFFA4140) // (TCB1) TC Block Control Register
 #define AT91C_TCB1_BMR            (0xFFFA4144) // (TCB1) TC Block Mode Register
-// ========== Register definition for TC2 peripheral ========== 
+// ========== Register definition for TC2 peripheral ==========
 #define AT91C_TC2_IMR             (0xFFFA00AC) // (TC2) Interrupt Mask Register
 #define AT91C_TC2_IER             (0xFFFA00A4) // (TC2) Interrupt Enable Register
 #define AT91C_TC2_RC              (0xFFFA009C) // (TC2) Register C
@@ -1879,7 +1879,7 @@
 #define AT91C_TC2_RB              (0xFFFA0098) // (TC2) Register B
 #define AT91C_TC2_CV              (0xFFFA0090) // (TC2) Counter Value
 #define AT91C_TC2_CCR             (0xFFFA0080) // (TC2) Channel Control Register
-// ========== Register definition for TC1 peripheral ========== 
+// ========== Register definition for TC1 peripheral ==========
 #define AT91C_TC1_IMR             (0xFFFA006C) // (TC1) Interrupt Mask Register
 #define AT91C_TC1_IER             (0xFFFA0064) // (TC1) Interrupt Enable Register
 #define AT91C_TC1_RC              (0xFFFA005C) // (TC1) Register C
@@ -1890,7 +1890,7 @@
 #define AT91C_TC1_RB              (0xFFFA0058) // (TC1) Register B
 #define AT91C_TC1_CV              (0xFFFA0050) // (TC1) Counter Value
 #define AT91C_TC1_CCR             (0xFFFA0040) // (TC1) Channel Control Register
-// ========== Register definition for TC0 peripheral ========== 
+// ========== Register definition for TC0 peripheral ==========
 #define AT91C_TC0_IMR             (0xFFFA002C) // (TC0) Interrupt Mask Register
 #define AT91C_TC0_IER             (0xFFFA0024) // (TC0) Interrupt Enable Register
 #define AT91C_TC0_RC              (0xFFFA001C) // (TC0) Register C
@@ -1901,10 +1901,10 @@
 #define AT91C_TC0_RB              (0xFFFA0018) // (TC0) Register B
 #define AT91C_TC0_CV              (0xFFFA0010) // (TC0) Counter Value
 #define AT91C_TC0_CCR             (0xFFFA0000) // (TC0) Channel Control Register
-// ========== Register definition for TCB0 peripheral ========== 
+// ========== Register definition for TCB0 peripheral ==========
 #define AT91C_TCB0_BMR            (0xFFFA00C4) // (TCB0) TC Block Mode Register
 #define AT91C_TCB0_BCR            (0xFFFA00C0) // (TCB0) TC Block Control Register
-// ========== Register definition for UHP peripheral ========== 
+// ========== Register definition for UHP peripheral ==========
 #define AT91C_UHP_HcRhDescriptorA (0x00300048) // (UHP) Root Hub characteristics A
 #define AT91C_UHP_HcRhPortStatus  (0x00300054) // (UHP) Root Hub Port Status Register
 #define AT91C_UHP_HcRhDescriptorB (0x0030004C) // (UHP) Root Hub characteristics B
@@ -1927,7 +1927,7 @@
 #define AT91C_UHP_HcPeriodicStart (0x00300040) // (UHP) Periodic Start
 #define AT91C_UHP_HcLSThreshold   (0x00300044) // (UHP) LS Threshold
 #define AT91C_UHP_HcFmNumber      (0x0030003C) // (UHP) Frame number
-// ========== Register definition for EMAC peripheral ========== 
+// ========== Register definition for EMAC peripheral ==========
 #define AT91C_EMAC_RSR            (0xFFFBC020) // (EMAC) Receive Status Register
 #define AT91C_EMAC_MAN            (0xFFFBC034) // (EMAC) PHY Maintenance Register
 #define AT91C_EMAC_HSH            (0xFFFBC090) // (EMAC) Hash Address High[63:32]
@@ -1967,12 +1967,12 @@
 #define AT91C_EMAC_SQEE           (0xFFFBC07C) // (EMAC) SQE Test Error Register
 #define AT91C_EMAC_TSR            (0xFFFBC014) // (EMAC) Transmit Status Register
 #define AT91C_EMAC_DRFC           (0xFFFBC080) // (EMAC) Discarded RX Frame Register
-// ========== Register definition for EBI peripheral ========== 
+// ========== Register definition for EBI peripheral ==========
 #define AT91C_EBI_CFGR            (0xFFFFFF64) // (EBI) Configuration Register
 #define AT91C_EBI_CSA             (0xFFFFFF60) // (EBI) Chip Select Assignment Register
-// ========== Register definition for SMC2 peripheral ========== 
+// ========== Register definition for SMC2 peripheral ==========
 #define AT91C_SMC2_CSR            (0xFFFFFF70) // (SMC2) SMC2 Chip Select Register
-// ========== Register definition for SDRC peripheral ========== 
+// ========== Register definition for SDRC peripheral ==========
 #define AT91C_SDRC_IMR            (0xFFFFFFAC) // (SDRC) SDRAM Controller Interrupt Mask Register
 #define AT91C_SDRC_IER            (0xFFFFFFA4) // (SDRC) SDRAM Controller Interrupt Enable Register
 #define AT91C_SDRC_SRR            (0xFFFFFF9C) // (SDRC) SDRAM Controller Self Refresh Register
@@ -1982,7 +1982,7 @@
 #define AT91C_SDRC_LPR            (0xFFFFFFA0) // (SDRC) SDRAM Controller Low Power Register
 #define AT91C_SDRC_CR             (0xFFFFFF98) // (SDRC) SDRAM Controller Configuration Register
 #define AT91C_SDRC_MR             (0xFFFFFF90) // (SDRC) SDRAM Controller Mode Register
-// ========== Register definition for BFC peripheral ========== 
+// ========== Register definition for BFC peripheral ==========
 #define AT91C_BFC_MR              (0xFFFFFFC0) // (BFC) BFC Mode Register
 
 // *****************************************************************************
@@ -2235,16 +2235,16 @@
 #define AT91C_PD10_PCK3           (AT91C_PIO_PD10) //  PMC Programmable Clock Output 3
 #define AT91C_PD10_TPS1           (AT91C_PIO_PD10) //  ETM ARM9 pipeline status 1
 #define AT91C_PIO_PD11            (1 << 11) // Pin Controlled by PD11
-#define AT91C_PD11_               (AT91C_PIO_PD11) //  
+#define AT91C_PD11_               (AT91C_PIO_PD11) //
 #define AT91C_PD11_TPS2           (AT91C_PIO_PD11) //  ETM ARM9 pipeline status 2
 #define AT91C_PIO_PD12            (1 << 12) // Pin Controlled by PD12
-#define AT91C_PD12_               (AT91C_PIO_PD12) //  
+#define AT91C_PD12_               (AT91C_PIO_PD12) //
 #define AT91C_PD12_TPK0           (AT91C_PIO_PD12) //  ETM Trace Packet 0
 #define AT91C_PIO_PD13            (1 << 13) // Pin Controlled by PD13
-#define AT91C_PD13_               (AT91C_PIO_PD13) //  
+#define AT91C_PD13_               (AT91C_PIO_PD13) //
 #define AT91C_PD13_TPK1           (AT91C_PIO_PD13) //  ETM Trace Packet 1
 #define AT91C_PIO_PD14            (1 << 14) // Pin Controlled by PD14
-#define AT91C_PD14_               (AT91C_PIO_PD14) //  
+#define AT91C_PD14_               (AT91C_PIO_PD14) //
 #define AT91C_PD14_TPK2           (AT91C_PIO_PD14) //  ETM Trace Packet 2
 #define AT91C_PIO_PD15            (1 << 15) // Pin Controlled by PD15
 #define AT91C_PD15_TD0            (AT91C_PIO_PD15) //  SSC Transmit data
@@ -2308,7 +2308,7 @@
 // *****************************************************************************
 #define AT91C_ID_FIQ              ( 0) // Advanced Interrupt Controller (FIQ)
 #define AT91C_ID_SYS              ( 1) // System Peripheral
-#define AT91C_ID_PIOA             ( 2) // Parallel IO Controller A 
+#define AT91C_ID_PIOA             ( 2) // Parallel IO Controller A
 #define AT91C_ID_PIOB             ( 3) // Parallel IO Controller B
 #define AT91C_ID_PIOC             ( 4) // Parallel IO Controller C
 #define AT91C_ID_PIOD             ( 5) // Parallel IO Controller D
diff --git a/target/linux/at91/image/dfboot/src/include/led.h b/target/linux/at91/image/dfboot/src/include/led.h
index 9bebd9c3cb..cd312dfb37 100644
--- a/target/linux/at91/image/dfboot/src/include/led.h
+++ b/target/linux/at91/image/dfboot/src/include/led.h
@@ -21,7 +21,7 @@
  * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
  * MA 02111-1307 USA
  */
- 
+
  #ifndef __LED_H
 #define __LED_H
 
diff --git a/target/linux/at91/image/dfboot/src/include/lib_AT91RM9200.h b/target/linux/at91/image/dfboot/src/include/lib_AT91RM9200.h
index c322b32a49..58673d8b80 100644
--- a/target/linux/at91/image/dfboot/src/include/lib_AT91RM9200.h
+++ b/target/linux/at91/image/dfboot/src/include/lib_AT91RM9200.h
@@ -298,7 +298,7 @@ static inline unsigned int AT91F_DBGU_GetInterruptMaskStatus( // \return DBGU In
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_DBGU_IsInterruptMasked
-//* \brief Test if DBGU Interrupt is Masked 
+//* \brief Test if DBGU Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_DBGU_IsInterruptMasked(
         AT91PS_DBGU pDbgu,   // \arg  pointer to a DBGU controller
@@ -344,7 +344,7 @@ static inline unsigned int AT91F_RTC_GetInterruptMaskStatus( // \return RTC Inte
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_RTC_IsInterruptMasked
-//* \brief Test if RTC Interrupt is Masked 
+//* \brief Test if RTC Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_RTC_IsInterruptMasked(
         AT91PS_RTC pRtc,   // \arg  pointer to a RTC controller
@@ -565,7 +565,7 @@ static inline unsigned int AT91F_SSC_GetInterruptMaskStatus( // \return SSC Inte
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_SSC_IsInterruptMasked
-//* \brief Test if SSC Interrupt is Masked 
+//* \brief Test if SSC Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_SSC_IsInterruptMasked(
         AT91PS_SSC pSsc,   // \arg  pointer to a SSC controller
@@ -666,7 +666,7 @@ static inline void AT91F_SPI_Disable (
 //*----------------------------------------------------------------------------
 static inline void AT91F_SPI_CfgMode (
 	AT91PS_SPI pSPI, // pointer to a SPI controller
-	int mode)        // mode register 
+	int mode)        // mode register
 {
 	//* Write to the MR register
 	pSPI->SPI_MR = mode;
@@ -679,7 +679,7 @@ static inline void AT91F_SPI_CfgMode (
 static inline void AT91F_SPI_CfgPCS (
 	AT91PS_SPI pSPI, // pointer to a SPI controller
 	char PCS_Device) // PCS of the Device
-{	
+{
  	//* Write to the MR register
 	pSPI->SPI_MR &= 0xFFF0FFFF;
 	pSPI->SPI_MR |= ( (PCS_Device<<16) & AT91C_SPI_PCS );
@@ -785,7 +785,7 @@ static inline unsigned int AT91F_SPI_GetInterruptMaskStatus( // \return SPI Inte
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_SPI_IsInterruptMasked
-//* \brief Test if SPI Interrupt is Masked 
+//* \brief Test if SPI Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_SPI_IsInterruptMasked(
         AT91PS_SPI pSpi,   // \arg  pointer to a SPI controller
@@ -831,7 +831,7 @@ static inline unsigned int AT91F_TC_GetInterruptMaskStatus( // \return TC Interr
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_TC_IsInterruptMasked
-//* \brief Test if TC Interrupt is Masked 
+//* \brief Test if TC Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_TC_IsInterruptMasked(
         AT91PS_TC pTc,   // \arg  pointer to a TC controller
@@ -1107,7 +1107,7 @@ static inline void AT91F_PIO_ForceOutput(
 //*----------------------------------------------------------------------------
 static inline void AT91F_PIO_Enable(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
-        unsigned int flag) // \arg  pio to be enabled 
+        unsigned int flag) // \arg  pio to be enabled
 {
         pPio->PIO_PER = flag;
 }
@@ -1118,7 +1118,7 @@ static inline void AT91F_PIO_Enable(
 //*----------------------------------------------------------------------------
 static inline void AT91F_PIO_Disable(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
-        unsigned int flag) // \arg  pio to be disabled 
+        unsigned int flag) // \arg  pio to be disabled
 {
         pPio->PIO_PDR = flag;
 }
@@ -1232,9 +1232,9 @@ static inline int AT91F_PIO_IsInputFilterSet(
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_PIO_GetOutputDataStatus
-//* \brief Return PIO Output Data Status 
+//* \brief Return PIO Output Data Status
 //*----------------------------------------------------------------------------
-static inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status 
+static inline unsigned int AT91F_PIO_GetOutputDataStatus( // \return PIO Output Data Status
 	AT91PS_PIO pPio) // \arg  pointer to a PIO controller
 {
         return pPio->PIO_ODSR;
@@ -1284,7 +1284,7 @@ static inline unsigned int AT91F_PIO_GetInterruptStatus( // \return PIO Interrup
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_PIO_IsInterruptMasked
-//* \brief Test if PIO Interrupt is Masked 
+//* \brief Test if PIO Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_PIO_IsInterruptMasked(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
@@ -1349,7 +1349,7 @@ static inline int AT91F_PIO_IsMultiDriverSet(
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_PIO_A_RegisterSelection
-//* \brief PIO A Register Selection 
+//* \brief PIO A Register Selection
 //*----------------------------------------------------------------------------
 static inline void AT91F_PIO_A_RegisterSelection(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
@@ -1360,11 +1360,11 @@ static inline void AT91F_PIO_A_RegisterSelection(
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_PIO_B_RegisterSelection
-//* \brief PIO B Register Selection 
+//* \brief PIO B Register Selection
 //*----------------------------------------------------------------------------
 static inline void AT91F_PIO_B_RegisterSelection(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
-        unsigned int flag) // \arg  pio B register selection 
+        unsigned int flag) // \arg  pio B register selection
 {
         pPio->PIO_BSR = flag;
 }
@@ -1437,7 +1437,7 @@ static inline int AT91F_PIO_IsOutputWriteSet(
 //* \fn    AT91F_PIO_GetCfgPullup
 //* \brief Return PIO Configuration Pullup
 //*----------------------------------------------------------------------------
-static inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup 
+static inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration Pullup
         AT91PS_PIO pPio) // \arg  pointer to a PIO controller
 {
         return pPio->PIO_PPUSR;
@@ -1445,7 +1445,7 @@ static inline unsigned int AT91F_PIO_GetCfgPullup( // \return PIO Configuration
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_PIO_IsOutputDataStatusSet
-//* \brief Test if PIO Output Data Status is Set 
+//* \brief Test if PIO Output Data Status is Set
 //*----------------------------------------------------------------------------
 static inline int AT91F_PIO_IsOutputDataStatusSet(
         AT91PS_PIO pPio,   // \arg  pointer to a PIO controller
@@ -1521,7 +1521,7 @@ static inline unsigned int AT91F_TWI_GetInterruptMaskStatus( // \return TWI Inte
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_TWI_IsInterruptMasked
-//* \brief Test if TWI Interrupt is Masked 
+//* \brief Test if TWI Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_TWI_IsInterruptMasked(
         AT91PS_TWI pTwi,   // \arg  pointer to a TWI controller
@@ -2329,7 +2329,7 @@ static inline unsigned int AT91F_UDP_GetInterruptMaskStatus( // \return UDP Inte
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_UDP_IsInterruptMasked
-//* \brief Test if UDP Interrupt is Masked 
+//* \brief Test if UDP Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_UDP_IsInterruptMasked(
         AT91PS_UDP pUdp,   // \arg  pointer to a UDP controller
@@ -2390,7 +2390,7 @@ static inline unsigned int AT91F_ST_GetInterruptMaskStatus( // \return ST Interr
 
 //*----------------------------------------------------------------------------
 //* \fn    AT91F_ST_IsInterruptMasked
-//* \brief Test if ST Interrupt is Masked 
+//* \brief Test if ST Interrupt is Masked
 //*----------------------------------------------------------------------------
 static inline int AT91F_ST_IsInterruptMasked(
         AT91PS_ST pSt,   // \arg  pointer to a ST controller
diff --git a/target/linux/at91/image/dfboot/src/init.c b/target/linux/at91/image/dfboot/src/init.c
index 4088973f7d..23a485b867 100644
--- a/target/linux/at91/image/dfboot/src/init.c
+++ b/target/linux/at91/image/dfboot/src/init.c
@@ -21,7 +21,7 @@
 //* \fn    AT91F_DataAbort
 //* \brief This function reports an Abort
 //*----------------------------------------------------------------------------
-static void AT91F_SpuriousHandler() 
+static void AT91F_SpuriousHandler()
 {
 	puts("ISI");
 	while (1);
@@ -32,7 +32,7 @@ static void AT91F_SpuriousHandler()
 //* \fn    AT91F_DataAbort
 //* \brief This function reports an Abort
 //*----------------------------------------------------------------------------
-static void AT91F_DataAbort() 
+static void AT91F_DataAbort()
 {
 	puts("IDA");
 	while (1);
@@ -52,7 +52,7 @@ static void AT91F_FetchAbort()
 //* \fn    AT91F_UndefHandler
 //* \brief This function reports that no handler have been set for current IT
 //*----------------------------------------------------------------------------
-static void AT91F_UndefHandler() 
+static void AT91F_UndefHandler()
 {
 	puts("IUD");
 	while (1);
@@ -68,47 +68,47 @@ static void AT91F_UndefHandler()
 static void AT91F_InitSdram()
 {
 	int *pRegister;
-	
+
 	//* Configure PIOC as peripheral (D16/D31)
-	
+
 	AT91F_PIO_CfgPeriph(
 		AT91C_BASE_PIOC, // PIO controller base address
 		0xFFFF0030,
 		0
 	);
-	
+
 	//*Init SDRAM
 	pRegister = (int *)0xFFFFFF98;
-	*pRegister = 0x2188c155; 
+	*pRegister = 0x2188c155;
 	pRegister = (int *)0xFFFFFF90;
-	*pRegister = 0x2; 
+	*pRegister = 0x2;
 	pRegister = (int *)0x20000000;
-	*pRegister = 0; 
+	*pRegister = 0;
 	pRegister = (int *)0xFFFFFF90;
-	*pRegister = 0x4; 
+	*pRegister = 0x4;
 	pRegister = (int *)0x20000000;
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
-	*pRegister = 0; 
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
+	*pRegister = 0;
 	pRegister = (int *)0xFFFFFF90;
-	*pRegister = 0x3; 
+	*pRegister = 0x3;
 	pRegister = (int *)0x20000080;
-	*pRegister = 0; 
+	*pRegister = 0;
 
 	pRegister = (int *)0xFFFFFF94;
-	*pRegister = 0x2e0; 
+	*pRegister = 0x2e0;
 	pRegister = (int *)0x20000000;
-	*pRegister = 0; 
+	*pRegister = 0;
 
 	pRegister = (int *)0xFFFFFF90;
-	*pRegister = 0x00; 
+	*pRegister = 0x00;
 	pRegister = (int *)0x20000000;
-	*pRegister = 0; 
+	*pRegister = 0;
 }
 
 
@@ -127,7 +127,7 @@ static void AT91F_InitMemories()
 	//* CS0 cs for flash
 	pEbi  = (int *)0xFFFFFF70;
 	*pEbi = 0x00003284;
-	
+
 	AT91F_InitSdram();
 }
 
@@ -150,7 +150,7 @@ void AT91F_LowLevelInit(void)
 		AT91F_SpuriousHandler,   // AIC spurious handler
 		0);                      // Protect mode
 
-	// Perform 8 End Of Interrupt Command to make sre AIC will not Lock out nIRQ 
+	// Perform 8 End Of Interrupt Command to make sre AIC will not Lock out nIRQ
 	for(i=0; i<8; i++)
 		AT91F_AIC_AcknowledgeIt(AT91C_BASE_AIC);
 
diff --git a/target/linux/at91/image/dfboot/src/led.c b/target/linux/at91/image/dfboot/src/led.c
index 40d49113c7..ac348571fe 100644
--- a/target/linux/at91/image/dfboot/src/led.c
+++ b/target/linux/at91/image/dfboot/src/led.c
@@ -85,7 +85,7 @@ void	LED_blink(unsigned int led)
 		for(j= 0; j < 200000; j++);
 		LED_set(0);
 		for(j= 0; j < 200000; j++);
-	}		
+	}
 }
 
 
diff --git a/target/linux/at91/image/dfboot/src/main.c b/target/linux/at91/image/dfboot/src/main.c
index c0705dec60..52bcaa97f0 100644
--- a/target/linux/at91/image/dfboot/src/main.c
+++ b/target/linux/at91/image/dfboot/src/main.c
@@ -8,7 +8,7 @@
  * intellectual property rights of others.
  *----------------------------------------------------------------------------
  * File Name		: main.c
- * Object		: 
+ * Object		:
  * Creation		: HIi	10/10/2003
  * Modif		: HIi	15/06/2004 :	add crc32 to verify the download
  *                                          	from dataflash
@@ -107,7 +107,7 @@ AT91S_CtlTempo ctlTempo;
 
 //*--------------------------------------------------------------------------------------
 //* Function Name       : GetTickCount()
-//* Object              : Return the number of systimer tick 
+//* Object              : Return the number of systimer tick
 //* Input Parameters    :
 //* Output Parameters   :
 //*--------------------------------------------------------------------------------------
@@ -141,10 +141,10 @@ static void XmodemProtocol(AT91S_PipeStatus status, void *pVoid)
 {
 	AT91PS_SBuffer pSBuffer = (AT91PS_SBuffer) xmodemPipe.pBuffer->pChild;
 	AT91PS_USART   pUsart     = svcXmodem.pUsart;
-			
+
 	if (pSBuffer->szRdBuffer == 0) {
 		/* Start a tempo to wait the Xmodem protocol complete */
-		svcXmodem.tempo.Start(&(svcXmodem.tempo), 10, 0, AT91_XmodemComplete, pUsart);								
+		svcXmodem.tempo.Start(&(svcXmodem.tempo), 10, 0, AT91_XmodemComplete, pUsart);
 	}
 }
 #endif
@@ -161,7 +161,7 @@ void AT91F_ST_HANDLER(void)
 #ifdef XMODEM
 	unsigned int error;
 #endif
-	
+
 	if (AT91C_BASE_ST->ST_SR & 0x01) {
 		StTick++;
 		ctlTempo.CtlTempoTick(&ctlTempo);
@@ -177,9 +177,9 @@ void AT91F_ST_HANDLER(void)
 		AT91F_US_EnableIt((AT91PS_USART)AT91C_BASE_DBGU, AT91C_US_RXRDY);
 
 	}
-	
-	else if (csr & (AT91C_US_TXRDY | AT91C_US_ENDTX | AT91C_US_TXEMPTY | 
-	                AT91C_US_RXRDY | AT91C_US_ENDRX | AT91C_US_TIMEOUT | 
+
+	else if (csr & (AT91C_US_TXRDY | AT91C_US_ENDTX | AT91C_US_TXEMPTY |
+	                AT91C_US_RXRDY | AT91C_US_ENDRX | AT91C_US_TIMEOUT |
 	                AT91C_US_RXBUFF)) {
 		if ( !(svcXmodem.eot) )
 			svcXmodem.Handler(&svcXmodem, csr);
@@ -190,9 +190,9 @@ void AT91F_ST_HANDLER(void)
 
 //*-----------------------------------------------------------------------------
 //* Function Name       : AT91F_DisplayMenu()
-//* Object              : 
-//* Input Parameters    : 
-//* Return value		: 
+//* Object              :
+//* Input Parameters    :
+//* Return value		:
 //*-----------------------------------------------------------------------------
 static int AT91F_DisplayMenu(void)
 {
@@ -204,30 +204,30 @@ static int AT91F_DisplayMenu(void)
 		puts(menu_dataflash[i]);
 	}
 	return mci_present;
-}	
+}
 
 
 //*-----------------------------------------------------------------------------
 //* Function Name       : AsciiToHex()
 //* Object              : ascii to hexa conversion
-//* Input Parameters    : 
-//* Return value		: 
+//* Input Parameters    :
+//* Return value		:
 //*-----------------------------------------------------------------------------
 static unsigned int AsciiToHex(char *s, unsigned int *val)
 {
 	int n;
 
 	*val=0;
-	
+
 	if(s[0] == '0' && ((s[1] == 'x') || (s[1] == 'X')))
 		s+=2;
-	n = 0;	
+	n = 0;
 	while((n < 8) && (s[n] !=0))
 	{
 		*val <<= 4;
 		if ( (s[n] >= '0') && (s[n] <='9'))
 			*val += (s[n] - '0');
-		else	
+		else
 			if ((s[n] >= 'a') && (s[n] <='f'))
 				*val += (s[n] - 0x57);
 			else
@@ -238,7 +238,7 @@ static unsigned int AsciiToHex(char *s, unsigned int *val)
 		n++;
 	}
 
-	return 1;				
+	return 1;
 }
 
 
@@ -246,8 +246,8 @@ static unsigned int AsciiToHex(char *s, unsigned int *val)
 //*-----------------------------------------------------------------------------
 //* Function Name       : AT91F_MemoryDisplay()
 //* Object              : Display the content of the dataflash
-//* Input Parameters    : 
-//* Return value		: 
+//* Input Parameters    :
+//* Return value		:
 //*-----------------------------------------------------------------------------
 static int AT91F_MemoryDisplay(unsigned int addr, unsigned int length)
 {
@@ -265,7 +265,7 @@ static int AT91F_MemoryDisplay(unsigned int addr, unsigned int length)
 //   		uip = (unsigned int *)linebuf;
 //   		usp = (unsigned short *)linebuf;
 		ucp = (unsigned char *)linebuf;
-		
+
 		printf("%08x:", addr);
 		linebytes = (nbytes > DISP_LINE_LEN)?DISP_LINE_LEN:nbytes;
                 if((addr & 0xF0000000) == 0x20000000) {
@@ -277,7 +277,7 @@ static int AT91F_MemoryDisplay(unsigned int addr, unsigned int length)
 		}
 		for (i=0; i<linebytes; i++)
 		{
-/*			if (size == 4) 
+/*			if (size == 4)
 				printf(" %08x", *uip++);
 			else if (size == 2)
 				printf(" %04x", *usp++);
@@ -321,7 +321,7 @@ static unsigned int AT91F_SetPLL(void)
 	pCkgr->CKGR_PLLAR = AT91C_PLLA_VALUE;
 
 	while (!(*AT91C_PMC_SR & AT91C_PMC_LOCKA));
-	
+
 	/* - Switch Master Clock from PLLB to PLLA/3 */
 	tmp = pPmc->PMC_MCKR;
 	/* See Atmel Errata #27 and #28 */
@@ -336,7 +336,7 @@ static unsigned int AT91F_SetPLL(void)
 			while (!(*AT91C_PMC_SR & AT91C_PMC_MCKRDY));
 	}
 
-	return 1;	
+	return 1;
 }
 
 
@@ -387,7 +387,7 @@ static int AT91F_LoadBoot(void)
 	volatile unsigned int AddressToDownload = AT91C_BOOT_ADDR;
 
 #if 0
-	/* Read vector 6 to extract size to load */	
+	/* Read vector 6 to extract size to load */
 	if (read_dataflash(AT91C_BOOT_DATAFLASH_ADDR, 32,
 	                   (char *)AddressToDownload) != AT91C_DATAFLASH_OK)
 	{
@@ -397,7 +397,7 @@ static int AT91F_LoadBoot(void)
 	/* calculate the size to download */
 	SizeToDownload = *(int *)(AddressToDownload + AT91C_OFFSET_VECT6);
 #endif
-	
+
 //	printf("\nLoad UBOOT from dataflash[%x] to SDRAM[%x]\n",
 //	       AT91C_BOOT_DATAFLASH_ADDR, AT91C_BOOT_ADDR);
 	if (read_dataflash(AT91C_BOOT_DATAFLASH_ADDR, SizeToDownload + 8,
@@ -417,7 +417,7 @@ static int AT91F_LoadBoot(void)
 	/* Restore the value of Vector 6 */
 	*(int *)(AddressToDownload + AT91C_OFFSET_VECT6) =
 		*(int *)(AddressToDownload + SizeToDownload + 4);
-	
+
 	if (crc1 != crc2) {
 		printf("DF CRC bad %x != %x\n",crc1,crc2);
 	 	return	IMAGE_CRC_ERROR;
@@ -543,11 +543,11 @@ int main(void)
 #endif
 	AT91S_SvcTempo 		svcBootTempo; 	 // Link to a AT91S_Tempo object
 	unsigned int		ix;
-	volatile unsigned int AddressToDownload, SizeToDownload;	
+	volatile unsigned int AddressToDownload, SizeToDownload;
  	unsigned int DeviceAddress = 0;
 	char command = 0;
 #ifdef XMODEM
-	volatile int i = 0;	
+	volatile int i = 0;
 	unsigned int crc1 = 0, crc2 = 0;
 	volatile int device;
 	int NbPage;
@@ -568,7 +568,7 @@ int main(void)
 	/* Tempo Initialisation */
 	pAT91->OpenCtlTempo(&ctlTempo, (void *) &(pAT91->SYSTIMER_DESC));
 	ctlTempo.CtlTempoStart((void *) &(pAT91->SYSTIMER_DESC));
-	
+
 	// Attach the tempo to a tempo controler
 	ctlTempo.CtlTempoCreate(&ctlTempo, &svcBootTempo);
 //	LED_init();
@@ -607,11 +607,11 @@ int main(void)
 			AddressToDownload = AT91C_DOWNLOAD_BASE_ADDRESS;
 			SizeToDownload = AT91C_DOWNLOAD_MAX_SIZE;
 			DeviceAddress = 0;
-			
+
 			/* try to detect Dataflash */
 			if (!Nb_Device)
-				Nb_Device = AT91F_DataflashInit();				
-							
+				Nb_Device = AT91F_DataflashInit();
+
 			mci_present = AT91F_DisplayMenu();
 
 #ifdef PRODTEST
@@ -631,10 +631,10 @@ int main(void)
 
 			command = message[0];
 			for(ix = 1; (message[ix] == ' ') && (ix < 12); ix++);	// Skip some whitespace
-				
+
 			if(!AsciiToHex(&message[ix], &DeviceAddress) )
 				DeviceAddress = 0;			// Illegal DeviceAddress
-				
+
 			switch(command)
 			{
 #ifdef XMODEM
@@ -661,7 +661,7 @@ int main(void)
 
 							device = 0;
 						break;
-					
+
 						case CFG_DATAFLASH_LOGIC_ADDR_CS3:
 							if (dataflash_info[1].id == 0){
 								printf("No DF");
@@ -670,7 +670,7 @@ int main(void)
 							}
 							device = 1;
 						break;
-					
+
 						default:
 							command = 0;
 						break;
@@ -691,7 +691,7 @@ int main(void)
 
 #ifdef MEMDISP
 				case '6':
-					do 
+					do
 					{
 						AT91F_MemoryDisplay(DeviceAddress, 256);
 						AT91F_ReadLine (NULL, message);
@@ -736,9 +736,9 @@ int main(void)
 #ifdef XMODEM
 		for(i = 0; i <= AT91C_DOWNLOAD_MAX_SIZE; i++)
 			*(unsigned char *)(AddressToDownload + i) = 0;
-	
+
 		xmodemPipe.Read(&xmodemPipe, (char *)AddressToDownload,
-		                SizeToDownload, XmodemProtocol, 0);	
+		                SizeToDownload, XmodemProtocol, 0);
 		while(XmodemComplete !=1);
 		SizeToDownload = (unsigned int)((svcXmodem.pData) -
 		                 (unsigned int)AddressToDownload);
@@ -753,21 +753,21 @@ int main(void)
 			i = (SizeToDownload / 512)+1 + (NbPage << 13) +
 			    (dataflash_info[device].Device.pages_size << 17); //+4 to add crc32
 		    SizeToDownload = 512 * (i &0xFF);
-		}	
+		}
 		else
 		{
-			/* Save the contents of vector 6 ==> will be restored 
+			/* Save the contents of vector 6 ==> will be restored
 			 * at boot time (AT91F_StartBoot) */
 			*(int *)(AddressToDownload + SizeToDownload + 4) =
 				*(int *)(AddressToDownload + AT91C_OFFSET_VECT6);
 			/* Modify Vector 6 to contain the size of the
 			 * file to copy (Dataflash -> SDRAM)*/
-			i = SizeToDownload;	
-		}		
+			i = SizeToDownload;
+		}
 
 		*(int *)(AddressToDownload + AT91C_OFFSET_VECT6) = i;
 //		printf("\nModification of Arm Vector 6 :%x\n", i);
-			    
+
 //		printf("\nWrite %d bytes in DataFlash [0x%x]\n",SizeToDownload, DeviceAddress);
 		crc1 = 0;
 		pAT91->CRC32((const unsigned char *)AddressToDownload, SizeToDownload , &crc1);
@@ -784,13 +784,13 @@ int main(void)
 		/* clear the buffer before read */
 		for(i=0; i <= SizeToDownload; i++)
 			*(unsigned char *)(AddressToDownload + i) = 0;
-					
+
 		/* Read dataflash to check the validity of the data */
 		read_dataflash (DeviceAddress, (SizeToDownload + 4), (char *)(AddressToDownload));
 
-		printf("VFY: ");	
+		printf("VFY: ");
 		crc2 = 0;
-				
+
 		pAT91->CRC32((const unsigned char *)AddressToDownload, SizeToDownload , &crc2);
  		crc1 = (int)(*(char *)(AddressToDownload + SizeToDownload))          +
 			   (int)(*(char *)(AddressToDownload + SizeToDownload + 1) << 8) +
@@ -801,7 +801,7 @@ int main(void)
 		 	printf("ERR");
 		else
 		 	printf("OK");
-		 	
+
  		command = 0;
  		XmodemComplete = 0;
 		AT91F_WaitKeyPressed();
diff --git a/target/linux/at91/image/dfboot/src/main.h b/target/linux/at91/image/dfboot/src/main.h
index a8cd325ca9..e8d17264b2 100644
--- a/target/linux/at91/image/dfboot/src/main.h
+++ b/target/linux/at91/image/dfboot/src/main.h
@@ -12,7 +12,7 @@
 //*
 //* 1.0 27/03/03 HIi    : Creation
 //* 1.01 03/05/04 HIi   : AT9C_VERSION incremented to 1.01
-//* 1.02 15/06/04 HIi   : AT9C_VERSION incremented to 1.02 ==> 
+//* 1.02 15/06/04 HIi   : AT9C_VERSION incremented to 1.02 ==>
 //*                       Add crc32 to verify dataflash download
 //* 1.03 18/04/05 MLC   : AT91C_VERSION incremented to 1.03g
 //*			  Repeat boot on CRC Failure
diff --git a/target/linux/at91/image/dfboot/src/mci_device.c b/target/linux/at91/image/dfboot/src/mci_device.c
index cce74a3ae8..02cffc7885 100644
--- a/target/linux/at91/image/dfboot/src/mci_device.c
+++ b/target/linux/at91/image/dfboot/src/mci_device.c
@@ -94,7 +94,7 @@ int AT91F_MCI_SDCard_SendAppCommand (
 		status = AT91C_BASE_MCI->MCI_SR;
 		//tick++;
 	}
-	while( !(status & AT91C_MCI_CMDRDY) );//&& (tick<100) );	
+	while( !(status & AT91C_MCI_CMDRDY) );//&& (tick<100) );
 
     // if an error occurs
     if (((AT91C_BASE_MCI->MCI_SR) & AT91C_MCI_SR_ERROR) != 0 )
@@ -134,16 +134,16 @@ void AT91F_MCI_Device_Handler(
     {
 		AT91C_BASE_MCI->MCI_IDR = AT91C_MCI_TXBUFE;
  		AT91C_BASE_PDC_MCI->PDC_PTCR = AT91C_PDC_TXTDIS;
-        	
+
 		pMCI_Device->pMCI_DeviceDesc->state = AT91C_MCI_IDLE;
-	}	// End of if AT91C_MCI_TXBUFF		
-	
+	}	// End of if AT91C_MCI_TXBUFF
+
     // If End of Rx Buffer Full interrupt occurred
     if ( status & AT91C_MCI_RXBUFF )
-    {        
+    {
        	AT91C_BASE_MCI->MCI_IDR = AT91C_MCI_RXBUFF;
  		AT91C_BASE_PDC_MCI->PDC_PTCR = AT91C_PDC_RXTDIS;
-	
+
 		pMCI_Device->pMCI_DeviceDesc->state = AT91C_MCI_IDLE;
 	}	// End of if AT91C_MCI_RXBUFF
 
@@ -175,30 +175,30 @@ int AT91F_MCI_ReadBlock(
     ////////////////////////////////////////////////////////////////////////////////////////////
     if(pMCI_Device->pMCI_DeviceDesc->state != AT91C_MCI_IDLE)
     	return AT91C_READ_ERROR;
-    
+
     if( (AT91F_MCI_GetStatus(pMCI_Device,pMCI_Device->pMCI_DeviceFeatures->Relative_Card_Address) & AT91C_SR_READY_FOR_DATA) != AT91C_SR_READY_FOR_DATA)
     	return AT91C_READ_ERROR;
-    	
+
     if ( (src + sizeToRead) > pMCI_Device->pMCI_DeviceFeatures->Memory_Capacity )
 		return AT91C_READ_ERROR;
 
     // If source does not fit a begin of a block
 	if ( (src % pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length) != 0 )
 		return AT91C_READ_ERROR;
-   
+
      // Test if the MMC supports Partial Read Block
      // ALWAYS SUPPORTED IN SD Memory Card
-     if( (sizeToRead < pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length) 
+     if( (sizeToRead < pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length)
     	&& (pMCI_Device->pMCI_DeviceFeatures->Read_Partial == 0x00) )
    		return AT91C_READ_ERROR;
-   		
+
     if( sizeToRead > pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length)
    		return AT91C_READ_ERROR;
     ////////////////////////////////////////////////////////////////////////////////////////////
-      
+
     // Init Mode Register
 	AT91C_BASE_MCI->MCI_MR |= ((pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length << 16) | AT91C_MCI_PDCMODE);
-	 
+
     if (sizeToRead %4)
 		sizeToRead = (sizeToRead /4)+1;
 	else
@@ -219,7 +219,7 @@ int AT91F_MCI_ReadBlock(
 
 	// (PDC) Receiver Transfer Enable
 	AT91C_BASE_PDC_MCI->PDC_PTCR = AT91C_PDC_RXTEN;
-	
+
 	return AT91C_READ_OK;
 }
 
@@ -238,29 +238,29 @@ int AT91F_MCI_WriteBlock(
     ////////////////////////////////////////////////////////////////////////////////////////////
 	if( pMCI_Device->pMCI_DeviceDesc->state != AT91C_MCI_IDLE)
     	return AT91C_WRITE_ERROR;
-    
+
     if( (AT91F_MCI_GetStatus(pMCI_Device,pMCI_Device->pMCI_DeviceFeatures->Relative_Card_Address) & AT91C_SR_READY_FOR_DATA) != AT91C_SR_READY_FOR_DATA)
     	return AT91C_WRITE_ERROR;
-    	
+
     if ( (dest + sizeToWrite) > pMCI_Device->pMCI_DeviceFeatures->Memory_Capacity )
 		return AT91C_WRITE_ERROR;
 
     // If source does not fit a begin of a block
 	if ( (dest % pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length) != 0 )
 		return AT91C_WRITE_ERROR;
-   
-    // Test if the MMC supports Partial Write Block 
-    if( (sizeToWrite < pMCI_Device->pMCI_DeviceFeatures->Max_Write_DataBlock_Length) 
+
+    // Test if the MMC supports Partial Write Block
+    if( (sizeToWrite < pMCI_Device->pMCI_DeviceFeatures->Max_Write_DataBlock_Length)
     	&& (pMCI_Device->pMCI_DeviceFeatures->Write_Partial == 0x00) )
    		return AT91C_WRITE_ERROR;
-   		
+
    	if( sizeToWrite > pMCI_Device->pMCI_DeviceFeatures->Max_Write_DataBlock_Length )
    		return AT91C_WRITE_ERROR;
     ////////////////////////////////////////////////////////////////////////////////////////////
-  
+
     // Init Mode Register
 	AT91C_BASE_MCI->MCI_MR |= ((pMCI_Device->pMCI_DeviceFeatures->Max_Write_DataBlock_Length << 16) | AT91C_MCI_PDCMODE);
-	
+
 	if (sizeToWrite %4)
 		sizeToWrite = (sizeToWrite /4)+1;
 	else
@@ -279,10 +279,10 @@ int AT91F_MCI_WriteBlock(
 
 	// Enable AT91C_MCI_TXBUFE Interrupt
     AT91C_BASE_MCI->MCI_IER = AT91C_MCI_TXBUFE;
-  
+
   	// Enables TX for PDC transfert requests
     AT91C_BASE_PDC_MCI->PDC_PTCR = AT91C_PDC_TXTEN;
-  
+
 	return AT91C_WRITE_OK;
 }
 #endif
@@ -295,7 +295,7 @@ int AT91F_MCI_WriteBlock(
 int AT91F_MCI_MMC_SelectCard(AT91PS_MciDevice pMCI_Device, unsigned int relative_card_address)
 {
     int status;
-	
+
 	//* Check if the MMC card chosen is already the selected one
 	status = AT91F_MCI_GetStatus(pMCI_Device,relative_card_address);
 
@@ -328,17 +328,17 @@ int AT91F_MCI_MMC_SelectCard(AT91PS_MciDevice pMCI_Device, unsigned int relative
 //*----------------------------------------------------------------------------
 int AT91F_MCI_GetCSD (AT91PS_MciDevice pMCI_Device, unsigned int relative_card_address , unsigned int * response)
 {
- 	
+
  	if(AT91F_MCI_SendCommand(pMCI_Device,
 								  AT91C_SEND_CSD_CMD,
 								  (relative_card_address << 16)) != AT91C_CMD_SEND_OK)
 		return AT91C_CMD_SEND_ERROR;
-	
+
     response[0] = AT91C_BASE_MCI->MCI_RSPR[0];
    	response[1] = AT91C_BASE_MCI->MCI_RSPR[1];
     response[2] = AT91C_BASE_MCI->MCI_RSPR[2];
     response[3] = AT91C_BASE_MCI->MCI_RSPR[3];
-    
+
     return AT91C_CMD_SEND_OK;
 }
 
@@ -359,7 +359,7 @@ int AT91F_MCI_SetBlocklength(AT91PS_MciDevice pMCI_Device,unsigned int length)
 int AT91F_MCI_MMC_GetAllOCR (AT91PS_MciDevice pMCI_Device)
 {
 	unsigned int	response =0x0;
- 	
+
  	while(1)
     {
     	response = AT91F_MCI_SendCommand(pMCI_Device,
@@ -367,11 +367,11 @@ int AT91F_MCI_MMC_GetAllOCR (AT91PS_MciDevice pMCI_Device)
   										AT91C_MMC_HOST_VOLTAGE_RANGE);
 		if (response != AT91C_CMD_SEND_OK)
 			return AT91C_INIT_ERROR;
-		
+
 		response = AT91C_BASE_MCI->MCI_RSPR[0];
-		
+
 		if ( (response & AT91C_CARD_POWER_UP_BUSY) == AT91C_CARD_POWER_UP_BUSY)
-			return(response);	
+			return(response);
 	}
 }
 #endif
@@ -384,7 +384,7 @@ int AT91F_MCI_MMC_GetAllOCR (AT91PS_MciDevice pMCI_Device)
 int AT91F_MCI_MMC_GetAllCID (AT91PS_MciDevice pMCI_Device, unsigned int *response)
 {
 	int Nb_Cards_Found=-1;
-  
+
 	while(1)
 	{
 	 	if(AT91F_MCI_SendCommand(pMCI_Device,
@@ -392,18 +392,18 @@ int AT91F_MCI_MMC_GetAllCID (AT91PS_MciDevice pMCI_Device, unsigned int *respons
 								AT91C_NO_ARGUMENT) != AT91C_CMD_SEND_OK)
 			return Nb_Cards_Found;
 		else
-		{		
+		{
 			Nb_Cards_Found = 0;
 			//* Assignation of the relative address to the MMC CARD
 			pMCI_Device->pMCI_DeviceFeatures[Nb_Cards_Found].Relative_Card_Address = Nb_Cards_Found + AT91C_FIRST_RCA;
 			//* Set the insert flag
 			pMCI_Device->pMCI_DeviceFeatures[Nb_Cards_Found].Card_Inserted = AT91C_MMC_CARD_INSERTED;
-	
+
 			if (AT91F_MCI_SendCommand(pMCI_Device,
 									 AT91C_MMC_SET_RELATIVE_ADDR_CMD,
 									 (Nb_Cards_Found + AT91C_FIRST_RCA) << 16) != AT91C_CMD_SEND_OK)
 				return AT91C_CMD_SEND_ERROR;
-				 
+
 			//* If no error during assignation address ==> Increment Nb_cards_Found
 			Nb_Cards_Found++ ;
 		}
@@ -438,7 +438,7 @@ int AT91F_MCI_MMC_Init (AT91PS_MciDevice pMCI_Device)
 			if (AT91F_MCI_GetCSD(pMCI_Device,
 									  pMCI_Device->pMCI_DeviceFeatures[i].Relative_Card_Address,
 									  tab_response) != AT91C_CMD_SEND_OK)
-				pMCI_Device->pMCI_DeviceFeatures[i].Relative_Card_Address = 0;					  
+				pMCI_Device->pMCI_DeviceFeatures[i].Relative_Card_Address = 0;
 			else
 			{
 				pMCI_Device->pMCI_DeviceFeatures[i].Max_Read_DataBlock_Length = 1 << ((tab_response[1] >> AT91C_CSD_RD_B_LEN_S) & AT91C_CSD_RD_B_LEN_M );
@@ -446,10 +446,10 @@ int AT91F_MCI_MMC_Init (AT91PS_MciDevice pMCI_Device)
 				pMCI_Device->pMCI_DeviceFeatures[i].Sector_Size = 1 + ((tab_response[2] >> AT91C_CSD_v22_SECT_SIZE_S) & AT91C_CSD_v22_SECT_SIZE_M );
 		  		pMCI_Device->pMCI_DeviceFeatures[i].Read_Partial = (tab_response[1] >> AT91C_CSD_RD_B_PAR_S) & AT91C_CSD_RD_B_PAR_M;
 				pMCI_Device->pMCI_DeviceFeatures[i].Write_Partial = (tab_response[3] >> AT91C_CSD_WBLOCK_P_S) & AT91C_CSD_WBLOCK_P_M;
-				
+
 				// None in MMC specification version 2.2
 				pMCI_Device->pMCI_DeviceFeatures[i].Erase_Block_Enable = 0;
-				
+
 				pMCI_Device->pMCI_DeviceFeatures[i].Read_Block_Misalignment = (tab_response[1] >> AT91C_CSD_RD_B_MIS_S) & AT91C_CSD_RD_B_MIS_M;
 				pMCI_Device->pMCI_DeviceFeatures[i].Write_Block_Misalignment = (tab_response[1] >> AT91C_CSD_WR_B_MIS_S) & AT91C_CSD_WR_B_MIS_M;
 
@@ -463,10 +463,10 @@ int AT91F_MCI_MMC_Init (AT91PS_MciDevice pMCI_Device)
 
 				pMCI_Device->pMCI_DeviceFeatures[i].Memory_Capacity =  pMCI_Device->pMCI_DeviceFeatures[i].Max_Read_DataBlock_Length * blocknr;
 		  		//// End of Compute Memory Capacity
-		  		
-			}	// end of else			  
+
+			}	// end of else
 		}	// end of for
-		
+
 		return AT91C_INIT_OK;
 	}	// end of if
 
@@ -484,7 +484,7 @@ int AT91F_MCI_SDCard_GetOCR (AT91PS_MciDevice pMCI_Device)
 
 	// The RCA to be used for CMD55 in Idle state shall be the card's default RCA=0x0000.
 	pMCI_Device->pMCI_DeviceFeatures->Relative_Card_Address = 0x0;
- 	
+
  	while( (response & AT91C_CARD_POWER_UP_BUSY) != AT91C_CARD_POWER_UP_BUSY )
     {
     	response = AT91F_MCI_SDCard_SendAppCommand(pMCI_Device,
@@ -492,10 +492,10 @@ int AT91F_MCI_SDCard_GetOCR (AT91PS_MciDevice pMCI_Device)
   										AT91C_MMC_HOST_VOLTAGE_RANGE);
 		if (response != AT91C_CMD_SEND_OK)
 			return AT91C_INIT_ERROR;
-		
+
 		response = AT91C_BASE_MCI->MCI_RSPR[0];
 	}
-	
+
 	return(AT91C_BASE_MCI->MCI_RSPR[0]);
 }
 
@@ -509,12 +509,12 @@ int AT91F_MCI_SDCard_GetCID (AT91PS_MciDevice pMCI_Device, unsigned int *respons
 							AT91C_ALL_SEND_CID_CMD,
 							AT91C_NO_ARGUMENT) != AT91C_CMD_SEND_OK)
 		return AT91C_CMD_SEND_ERROR;
-	
+
     response[0] = AT91C_BASE_MCI->MCI_RSPR[0];
    	response[1] = AT91C_BASE_MCI->MCI_RSPR[1];
     response[2] = AT91C_BASE_MCI->MCI_RSPR[2];
     response[3] = AT91C_BASE_MCI->MCI_RSPR[3];
-    
+
     return AT91C_CMD_SEND_OK;
 }
 
@@ -594,7 +594,7 @@ int AT91F_MCI_SDCard_Init (AT91PS_MciDevice pMCI_Device)
 					printf("SD-Card: %d Bytes\n\r", pMCI_Device->pMCI_DeviceFeatures->Memory_Capacity);
 
 		  		if( AT91F_MCI_SDCard_SetBusWidth(pMCI_Device) == AT91C_CMD_SEND_OK )
-				{	
+				{
 					 if (AT91F_MCI_SetBlocklength(pMCI_Device,pMCI_Device->pMCI_DeviceFeatures->Max_Read_DataBlock_Length) == AT91C_CMD_SEND_OK)
 					return AT91C_INIT_OK;
 				}
@@ -621,10 +621,10 @@ void AT91F_CfgDevice(void)
 	MCI_Device_Features.Erase_Block_Enable 			= 0;
 	MCI_Device_Features.Sector_Size 				= 0;
 	MCI_Device_Features.Memory_Capacity 			= 0;
-	
+
 	MCI_Device_Desc.state							= AT91C_MCI_IDLE;
 	MCI_Device_Desc.SDCard_bus_width				= AT91C_MCI_SCDBUS;
-	
+
 	// Init AT91S_DataFlash Global Structure, by default AT45DB choosen !!!
 	MCI_Device.pMCI_DeviceDesc 		= &MCI_Device_Desc;
 	MCI_Device.pMCI_DeviceFeatures 	= &MCI_Device_Features;
@@ -645,9 +645,9 @@ int AT91F_MCI_Init(void)
     // Set up PIO SDC_TYPE to switch on MMC/SDCard and not DataFlash Card
 	AT91F_PIO_CfgOutput(AT91C_BASE_PIOB,AT91C_PIO_PB7);
 	AT91F_PIO_SetOutput(AT91C_BASE_PIOB,AT91C_PIO_PB7);
-	
+
 	// Init MCI for MMC and SDCard interface
-	AT91F_MCI_CfgPIO();	
+	AT91F_MCI_CfgPIO();
 	AT91F_MCI_CfgPMC();
 	AT91F_PDC_Open(AT91C_BASE_PDC_MCI);
 
@@ -657,7 +657,7 @@ int AT91F_MCI_Init(void)
 	// Init MCI Device Structures
 	AT91F_CfgDevice();
 
-	// Configure MCI interrupt 
+	// Configure MCI interrupt
 	AT91F_AIC_ConfigureIt(AT91C_BASE_AIC,
 						 AT91C_ID_MCI,
 						 AT91C_AIC_PRIOR_HIGHEST,
@@ -674,7 +674,7 @@ int AT91F_MCI_Init(void)
 						AT91C_MCI_DTOR_1MEGA_CYCLES,
 						AT91C_MCI_MR_PDCMODE,			// 15MHz for MCK = 60MHz (CLKDIV = 1)
 						AT91C_MCI_SDCARD_4BITS_SLOTA);
-	
+
 	if(AT91F_MCI_SDCard_Init(&MCI_Device) != AT91C_INIT_OK)
 		return FALSE;
 	else
@@ -689,13 +689,13 @@ int AT91F_MCI_Init(void)
 void AT91F_MCIDeviceWaitReady(unsigned int timeout)
 {
 	volatile int status;
-	
+
 	do
 	{
 		status = AT91C_BASE_MCI->MCI_SR;
 		timeout--;
 	}
-	while( !(status & AT91C_MCI_NOTBUSY)  && (timeout>0) );	
+	while( !(status & AT91C_MCI_NOTBUSY)  && (timeout>0) );
 }
 
 unsigned int swab32(unsigned int data)
@@ -725,7 +725,7 @@ int AT91F_MCI_ReadBlockSwab(
 
 	//* Read Block 1
 	for(i=0;i<BUFFER_SIZE_MCI_DEVICE;i++)
-		*buf++ = 0x00;	
+		*buf++ = 0x00;
 	AT91F_MCI_ReadBlock(&MCI_Device,src,databuffer,sizeToRead);
 
 	//* Wait end of Read
diff --git a/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951g-2hnd.dts b/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951g-2hnd.dts
index 6229eefb1f..b2f224e750 100644
--- a/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951g-2hnd.dts
+++ b/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951g-2hnd.dts
@@ -17,7 +17,7 @@
 			gpio-export,output = <1>;
 			gpios = <&gpio 20 GPIO_ACTIVE_HIGH>;
 		};
-		
+
 		buzzer {
 			gpio-export,name = "buzzer";
 			gpio-export,output = <1>;
diff --git a/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951ui-2hnd.dts b/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951ui-2hnd.dts
index 65003cb9a1..f57695eab0 100644
--- a/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951ui-2hnd.dts
+++ b/target/linux/ath79/dts/ar9344_mikrotik_routerboard-951ui-2hnd.dts
@@ -70,5 +70,8 @@
 };
 
 &wmac {
-	qca,led-pin = /bits/ 8 <11>;
+	led {
+		led-sources = <11>;
+		led-active-low;
+	};
 };
diff --git a/target/linux/ath79/dts/ar9344_zbtlink_zbt-wd323.dts b/target/linux/ath79/dts/ar9344_zbtlink_zbt-wd323.dts
index b0002e455f..ab1ff56e35 100644
--- a/target/linux/ath79/dts/ar9344_zbtlink_zbt-wd323.dts
+++ b/target/linux/ath79/dts/ar9344_zbtlink_zbt-wd323.dts
@@ -59,7 +59,7 @@
 			gpios = <&gpio 22 GPIO_ACTIVE_LOW>;
 		};
 	};
-	
+
 	watchdog {
 		compatible = "linux,wdt-gpio";
 		gpios = <&gpio 21 GPIO_ACTIVE_HIGH>;
diff --git a/target/linux/ath79/dts/qca9531_glinet_gl-s200.dtsi b/target/linux/ath79/dts/qca9531_glinet_gl-s200.dtsi
index 648c3a9c8e..0c30e2d13f 100644
--- a/target/linux/ath79/dts/qca9531_glinet_gl-s200.dtsi
+++ b/target/linux/ath79/dts/qca9531_glinet_gl-s200.dtsi
@@ -159,7 +159,7 @@
 		reg = <1>;
 		spi-max-frequency = <25000000>;
 		status = "disabled";
-		
+
 		nand_partitions: partitions {
 			compatible = "fixed-partitions";
 			#address-cells = <1>;
diff --git a/target/linux/ath79/dts/qca9558_aruba_ap-115.dts b/target/linux/ath79/dts/qca9558_aruba_ap-115.dts
index 7a59bda6eb..9f6922bb89 100644
--- a/target/linux/ath79/dts/qca9558_aruba_ap-115.dts
+++ b/target/linux/ath79/dts/qca9558_aruba_ap-115.dts
@@ -41,7 +41,7 @@
 			color = <LED_COLOR_ID_GREEN>;
 			gpios = <&gpio 4 GPIO_ACTIVE_LOW>;
 		};
-		
+
 		led_power_red: power-red {
 			function = LED_FUNCTION_POWER;
 			color = <LED_COLOR_ID_RED>;
@@ -113,7 +113,7 @@
 	 *
 	 * We can not support this with OpenWrt, as this
 	 * would require us to influence the pinmux based on the CS.
-	 * 
+	 *
 	 * We force-select Bank 1. Remember to blame Aruba for that.
 	 */
 	cs0_pin5: spi-cs0-pin5 {
diff --git a/target/linux/ath79/dts/qca9558_comfast_cf-e380ac-v2.dts b/target/linux/ath79/dts/qca9558_comfast_cf-e380ac-v2.dts
index afe97df6d4..2232adc951 100644
--- a/target/linux/ath79/dts/qca9558_comfast_cf-e380ac-v2.dts
+++ b/target/linux/ath79/dts/qca9558_comfast_cf-e380ac-v2.dts
@@ -55,7 +55,7 @@
 
 	watchdog {
 		compatible = "linux,wdt-gpio";
-		
+
 		gpios = <&gpio 17 GPIO_ACTIVE_LOW>;
 		hw_algo = "toggle";
 		hw_margin_ms = <1200>;
diff --git a/target/linux/ath79/dts/qca9563_ubnt_amplifi-router-hd.dts b/target/linux/ath79/dts/qca9563_ubnt_amplifi-router-hd.dts
index a322323899..261caf0091 100644
--- a/target/linux/ath79/dts/qca9563_ubnt_amplifi-router-hd.dts
+++ b/target/linux/ath79/dts/qca9563_ubnt_amplifi-router-hd.dts
@@ -168,7 +168,7 @@
 
 &eth0 {
 	status = "okay";
-	
+
 	pll-data = <0x03000101 0x00000101 0x00001919>;
 
 	phy-mode = "sgmii";
diff --git a/target/linux/ath79/image/lzma-loader/src/LzmaDecode.c b/target/linux/ath79/image/lzma-loader/src/LzmaDecode.c
index cb8345377e..3470e55d6e 100644
--- a/target/linux/ath79/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/ath79/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.40 Copyright (c) 1999-2006 Igor Pavlov (2006-05-01)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -46,7 +46,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -57,9 +57,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -82,7 +82,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -168,7 +168,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -210,7 +210,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -261,7 +261,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -275,7 +275,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -287,9 +287,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -338,7 +338,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -365,14 +365,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -408,7 +408,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -469,7 +469,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -524,7 +524,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/target/linux/ath79/image/lzma-loader/src/LzmaDecode.h b/target/linux/ath79/image/lzma-loader/src/LzmaDecode.h
index 2870eeb9c9..bd75525aed 100644
--- a/target/linux/ath79/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/ath79/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -31,7 +31,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/target/linux/ath79/image/lzma-loader/src/LzmaTypes.h b/target/linux/ath79/image/lzma-loader/src/LzmaTypes.h
index 9c27290757..83f96f4643 100644
--- a/target/linux/ath79/image/lzma-loader/src/LzmaTypes.h
+++ b/target/linux/ath79/image/lzma-loader/src/LzmaTypes.h
@@ -1,5 +1,5 @@
-/* 
-LzmaTypes.h 
+/*
+LzmaTypes.h
 
 Types for LZMA Decoder
 
@@ -13,12 +13,12 @@ This file is part of LZMA SDK 4.40 (2006-05-01)
 #ifndef _7ZIP_BYTE_DEFINED
 #define _7ZIP_BYTE_DEFINED
 typedef unsigned char Byte;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT16_DEFINED
 #define _7ZIP_UINT16_DEFINED
 typedef unsigned short UInt16;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT32_DEFINED
 #define _7ZIP_UINT32_DEFINED
@@ -27,7 +27,7 @@ typedef unsigned long UInt32;
 #else
 typedef unsigned int UInt32;
 #endif
-#endif 
+#endif
 
 /* #define _LZMA_NO_SYSTEM_SIZE_T */
 /* You can use it, if you don't want <stddef.h> */
diff --git a/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.c b/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.c
index 951700bddf..900c7e7b49 100644
--- a/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder
-  
+
   LZMA SDK 4.05 Copyright (c) 1999-2004 Igor Pavlov (2004-08-25)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -89,7 +89,7 @@ void RangeDecoderInit(CRangeDecoder *rd,
     rd->Code = (rd->Code << 8) | ReadByte;
 }
 
-#define RC_INIT_VAR UInt32 range = rd->Range; UInt32 code = rd->Code;        
+#define RC_INIT_VAR UInt32 range = rd->Range; UInt32 code = rd->Code;
 #define RC_FLUSH_VAR rd->Range = range; rd->Code = code;
 #define RC_NORMALIZE if (range < kTopValue) { range <<= 8; code = (code << 8) | ReadByte; }
 
@@ -157,7 +157,7 @@ int RangeDecoderBitDecode(CProb *prob, CRangeDecoder *rd)
     { A1; range -= bound; code -= bound; *prob -= (*prob) >> kNumMoveBits; mi = (mi + mi) + 1; } \
   RC_NORMALIZE
 
-#define RC_GET_BIT(prob, mi) RC_GET_BIT2(prob, mi, ; , ;)               
+#define RC_GET_BIT(prob, mi) RC_GET_BIT2(prob, mi, ; , ;)
 
 int RangeDecoderBitTreeDecode(CProb *probs, int numLevels, CRangeDecoder *rd)
 {
@@ -207,7 +207,7 @@ int RangeDecoderReverseBitTreeDecode(CProb *probs, int numLevels, CRangeDecoder
 }
 
 Byte LzmaLiteralDecode(CProb *probs, CRangeDecoder *rd)
-{ 
+{
   int symbol = 1;
   #ifdef _LZMA_LOC_OPT
   RC_INIT_VAR
@@ -229,7 +229,7 @@ Byte LzmaLiteralDecode(CProb *probs, CRangeDecoder *rd)
 }
 
 Byte LzmaLiteralDecodeMatch(CProb *probs, CRangeDecoder *rd, Byte matchByte)
-{ 
+{
   int symbol = 1;
   #ifdef _LZMA_LOC_OPT
   RC_INIT_VAR
@@ -284,7 +284,7 @@ Byte LzmaLiteralDecodeMatch(CProb *probs, CRangeDecoder *rd, Byte matchByte)
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 int LzmaLenDecode(CProb *p, CRangeDecoder *rd, int posState)
 {
@@ -294,7 +294,7 @@ int LzmaLenDecode(CProb *p, CRangeDecoder *rd, int posState)
   if(RangeDecoderBitDecode(p + LenChoice2, rd) == 0)
     return kLenNumLowSymbols + RangeDecoderBitTreeDecode(p + LenMid +
         (posState << kLenNumMidBits), kLenNumMidBits, rd);
-  return kLenNumLowSymbols + kLenNumMidSymbols + 
+  return kLenNumLowSymbols + kLenNumMidSymbols +
       RangeDecoderBitTreeDecode(p + LenHigh, kLenNumHighBits, rd);
 }
 
@@ -377,8 +377,8 @@ int LzmaDecoderInit(
   vs->RemainLen = 0;
   dictionary[dictionarySize - 1] = 0;
   for (i = 0; i < numProbs; i++)
-    p[i] = kBitModelTotal >> 1; 
-  RangeDecoderInit(&vs->RangeDecoder, 
+    p[i] = kBitModelTotal >> 1;
+  RangeDecoderInit(&vs->RangeDecoder,
       #ifdef _LZMA_IN_CB
       inCallback
       #else
@@ -388,7 +388,7 @@ int LzmaDecoderInit(
   return LZMA_RESULT_OK;
 }
 
-int LzmaDecode(unsigned char *buffer, 
+int LzmaDecode(unsigned char *buffer,
     unsigned char *outStream, UInt32 outSize,
     UInt32 *outSizeProcessed)
 {
@@ -458,8 +458,8 @@ int LzmaDecode(
   if (bufferSize < numProbs * sizeof(CProb))
     return LZMA_RESULT_NOT_ENOUGH_MEM;
   for (i = 0; i < numProbs; i++)
-    p[i] = kBitModelTotal >> 1; 
-  RangeDecoderInit(&rd, 
+    p[i] = kBitModelTotal >> 1;
+  RangeDecoderInit(&rd,
       #ifdef _LZMA_IN_CB
       inCallback
       #else
@@ -472,7 +472,7 @@ int LzmaDecode(
   while(nowPos < outSize)
   {
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -486,9 +486,9 @@ int LzmaDecode(
       return LZMA_RESULT_DATA_ERROR;
     if (RangeDecoderBitDecode(p + IsMatch + (state << kNumPosBitsMax) + posState, &rd) == 0)
     {
-      CProb *probs = p + Literal + (LZMA_LIT_SIZE * 
+      CProb *probs = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -521,7 +521,7 @@ int LzmaDecode(
         dictionaryPos = 0;
       #endif
     }
-    else             
+    else
     {
       previousIsMatch = 1;
       if (RangeDecoderBitDecode(p + IsRep + state, &rd) == 1)
@@ -534,7 +534,7 @@ int LzmaDecode(
             UInt32 pos;
             #endif
             if (
-               (nowPos 
+               (nowPos
                 #ifdef _LZMA_OUT_READ
                 + globalPos
                 #endif
@@ -562,7 +562,7 @@ int LzmaDecode(
           UInt32 distance;
           if(RangeDecoderBitDecode(p + IsRepG1 + state, &rd) == 0)
             distance = rep1;
-          else 
+          else
           {
             if(RangeDecoderBitDecode(p + IsRepG2 + state, &rd) == 0)
               distance = rep2;
@@ -588,7 +588,7 @@ int LzmaDecode(
         state = state < 7 ? 7 : 10;
         len = LzmaLenDecode(p + LenCoder, &rd, posState);
         posSlot = RangeDecoderBitTreeDecode(p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits), kNumPosSlotBits, &rd);
         if (posSlot >= kStartPosModelIndex)
         {
@@ -601,7 +601,7 @@ int LzmaDecode(
           }
           else
           {
-            rep0 += RangeDecoderDecodeDirectBits(&rd, 
+            rep0 += RangeDecoderDecodeDirectBits(&rd,
                 numDirectBits - kNumAlignBits) << kNumAlignBits;
             rep0 += RangeDecoderReverseBitTreeDecode(p + Align, kNumAlignBits, &rd);
           }
@@ -616,7 +616,7 @@ int LzmaDecode(
         len = -1;
         break;
       }
-      if (rep0 > nowPos 
+      if (rep0 > nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
diff --git a/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.h b/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.h
index f58944e3c3..ff8e96bd26 100644
--- a/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/bcm47xx/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -29,7 +29,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
@@ -63,10 +63,10 @@ typedef struct _ILzmaInCallback
 #define LZMA_BASE_SIZE 1846
 #define LZMA_LIT_SIZE 768
 
-/* 
+/*
 bufferSize = (LZMA_BASE_SIZE + (LZMA_LIT_SIZE << (lc + lp)))* sizeof(CProb)
 bufferSize += 100 in case of _LZMA_OUT_READ
-by default CProb is unsigned short, 
+by default CProb is unsigned short,
 but if specify _LZMA_PROB_32, CProb will be UInt32(unsigned int)
 */
 
@@ -84,7 +84,7 @@ int LzmaDecoderInit(
 #endif
 
 int LzmaDecode(
-    unsigned char *buffer, 
+    unsigned char *buffer,
   #ifndef _LZMA_OUT_READ
     UInt32 bufferSize,
     int lc, int lp, int pb,
diff --git a/target/linux/bcm47xx/image/lzma-loader/src/decompress.c b/target/linux/bcm47xx/image/lzma-loader/src/decompress.c
index 05681b152d..292d6dfe56 100644
--- a/target/linux/bcm47xx/image/lzma-loader/src/decompress.c
+++ b/target/linux/bcm47xx/image/lzma-loader/src/decompress.c
@@ -106,10 +106,10 @@ static int read_byte(void *object, unsigned char **buffer, UInt32 *bufferSize)
 		val = *(unsigned int *)data;
 		data += 4;
 	}
-	
+
 	*bufferSize = 1;
 	*buffer = ((unsigned char *)&val) + (offset++ & 3);
-	
+
 	return LZMA_RESULT_OK;
 }
 
@@ -117,12 +117,12 @@ static __inline__ unsigned char get_byte(void)
 {
 	unsigned char *buffer;
 	UInt32 fake;
-	
+
 	return read_byte(0, &buffer, &fake), *buffer;
 }
 
 /* should be the first function */
-void entry(unsigned long icache_size, unsigned long icache_lsize, 
+void entry(unsigned long icache_size, unsigned long icache_lsize,
 	unsigned long dcache_size, unsigned long dcache_lsize,
 	unsigned long fw_arg0, unsigned long fw_arg1,
 	unsigned long fw_arg2, unsigned long fw_arg3)
@@ -145,7 +145,7 @@ void entry(unsigned long icache_size, unsigned long icache_lsize,
 	if (((struct trx_header *)data)->magic == EDIMAX_PS_HEADER_MAGIC)
 		data += EDIMAX_PS_HEADER_LEN;
 	/* compressed kernel is in the partition 0 or 1 */
-	if (((struct trx_header *)data)->offsets[1] > 65536) 
+	if (((struct trx_header *)data)->offsets[1] > 65536)
 		data += ((struct trx_header *)data)->offsets[0];
 	else
 		data += ((struct trx_header *)data)->offsets[1];
@@ -168,7 +168,7 @@ void entry(unsigned long icache_size, unsigned long icache_lsize,
 		((unsigned int)get_byte() << 24);
 
 	/* skip rest of the header (upper half of uncompressed size) */
-	for (i = 0; i < 4; i++) 
+	for (i = 0; i < 4; i++)
 		get_byte();
 
 	/* decompress kernel */
diff --git a/target/linux/bmips/dts/bcm63168-smartrg-sr505n.dts b/target/linux/bmips/dts/bcm63168-smartrg-sr505n.dts
index 571289b4c6..4193102f49 100644
--- a/target/linux/bmips/dts/bcm63168-smartrg-sr505n.dts
+++ b/target/linux/bmips/dts/bcm63168-smartrg-sr505n.dts
@@ -16,7 +16,7 @@
 	keys {
 		compatible = "gpio-keys-polled";
 		poll-interval = <100>;
-		
+
 		reset {
 			label = "reset";
 			gpios = <&gpio 32 GPIO_ACTIVE_LOW>;
@@ -180,7 +180,7 @@
 &pinctrl {
 	pinctrl_leds: leds {
 		function = "led";
-		pins = "gpio1", "gpio8", 
+		pins = "gpio1", "gpio8",
 			"gpio9", "gpio10",
 			"gpio11", "gpio12",
 			"gpio14", "gpio15",
diff --git a/target/linux/bmips/dts/bcm6318-tp-link-td-w8968-v3.dts b/target/linux/bmips/dts/bcm6318-tp-link-td-w8968-v3.dts
index 59b209daed..d7e733c139 100644
--- a/target/linux/bmips/dts/bcm6318-tp-link-td-w8968-v3.dts
+++ b/target/linux/bmips/dts/bcm6318-tp-link-td-w8968-v3.dts
@@ -12,11 +12,11 @@
 		led-running = &led_power_green;
 		led-upgrade = &led_power_green;
 	};
-	
+
 	keys {
 		compatible = "gpio-keys-polled";
 		poll-interval = <100>;
-		
+
 		wlan {
 			label = "wlan";
 			gpios = <&gpio 9 GPIO_ACTIVE_LOW>;
@@ -38,7 +38,7 @@
 			debounce-interval = <60>;
 		};
 	};
-	
+
 	bcm43217-sprom {
 		compatible = "brcm,bcma-sprom";
 
@@ -182,7 +182,7 @@
 		function = LED_FUNCTION_USB;
 		color = <LED_COLOR_ID_GREEN>;
 	};
-	
+
 	led@16 {
 		reg = <16>;
 		active-low;
diff --git a/target/linux/bmips/dts/bcm6328-dlink-dsl-2750b-b1.dts b/target/linux/bmips/dts/bcm6328-dlink-dsl-2750b-b1.dts
index e4806c0a9a..559e38bba8 100644
--- a/target/linux/bmips/dts/bcm6328-dlink-dsl-2750b-b1.dts
+++ b/target/linux/bmips/dts/bcm6328-dlink-dsl-2750b-b1.dts
@@ -63,7 +63,7 @@
 
 &leds {
 	status = "okay";
-	
+
 	pinctrl-names = "default";
 	pinctrl-0 = <&pinctrl_leds>;
 
@@ -213,7 +213,7 @@
 
 			nvmem-cells = <&macaddr_cfe_6a0 1>, <&cal_data_1000>;
 			nvmem-cell-names = "mac-address", "calibration";
-			
+
 			#gpio-cells = <2>;
 			gpio-controller;
 		};
diff --git a/target/linux/bmips/files/drivers/net/ethernet/broadcom/bcm6348-enet.c b/target/linux/bmips/files/drivers/net/ethernet/broadcom/bcm6348-enet.c
index ca184e575b..85105f591e 100644
--- a/target/linux/bmips/files/drivers/net/ethernet/broadcom/bcm6348-enet.c
+++ b/target/linux/bmips/files/drivers/net/ethernet/broadcom/bcm6348-enet.c
@@ -1610,7 +1610,7 @@ static int bcm6348_emac_probe(struct platform_device *pdev)
 					   GFP_KERNEL);
 		if (IS_ERR_OR_NULL(emac->reset))
 			return PTR_ERR(emac->reset);
-		
+
 	}
 	for (i = 0; i < emac->num_resets; i++) {
 		emac->reset[i] = devm_reset_control_get_by_index(dev, i);
diff --git a/target/linux/bmips/image/lzma-loader/src/LzmaDecode.c b/target/linux/bmips/image/lzma-loader/src/LzmaDecode.c
index cb8345377e..3470e55d6e 100644
--- a/target/linux/bmips/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/bmips/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.40 Copyright (c) 1999-2006 Igor Pavlov (2006-05-01)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -46,7 +46,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -57,9 +57,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -82,7 +82,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -168,7 +168,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -210,7 +210,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -261,7 +261,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -275,7 +275,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -287,9 +287,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -338,7 +338,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -365,14 +365,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -408,7 +408,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -469,7 +469,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -524,7 +524,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/target/linux/bmips/image/lzma-loader/src/LzmaDecode.h b/target/linux/bmips/image/lzma-loader/src/LzmaDecode.h
index 2870eeb9c9..bd75525aed 100644
--- a/target/linux/bmips/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/bmips/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -31,7 +31,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/target/linux/bmips/image/lzma-loader/src/LzmaTypes.h b/target/linux/bmips/image/lzma-loader/src/LzmaTypes.h
index 9c27290757..83f96f4643 100644
--- a/target/linux/bmips/image/lzma-loader/src/LzmaTypes.h
+++ b/target/linux/bmips/image/lzma-loader/src/LzmaTypes.h
@@ -1,5 +1,5 @@
-/* 
-LzmaTypes.h 
+/*
+LzmaTypes.h
 
 Types for LZMA Decoder
 
@@ -13,12 +13,12 @@ This file is part of LZMA SDK 4.40 (2006-05-01)
 #ifndef _7ZIP_BYTE_DEFINED
 #define _7ZIP_BYTE_DEFINED
 typedef unsigned char Byte;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT16_DEFINED
 #define _7ZIP_UINT16_DEFINED
 typedef unsigned short UInt16;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT32_DEFINED
 #define _7ZIP_UINT32_DEFINED
@@ -27,7 +27,7 @@ typedef unsigned long UInt32;
 #else
 typedef unsigned int UInt32;
 #endif
-#endif 
+#endif
 
 /* #define _LZMA_NO_SYSTEM_SIZE_T */
 /* You can use it, if you don't want <stddef.h> */
diff --git a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_jimage.c b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_jimage.c
index 1770dd47ce..1244bbdb06 100644
--- a/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_jimage.c
+++ b/target/linux/generic/files/drivers/mtd/mtdsplit/mtdsplit_jimage.c
@@ -1,5 +1,5 @@
 /*
- *  Copyright (C) 2018 Paweł Dembicki <paweldembicki@gmail.com> 
+ *  Copyright (C) 2018 Paweł Dembicki <paweldembicki@gmail.com>
  *
  *  Based on: mtdsplit_uimage.c
  *  Copyright (C) 2013 Gabor Juhos <juhosg@openwrt.org>
diff --git a/target/linux/generic/files/drivers/net/phy/adm6996.c b/target/linux/generic/files/drivers/net/phy/adm6996.c
index dfee13c0bf..d917427419 100644
--- a/target/linux/generic/files/drivers/net/phy/adm6996.c
+++ b/target/linux/generic/files/drivers/net/phy/adm6996.c
@@ -84,7 +84,7 @@ struct adm6996_priv {
 	u16 vlan_id[ADM_NUM_VLANS];
 	u8 vlan_table[ADM_NUM_VLANS];	/* bitmap, 1 = port is member */
 	u8 vlan_tagged[ADM_NUM_VLANS];	/* bitmap, 1 = tagged member */
-	
+
 	struct mutex mib_lock;
 	char buf[2048];
 
@@ -805,12 +805,12 @@ adm6996_get_port_link(struct switch_dev *dev, int port,
 		struct switch_port_link *link)
 {
 	struct adm6996_priv *priv = to_adm(dev);
-	
+
 	u16 reg = 0;
-	
+
 	if (port >= ADM_NUM_PORTS)
 		return -EINVAL;
-	
+
 	switch (port) {
 	case 0:
 		reg = r16(priv, ADM_PS0);
@@ -838,7 +838,7 @@ adm6996_get_port_link(struct switch_dev *dev, int port,
 	default:
 		return -EINVAL;
 	}
-	
+
 	link->link = reg & ADM_PS_LS;
 	if (!link->link)
 		return 0;
@@ -1003,9 +1003,9 @@ static int adm6996_switch_init(struct adm6996_priv *priv, const char *alias, str
 		w16(priv, ADM_VID_CHECK, test);
 		test ^= r16(priv, ADM_VID_CHECK);
 		if (test & (1 << 12)) {
-			/* 
-			 * Bit 12 of this register is read-only. 
-			 * This is the FC model. 
+			/*
+			 * Bit 12 of this register is read-only.
+			 * This is the FC model.
 			 */
 			priv->model = ADM6996FC;
 		} else {
diff --git a/target/linux/generic/files/drivers/net/phy/psb6970.c b/target/linux/generic/files/drivers/net/phy/psb6970.c
index ebbe677081..e8b1b06f63 100644
--- a/target/linux/generic/files/drivers/net/phy/psb6970.c
+++ b/target/linux/generic/files/drivers/net/phy/psb6970.c
@@ -7,7 +7,7 @@
  * under  the terms of the GNU General Public License v2 as published by the
  * Free Software Foundation.
  *
- * The switch programming done in this driver follows the 
+ * The switch programming done in this driver follows the
  * "Ethernet Traffic Separation using VLAN" Application Note as
  * published by Lantiq.
  */
diff --git a/target/linux/generic/files/drivers/net/phy/rtl8306.c b/target/linux/generic/files/drivers/net/phy/rtl8306.c
index 31bc7589c4..9bd1735f67 100644
--- a/target/linux/generic/files/drivers/net/phy/rtl8306.c
+++ b/target/linux/generic/files/drivers/net/phy/rtl8306.c
@@ -587,7 +587,7 @@ rtl_attr_get_port_int(struct switch_dev *dev, const struct switch_attr *attr, st
 	return rtl_attr_get_int(dev, attr, val);
 }
 
-static int 
+static int
 rtl_get_port_link(struct switch_dev *dev, int port, struct switch_port_link *link)
 {
 	if (port >= RTL8306_NUM_PORTS)
diff --git a/target/linux/generic/image/lzma-loader/src/LzmaDecode.c b/target/linux/generic/image/lzma-loader/src/LzmaDecode.c
index c90a0d3ef4..8c863efe5c 100644
--- a/target/linux/generic/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/generic/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.22 Copyright (c) 1999-2005 Igor Pavlov (2005-06-10)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -50,7 +50,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -61,9 +61,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -86,7 +86,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -174,7 +174,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -216,7 +216,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -267,7 +267,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -281,7 +281,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -293,9 +293,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -344,7 +344,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -371,14 +371,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -414,7 +414,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -475,7 +475,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -530,7 +530,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/target/linux/generic/image/lzma-loader/src/LzmaDecode.h b/target/linux/generic/image/lzma-loader/src/LzmaDecode.h
index 213062af12..abc02d7edf 100644
--- a/target/linux/generic/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/generic/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -29,7 +29,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/target/linux/generic/image/lzma-loader/src/decompress.c b/target/linux/generic/image/lzma-loader/src/decompress.c
index 45ac509cdc..45d77c7941 100644
--- a/target/linux/generic/image/lzma-loader/src/decompress.c
+++ b/target/linux/generic/image/lzma-loader/src/decompress.c
@@ -92,11 +92,11 @@ static __inline__ unsigned char get_byte(void)
 {
 	unsigned char *buffer;
 	UInt32 fake;
-	
+
 	return read_byte(0, &buffer, &fake), *buffer;
 }
 
-/* This puts lzma workspace 128k below RAM end. 
+/* This puts lzma workspace 128k below RAM end.
  * That should be enough for both lzma and stack
  */
 static char *buffer = (char *)(RAMSTART + RAMSIZE - 0x00020000);
@@ -104,7 +104,7 @@ extern char lzma_start[];
 extern char lzma_end[];
 
 /* should be the first function */
-void entry(unsigned long icache_size, unsigned long icache_lsize, 
+void entry(unsigned long icache_size, unsigned long icache_lsize,
 	unsigned long dcache_size, unsigned long dcache_lsize)
 {
 	unsigned int i;  /* temp value */
@@ -141,7 +141,7 @@ void entry(unsigned long icache_size, unsigned long icache_lsize,
 		((unsigned int)get_byte() << 24);
 
 	/* skip rest of the header (upper half of uncompressed size) */
-	for (i = 0; i < 4; i++) 
+	for (i = 0; i < 4; i++)
 		get_byte();
 
 	/* decompress kernel */
diff --git a/target/linux/generic/image/lzma-loader/src/print.c b/target/linux/generic/image/lzma-loader/src/print.c
index 950687beff..66c177856f 100644
--- a/target/linux/generic/image/lzma-loader/src/print.c
+++ b/target/linux/generic/image/lzma-loader/src/print.c
@@ -27,9 +27,9 @@ static const char theFatalMsg[] = "fatal error in lp_Print!";
  * A low level printf() function.
  */
 void
-lp_Print(void (*output)(void *, char *, int), 
+lp_Print(void (*output)(void *, char *, int),
 	 void * arg,
-	 char *fmt, 
+	 char *fmt,
 	 va_list ap)
 {
 
@@ -40,7 +40,7 @@ lp_Print(void (*output)(void *, char *, int),
       (*output)(arg, s, l); \
     } \
   }
-    
+
     char buf[LP_MAX_BUF];
 
     char c;
@@ -57,7 +57,7 @@ lp_Print(void (*output)(void *, char *, int),
     int length;
 
     for(;;) {
-	{ 
+	{
 	    /* scan for the next '%' */
 	    char *fmtStart = fmt;
 	    while ( (*fmt != '\0') && (*fmt != '%')) {
@@ -73,7 +73,7 @@ lp_Print(void (*output)(void *, char *, int),
 
 	/* we found a '%' */
 	fmt ++;
-	
+
 	/* check for long */
 	if (*fmt == 'l') {
 	    longFlag = 1;
@@ -119,9 +119,9 @@ lp_Print(void (*output)(void *, char *, int),
 	negFlag = 0;
 	switch (*fmt) {
 	 case 'b':
-	    if (longFlag) { 
-		num = va_arg(ap, long int); 
-	    } else { 
+	    if (longFlag) {
+		num = va_arg(ap, long int);
+	    } else {
 		num = va_arg(ap, int);
 	    }
 	    length = PrintNum(buf, num, 2, 0, width, ladjust, padc, 0);
@@ -130,10 +130,10 @@ lp_Print(void (*output)(void *, char *, int),
 
 	 case 'd':
 	 case 'D':
-	    if (longFlag) { 
+	    if (longFlag) {
 		num = va_arg(ap, long int);
-	    } else { 
-		num = va_arg(ap, int); 
+	    } else {
+		num = va_arg(ap, int);
 	    }
 	    if (num < 0) {
 		num = - num;
@@ -145,10 +145,10 @@ lp_Print(void (*output)(void *, char *, int),
 
 	 case 'o':
 	 case 'O':
-	    if (longFlag) { 
+	    if (longFlag) {
 		num = va_arg(ap, long int);
-	    } else { 
-		num = va_arg(ap, int); 
+	    } else {
+		num = va_arg(ap, int);
 	    }
 	    length = PrintNum(buf, num, 8, 0, width, ladjust, padc, 0);
 	    OUTPUT(arg, buf, length);
@@ -156,30 +156,30 @@ lp_Print(void (*output)(void *, char *, int),
 
 	 case 'u':
 	 case 'U':
-	    if (longFlag) { 
+	    if (longFlag) {
 		num = va_arg(ap, long int);
-	    } else { 
-		num = va_arg(ap, int); 
+	    } else {
+		num = va_arg(ap, int);
 	    }
 	    length = PrintNum(buf, num, 10, 0, width, ladjust, padc, 0);
 	    OUTPUT(arg, buf, length);
 	    break;
-	    
+
 	 case 'x':
-	    if (longFlag) { 
+	    if (longFlag) {
 		num = va_arg(ap, long int);
-	    } else { 
-		num = va_arg(ap, int); 
+	    } else {
+		num = va_arg(ap, int);
 	    }
 	    length = PrintNum(buf, num, 16, 0, width, ladjust, padc, 0);
 	    OUTPUT(arg, buf, length);
 	    break;
 
 	 case 'X':
-	    if (longFlag) { 
+	    if (longFlag) {
 		num = va_arg(ap, long int);
-	    } else { 
-		num = va_arg(ap, int); 
+	    } else {
+		num = va_arg(ap, int);
 	    }
 	    length = PrintNum(buf, num, 16, 0, width, ladjust, padc, 1);
 	    OUTPUT(arg, buf, length);
@@ -219,7 +219,7 @@ int
 PrintChar(char * buf, char c, int length, int ladjust)
 {
     int i;
-    
+
     if (length < 1) length = 1;
     if (ladjust) {
 	*buf = c;
@@ -251,7 +251,7 @@ PrintString(char * buf, char* s, int length, int ladjust)
 }
 
 int
-PrintNum(char * buf, unsigned long u, int base, int negFlag, 
+PrintNum(char * buf, unsigned long u, int base, int negFlag,
 	 int length, int ladjust, char padc, int upcase)
 {
     /* algorithm :
@@ -298,7 +298,7 @@ PrintNum(char * buf, unsigned long u, int base, int negFlag,
     } else {
 	for (i = actualLength; i< length; i++) buf[i] = padc;
     }
-	    
+
 
     /* prepare to reverse the string */
     {
diff --git a/target/linux/generic/image/lzma-loader/src/print.h b/target/linux/generic/image/lzma-loader/src/print.h
index b051463909..9fea609676 100644
--- a/target/linux/generic/image/lzma-loader/src/print.h
+++ b/target/linux/generic/image/lzma-loader/src/print.h
@@ -28,9 +28,9 @@
  * output function cannot assume the buffer is null-terminated after
  * l number of chars.
  */
-void lp_Print(void (*output)(void *, char *, int), 
+void lp_Print(void (*output)(void *, char *, int),
 	      void * arg,
-	      char *fmt, 
+	      char *fmt,
 	      va_list ap);
 
 #endif
diff --git a/target/linux/generic/image/lzma-loader/src/printf.c b/target/linux/generic/image/lzma-loader/src/printf.c
index 49bd50d7c7..e3d5332ce7 100644
--- a/target/linux/generic/image/lzma-loader/src/printf.c
+++ b/target/linux/generic/image/lzma-loader/src/printf.c
@@ -19,7 +19,7 @@ static void myoutput(void *arg, char *s, int l)
 
     // special termination call
     if ((l==1) && (s[0] == '\0')) return;
-    
+
     for (i=0; i< l; i++) {
 	Uart16550Put(s[i]);
 	if (s[i] == '\n') Uart16550Put('\r');
diff --git a/target/linux/generic/image/lzma-loader/src/uart16550.c b/target/linux/generic/image/lzma-loader/src/uart16550.c
index 7df5727600..125670f3ef 100644
--- a/target/linux/generic/image/lzma-loader/src/uart16550.c
+++ b/target/linux/generic/image/lzma-loader/src/uart16550.c
@@ -52,12 +52,12 @@ void Uart16550Init(uint32 baud, uint8 data, uint8 parity, uint8 stop)
     UART16550_WRITE(OFS_INTR_ENABLE, 0);
 
     /* set up buad rate */
-    { 
+    {
         uint32 divisor;
-       
+
         /* set DIAB bit */
         UART16550_WRITE(OFS_LINE_CONTROL, 0x80);
-        
+
         /* set divisor */
         divisor = MAX_BAUD / baud;
         UART16550_WRITE(OFS_DIVISOR_LSB, divisor & 0xff);
diff --git a/target/linux/ipq40xx/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq4019-lbr20.dts b/target/linux/ipq40xx/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq4019-lbr20.dts
index 09d9a8f3dd..5acf0fe0b8 100644
--- a/target/linux/ipq40xx/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq4019-lbr20.dts
+++ b/target/linux/ipq40xx/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq4019-lbr20.dts
@@ -114,7 +114,7 @@
 			reg = <0x1957000 0x100>;
 			qcom,wifi_noc_memtype_m0_m2 = <TCSR_WIFI_NOC_MEMTYPE_M0_M2>;
 		};
-		
+
 	};
 };
 
@@ -321,7 +321,7 @@
 				label = "boarddata1";
 				reg = <0x00d00000 0x00080000>;
 				read-only;
-				
+
 				nvmem-layout {
 					compatible = "fixed-layout";
 					#address-cells = <1>;
diff --git a/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8064-fap-421e.dts b/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8064-fap-421e.dts
index bb66c6c808..ad8078cd74 100644
--- a/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8064-fap-421e.dts
+++ b/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8064-fap-421e.dts
@@ -40,7 +40,7 @@
 		compatible = "gpio-keys";
 		pinctrl-0 = <&button_pins>;
 		pinctrl-names = "default";
-		
+
 		reset {
 			label = "reset";
 			gpios = <&qcom_pinmux 56 GPIO_ACTIVE_LOW>;
@@ -157,7 +157,7 @@
 			pins = "gpio6", "gpio7";
 		};
 	};
-	
+
 	usb_pwr_en_pins: usb_pwr_en_pins {
 		mux {
 			pins = "gpio22";
diff --git a/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8068-ap3935.dts b/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8068-ap3935.dts
index 9219e34a92..f26d026be8 100644
--- a/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8068-ap3935.dts
+++ b/target/linux/ipq806x/files-6.6/arch/arm/boot/dts/qcom/qcom-ipq8068-ap3935.dts
@@ -57,7 +57,7 @@
 			gpios = <&qcom_pinmux 22 GPIO_ACTIVE_LOW>;
 		};
 
-		led_power_orange: power_orange { 
+		led_power_orange: power_orange {
 			function = LED_FUNCTION_POWER;
 			color = <LED_COLOR_ID_ORANGE>;
 			gpios = <&qcom_pinmux 23 GPIO_ACTIVE_LOW>;
@@ -304,7 +304,7 @@
 			compatible = "fixed-partitions";
 			#address-cells = <1>;
 			#size-cells = <1>;
-			
+
 			ubi@0 {
 				label = "ubi";
 				reg = <0x0000000 0x20000000>;
diff --git a/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vrv9510kwac23.dts b/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vrv9510kwac23.dts
index 0fb7347d73..60e14ba9c4 100644
--- a/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vrv9510kwac23.dts
+++ b/target/linux/lantiq/files/arch/mips/boot/dts/lantiq/vr9_arcadyan_vrv9510kwac23.dts
@@ -32,23 +32,23 @@
 		nvmem-cell-names = "mac-address";
 
 		brcm,sprom = "brcm/bcm43222-sprom.bin";
-		brcm,sprom-fixups = <2   0x04d2>, 
+		brcm,sprom-fixups = <2   0x04d2>,
 				    <65  0x1308>, <68  0x0402>,
 				    <70  0x1cc6>, <71  0x3c49>,
 				    <72  0x1132>, <87  0x0315>,
 				    <88  0x0315>, <96  0x2048>,
 				    <97  0xfeed>, <98  0x153e>,
 				    <99  0xfb1f>, <100 0x3e54>,
-				    <101 0x3848>, <102 0xfea0>, 
+				    <101 0x3848>, <102 0xfea0>,
 				    <103 0x145c>, <104 0xfaf0>,
 				    <105 0xfe6e>, <106 0x110c>,
 				    <107 0xfb7e>, <108 0xff00>,
-				    <109 0x13c4>, <110 0xfb30>, 
-				    <111 0x0000>, <112 0x204c>, 
-				    <113 0xfeb8>, <114 0x1508>, 
+				    <109 0x13c4>, <110 0xfb30>,
+				    <111 0x0000>, <112 0x204c>,
+				    <113 0xfeb8>, <114 0x1508>,
 				    <115 0xfacb>, <116 0x3e48>,
-				    <117 0x3848>, <118 0xfeb2>, 
-				    <119 0x156e>, <120 0xfabf>, 
+				    <117 0x3848>, <118 0xfeb2>,
+				    <119 0x156e>, <120 0xfabf>,
 				    <121 0xfe57>, <122 0x1139>,
 				    <123 0xfb6d>, <124 0xff38>,
 				    <125 0x13ee>, <126 0xfb6d>,
diff --git a/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.c b/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.c
index cb8345377e..3470e55d6e 100644
--- a/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.40 Copyright (c) 1999-2006 Igor Pavlov (2006-05-01)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -46,7 +46,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -57,9 +57,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -82,7 +82,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -168,7 +168,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -210,7 +210,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -261,7 +261,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -275,7 +275,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -287,9 +287,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -338,7 +338,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -365,14 +365,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -408,7 +408,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -469,7 +469,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -524,7 +524,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.h b/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.h
index 2870eeb9c9..bd75525aed 100644
--- a/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/lantiq/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -31,7 +31,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/target/linux/lantiq/image/lzma-loader/src/LzmaTypes.h b/target/linux/lantiq/image/lzma-loader/src/LzmaTypes.h
index 9c27290757..83f96f4643 100644
--- a/target/linux/lantiq/image/lzma-loader/src/LzmaTypes.h
+++ b/target/linux/lantiq/image/lzma-loader/src/LzmaTypes.h
@@ -1,5 +1,5 @@
-/* 
-LzmaTypes.h 
+/*
+LzmaTypes.h
 
 Types for LZMA Decoder
 
@@ -13,12 +13,12 @@ This file is part of LZMA SDK 4.40 (2006-05-01)
 #ifndef _7ZIP_BYTE_DEFINED
 #define _7ZIP_BYTE_DEFINED
 typedef unsigned char Byte;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT16_DEFINED
 #define _7ZIP_UINT16_DEFINED
 typedef unsigned short UInt16;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT32_DEFINED
 #define _7ZIP_UINT32_DEFINED
@@ -27,7 +27,7 @@ typedef unsigned long UInt32;
 #else
 typedef unsigned int UInt32;
 #endif
-#endif 
+#endif
 
 /* #define _LZMA_NO_SYSTEM_SIZE_T */
 /* You can use it, if you don't want <stddef.h> */
diff --git a/target/linux/mediatek/dts/mt7981b-cudy-re3000-v1.dts b/target/linux/mediatek/dts/mt7981b-cudy-re3000-v1.dts
index 122cfd8a1f..ff33a85fcb 100644
--- a/target/linux/mediatek/dts/mt7981b-cudy-re3000-v1.dts
+++ b/target/linux/mediatek/dts/mt7981b-cudy-re3000-v1.dts
@@ -148,7 +148,7 @@
 				label = "Factory";
 				reg = <0x50000 0x10000>;
 				read-only;
-				
+
 				nvmem-layout {
 					compatible = "fixed-layout";
 					#address-cells = <1>;
diff --git a/target/linux/mediatek/dts/mt7981b-dlink-aquila-pro-ai-m30-a1.dts b/target/linux/mediatek/dts/mt7981b-dlink-aquila-pro-ai-m30-a1.dts
index d70402fa66..988475b407 100644
--- a/target/linux/mediatek/dts/mt7981b-dlink-aquila-pro-ai-m30-a1.dts
+++ b/target/linux/mediatek/dts/mt7981b-dlink-aquila-pro-ai-m30-a1.dts
@@ -215,7 +215,7 @@
 						#nvmem-cell-cells = <1>;
 					};
 				};
-				
+
 			};
 
 			partition@69c0000 {
diff --git a/target/linux/mediatek/dts/mt7981b-netis-nx31.dts b/target/linux/mediatek/dts/mt7981b-netis-nx31.dts
index 7f5087c466..c93a3fa018 100644
--- a/target/linux/mediatek/dts/mt7981b-netis-nx31.dts
+++ b/target/linux/mediatek/dts/mt7981b-netis-nx31.dts
@@ -195,7 +195,7 @@
 				reg = <0x380000 0x200000>;
 				read-only;
 			};
-			
+
 			partition@580000 {
 				label = "ubi";
 				reg = <0x580000 0x7a80000>;
diff --git a/target/linux/mediatek/dts/mt7981b-zbtlink-zbt-z8103ax.dts b/target/linux/mediatek/dts/mt7981b-zbtlink-zbt-z8103ax.dts
index a93615629c..3dfbbec3cf 100644
--- a/target/linux/mediatek/dts/mt7981b-zbtlink-zbt-z8103ax.dts
+++ b/target/linux/mediatek/dts/mt7981b-zbtlink-zbt-z8103ax.dts
@@ -1,4 +1,4 @@
-// SPDX-License-Identifier: GPL-2.0-or-later OR MIT 
+// SPDX-License-Identifier: GPL-2.0-or-later OR MIT
 
 /dts-v1/;
 
diff --git a/target/linux/mediatek/dts/mt7986a-acer-w6-common.dtsi b/target/linux/mediatek/dts/mt7986a-acer-w6-common.dtsi
index 03913f04e1..8b35ce2517 100644
--- a/target/linux/mediatek/dts/mt7986a-acer-w6-common.dtsi
+++ b/target/linux/mediatek/dts/mt7986a-acer-w6-common.dtsi
@@ -250,7 +250,7 @@
 
 	slot0: pcie@0,0 {
 		reg = <0x0000 0 0 0 0>;
-		#address-cells = <0x03>; 
+		#address-cells = <0x03>;
 		#size-cells = <0x02>;
 	};
 };
diff --git a/target/linux/mediatek/dts/mt7986a-zyxel-ex5601-t0-ubootmod.dts b/target/linux/mediatek/dts/mt7986a-zyxel-ex5601-t0-ubootmod.dts
index d562243970..88010f6c5d 100644
--- a/target/linux/mediatek/dts/mt7986a-zyxel-ex5601-t0-ubootmod.dts
+++ b/target/linux/mediatek/dts/mt7986a-zyxel-ex5601-t0-ubootmod.dts
@@ -45,7 +45,7 @@
 
 		nvmem-layout {
 			compatible = "fixed-layout";
-			#address-cells = <1>; 
+			#address-cells = <1>;
 			#size-cells = <1>;
 
 			eeprom_factory: eeprom@0 {
diff --git a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367c/rtk_hal.c b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367c/rtk_hal.c
index b9373492cb..b24812425c 100644
--- a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367c/rtk_hal.c
+++ b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367c/rtk_hal.c
@@ -262,7 +262,7 @@ void rtk_hal_dump_table(void)
 			printk("      %2d", l2_data.fid);
 			printk("  %4d", l2_data.cvid);
 			printk("  %02x%02x%02x%02x%02x%02x\n", l2_data.mac.octet[0],
-			l2_data.mac.octet[1], l2_data.mac.octet[2], l2_data.mac.octet[3], 
+			l2_data.mac.octet[1], l2_data.mac.octet[2], l2_data.mac.octet[3],
 			l2_data.mac.octet[4], l2_data.mac.octet[5]);
 			address ++;
 			}
@@ -523,7 +523,7 @@ void rtk_hal_qos_get_table2type(struct ra_switch_ioctl_data *data)
 void rtk_hal_qos_set_port2table(struct ra_switch_ioctl_data *data)
 {
 	rtk_api_ret_t ret;
-	
+
 	ret = rtk_qos_portPriSelIndex_set(data->port, data->qos_table_idx);
 	if (ret != 0)
 		printk("rtk_qos_portPriSelIndex_set failed\n");
@@ -533,7 +533,7 @@ void rtk_hal_qos_get_port2table(struct ra_switch_ioctl_data *data)
 {
 	rtk_api_ret_t ret;
 	rtk_qos_priDecTbl_t Index;
-	
+
 	ret = rtk_qos_portPriSelIndex_get(data->port, &Index);
 	if (ret != 0)
 		printk("rtk_qos_portPriSelIndex_set failed\n");
@@ -642,7 +642,7 @@ void rtk_hal_enable_igmpsnoop(struct ra_switch_ioctl_data *data)
 {
 	rtk_api_ret_t ret;
 	rtk_portmask_t pmask;
-	
+
 
 	ret = rtk_igmp_init();
 	if (data->on_off == 1) {
@@ -800,7 +800,7 @@ void rtk_hal_vlan_tag(struct ra_switch_ioctl_data *data)
 			RTK_PORTMASK_PORT_SET(vlan.untag, data->port);
 		else
 			RTK_PORTMASK_PORT_CLEAR(vlan.untag, data->port);
-		
+
 		ret = rtk_vlan_set(data->vid, &vlan);
 		if (ret != RT_ERR_OK)
 			printk("rtk_vlan_set failed\n");
diff --git a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s.c b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s.c
index 6a55631d52..2988c8af56 100644
--- a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s.c
+++ b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s.c
@@ -28,15 +28,15 @@
 #define RTL8367C_SW_CPU_PORT    6
 
  //RTL8367C_PHY_PORT_NUM + ext0 + ext1
-#define RTL8367C_NUM_PORTS 7 
-#define RTL8367C_NUM_VIDS  4096   
+#define RTL8367C_NUM_PORTS 7
+#define RTL8367C_NUM_VIDS  4096
 
 struct rtl8367_priv {
 	struct switch_dev	swdev;
 	bool			global_vlan_enable;
 };
 
-struct rtl8367_mib_counter {	
+struct rtl8367_mib_counter {
 	const char *name;
 };
 
@@ -72,13 +72,13 @@ static  struct rtl8367_mib_counter  rtl8367c_mib_counters[] = {
 	{"etherStatsPkts256to511Octets"},
 	{"etherStatsPkts512to1023Octets"},
 	{"etherStatsPkts1024toMaxOctets"},
-	{"etherStatsMcastPkts"}, 
+	{"etherStatsMcastPkts"},
 	{"etherStatsBcastPkts"},
 	{"ifOutOctets"},
 	{"dot3StatsSingleCollisionFrames"},
 	{"dot3StatsMultipleCollisionFrames"},
 	{"dot3StatsDeferredTransmissions"},
-	{"dot3StatsLateCollisions"}, 
+	{"dot3StatsLateCollisions"},
 	{"etherStatsCollisions"},
 	{"dot3StatsExcessiveCollisions"},
 	{"dot3OutPauseFrames"},
@@ -131,7 +131,7 @@ static inline unsigned int rtl8367c_portmask_phy_to_sw(rtk_portmask_t phy_portma
 		if(RTK_PORTMASK_IS_PORT_SET(phy_portmask,rtl8367c_sw_to_phy_port(i))) {
 			RTK_PORTMASK_PORT_CLEAR(phy_portmask,rtl8367c_sw_to_phy_port(i));
 			RTK_PORTMASK_PORT_SET(phy_portmask,i);
-		}		
+		}
 
 	}
 	return (unsigned int)phy_portmask.bits[0];
@@ -155,7 +155,7 @@ static int rtl8367c_get_mibs_num(void)
 
 static const char *rtl8367c_get_mib_name(int idx)
 {
-	
+
 	return rtl8367c_mib_counters[idx].name;
 }
 
@@ -166,7 +166,7 @@ static int rtl8367c_get_port_mib_counter(int idx, int port, unsigned long long *
 
 static int rtl8367c_is_vlan_valid(unsigned int vlan)
 {
-	unsigned max = RTL8367C_NUM_VIDS;	
+	unsigned max = RTL8367C_NUM_VIDS;
 
 	if (vlan == 0 || vlan >= max)
 		return 0;
@@ -175,37 +175,37 @@ static int rtl8367c_is_vlan_valid(unsigned int vlan)
 }
 
 static int rtl8367c_get_vlan( unsigned short vid, struct rtl8367_vlan_info *vlan)
-{	
+{
 	rtk_vlan_cfg_t vlan_cfg;
 
 	memset(vlan, '\0', sizeof(struct rtl8367_vlan_info));
 
 	if (vid >= RTL8367C_NUM_VIDS)
-		return -EINVAL;	
+		return -EINVAL;
 
 	if(rtk_vlan_get(vid,&vlan_cfg))
-       	return -EINVAL;		
-	
+       	return -EINVAL;
+
 	vlan->vid = vid;
-	vlan->member = rtl8367c_portmask_phy_to_sw(vlan_cfg.mbr);	
-	vlan->untag = rtl8367c_portmask_phy_to_sw(vlan_cfg.untag);	
+	vlan->member = rtl8367c_portmask_phy_to_sw(vlan_cfg.mbr);
+	vlan->untag = rtl8367c_portmask_phy_to_sw(vlan_cfg.untag);
 	vlan->fid = vlan_cfg.fid_msti;
 
 	return 0;
 }
 
 static int rtl8367c_set_vlan( unsigned short vid, u32 mbr, u32 untag, u8 fid)
-{	
+{
 	rtk_vlan_cfg_t vlan_cfg;
 	int i;
 
-	memset(&vlan_cfg, 0x00, sizeof(rtk_vlan_cfg_t));	
+	memset(&vlan_cfg, 0x00, sizeof(rtk_vlan_cfg_t));
 
 	for (i = 0; i < RTL8367C_NUM_PORTS; i++) {
 		if (mbr & (1 << i)) {
 			RTK_PORTMASK_PORT_SET(vlan_cfg.mbr, rtl8367c_sw_to_phy_port(i));
 			if(untag & (1 << i))
-				RTK_PORTMASK_PORT_SET(vlan_cfg.untag, rtl8367c_sw_to_phy_port(i));			
+				RTK_PORTMASK_PORT_SET(vlan_cfg.untag, rtl8367c_sw_to_phy_port(i));
 		}
 	}
 	vlan_cfg.fid_msti=fid;
@@ -217,9 +217,9 @@ static int rtl8367c_set_vlan( unsigned short vid, u32 mbr, u32 untag, u8 fid)
 static int rtl8367c_get_pvid( int port, int *pvid)
 {
 	u32 prio=0;
-	
+
 	if (port >= RTL8367C_NUM_PORTS)
-		return -EINVAL;		
+		return -EINVAL;
 
 	return rtk_vlan_portPvid_get(rtl8367c_sw_to_phy_port(port),pvid,&prio);
 }
@@ -228,16 +228,16 @@ static int rtl8367c_get_pvid( int port, int *pvid)
 static int rtl8367c_set_pvid( int port, int pvid)
 {
 	u32 prio=0;
-	
+
 	if (port >= RTL8367C_NUM_PORTS)
-		return -EINVAL;		
+		return -EINVAL;
 
 	return rtk_vlan_portPvid_set(rtl8367c_sw_to_phy_port(port),pvid,prio);
 }
 
 static int rtl8367c_get_port_link(int port, int *link, int *speed, int *duplex)
 {
-	
+
 	if(rtk_port_phyStatus_get(rtl8367c_sw_to_phy_port(port),(rtk_port_linkStatus_t *)link,
 					(rtk_port_speed_t *)speed,(rtk_port_duplex_t *)duplex))
 		return -EINVAL;
@@ -252,7 +252,7 @@ rtl8367_sw_set_vlan_enable(struct switch_dev *dev,
 			   const struct switch_attr *attr,
 			   struct switch_val *val)
 {
-	struct rtl8367_priv *priv = container_of(dev, struct rtl8367_priv, swdev);	
+	struct rtl8367_priv *priv = container_of(dev, struct rtl8367_priv, swdev);
 
 	priv->global_vlan_enable = val->value.i ;
 
@@ -295,7 +295,7 @@ static int rtl8367_sw_reset_port_mibs(struct switch_dev *dev,
 static int rtl8367_sw_get_port_mib(struct switch_dev *dev,
 			    const struct switch_attr *attr,
 			    struct switch_val *val)
-{	
+{
 	int i, len = 0;
 	unsigned long long counter = 0;
 	static char mib_buf[4096];
@@ -305,7 +305,7 @@ static int rtl8367_sw_get_port_mib(struct switch_dev *dev,
 
 	len += snprintf(mib_buf + len, sizeof(mib_buf) - len,
 			"Port %d MIB counters\n",
-			val->port_vlan);	
+			val->port_vlan);
 
 	for (i = 0; i <rtl8367c_get_mibs_num(); ++i) {
 		len += snprintf(mib_buf + len, sizeof(mib_buf) - len,
@@ -328,7 +328,7 @@ static int rtl8367_sw_get_port_mib(struct switch_dev *dev,
 static int rtl8367_sw_get_vlan_info(struct switch_dev *dev,
 			     const struct switch_attr *attr,
 			     struct switch_val *val)
-{	
+{
 	int i;
 	u32 len = 0;
 	struct rtl8367_vlan_info vlan;
@@ -370,8 +370,8 @@ static int rtl8367_sw_get_vlan_ports(struct switch_dev *dev, struct switch_val *
 {
 	struct switch_port *port;
 	struct rtl8367_vlan_info vlan;
-	int i;	
-	
+	int i;
+
 	if (!rtl8367c_is_vlan_valid(val->port_vlan))
 		return -EINVAL;
 
@@ -401,8 +401,8 @@ static int rtl8367_sw_set_vlan_ports(struct switch_dev *dev, struct switch_val *
 	u32 untag = 0;
 	u8 fid=0;
 	int err;
-	int i;	
-	
+	int i;
+
 	if (!rtl8367c_is_vlan_valid(val->port_vlan))
 		return -EINVAL;
 
@@ -430,7 +430,7 @@ static int rtl8367_sw_set_vlan_ports(struct switch_dev *dev, struct switch_val *
 
 	//pr_info("[%s] vid=%d , mem=%x,untag=%x,fid=%d \n",__func__,val->port_vlan,member,untag,fid);
 
-	return rtl8367c_set_vlan(val->port_vlan, member, untag, fid);	
+	return rtl8367c_set_vlan(val->port_vlan, member, untag, fid);
 
 }
 
@@ -442,7 +442,7 @@ static int rtl8367_sw_get_port_pvid(struct switch_dev *dev, int port, int *val)
 
 
 static int rtl8367_sw_set_port_pvid(struct switch_dev *dev, int port, int val)
-{	
+{
 	return rtl8367c_set_pvid(port, val);
 }
 
@@ -459,17 +459,17 @@ static int rtl8367_sw_reset_switch(struct switch_dev *dev)
 
 static int rtl8367_sw_get_port_link(struct switch_dev *dev, int port,
 				    struct switch_port_link *link)
-{	
+{
 	int speed;
 
 	if (port >= RTL8367C_NUM_PORTS)
 		return -EINVAL;
 
 	if(rtl8367c_get_port_link(port,(int *)&link->link,(int *)&speed,(int *)&link->duplex))
-		return -EINVAL;		
+		return -EINVAL;
 
 	if (!link->link)
-		return 0;	
+		return 0;
 
 	switch (speed) {
 	case 0:
@@ -497,8 +497,8 @@ static struct switch_attr rtl8367_globals[] = {
 		.description = "Enable VLAN mode",
 		.set = rtl8367_sw_set_vlan_enable,
 		.get = rtl8367_sw_get_vlan_enable,
-		.max = 1,		
-	}, {		
+		.max = 1,
+	}, {
 		.type = SWITCH_TYPE_NOVAL,
 		.name = "reset_mibs",
 		.description = "Reset all MIB counters",
@@ -562,8 +562,8 @@ int rtl8367s_swconfig_init(void (*reset_func)(void))
 	int err=0;
 
 	rtl8367_switch_reset_func = reset_func ;
-	
-	memset(priv, 0, sizeof(struct rtl8367_priv));	
+
+	memset(priv, 0, sizeof(struct rtl8367_priv));
 	priv->global_vlan_enable =0;
 
 	dev->name = "RTL8367C";
@@ -571,7 +571,7 @@ int rtl8367s_swconfig_init(void (*reset_func)(void))
 	dev->ports = RTL8367C_NUM_PORTS;
 	dev->vlans = RTL8367C_NUM_VIDS;
 	dev->ops = &rtl8367_sw_ops;
-	dev->alias = "RTL8367C";		
+	dev->alias = "RTL8367C";
 	err = register_switch(dev, NULL);
 
 	pr_info("[%s]\n",__func__);
diff --git a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_dbg.c b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_dbg.c
index 039d73d876..6bc9cbbf06 100644
--- a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_dbg.c
+++ b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_dbg.c
@@ -49,7 +49,7 @@ static void rtk_dump_mib_type(rtk_stat_port_type_t cntr_idx)
 		rtk_stat_port_get(port, cntr_idx, &Cntr);
 		printk("%8llu", Cntr);
 	}
-	
+
 	printk("\n");
 }
 static void rtk_hal_dump_mib(void)
@@ -103,7 +103,7 @@ static void rtk_hal_dump_mib(void)
 	rtk_dump_mib_type(STAT_Dot3InPauseFrames);
 	/* clear MIB */
 	rtk_stat_global_reset();
-	
+
 }
 
 static int rtk_hal_dump_vlan(void)
@@ -138,7 +138,7 @@ static int rtk_hal_dump_vlan(void)
 	                                EXT_PORT1) ? '1' : '-');
 		printk("\n");
 	}
-	
+
 	return 0;
 }
 
diff --git a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_mdio.c b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_mdio.c
index 841156198b..2f9dc0da6b 100644
--- a/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_mdio.c
+++ b/target/linux/mediatek/files/drivers/net/phy/rtk/rtl8367s_mdio.c
@@ -10,7 +10,7 @@
  * GNU General Public License for more details.
  *
  */
- 
+
 #include <linux/kernel.h>
 #include <linux/module.h>
 #include <linux/init.h>
@@ -59,7 +59,7 @@ unsigned int mii_mgr_write(unsigned int phy_addr,unsigned int phy_register,unsig
 	bus->write(bus, phy_addr, phy_register, write_data);
 
 	mutex_unlock(&bus->mdio_lock);
-	
+
 	return 0;
 }
 
@@ -84,7 +84,7 @@ static int rtl8367s_hw_reset(void)
 static int rtl8367s_vlan_config(int want_at_p0)
 {
 	rtk_vlan_cfg_t vlan1, vlan2;
-	
+
 	/* Set LAN/WAN VLAN partition */
 	memset(&vlan1, 0x00, sizeof(rtk_vlan_cfg_t));
 
@@ -96,7 +96,7 @@ static int rtl8367s_vlan_config(int want_at_p0)
 	RTK_PORTMASK_PORT_SET(vlan1.untag, UTP_PORT1);
 	RTK_PORTMASK_PORT_SET(vlan1.untag, UTP_PORT2);
 	RTK_PORTMASK_PORT_SET(vlan1.untag, UTP_PORT3);
-  
+
 	 if (want_at_p0) {
 		RTK_PORTMASK_PORT_SET(vlan1.mbr, UTP_PORT4);
 		RTK_PORTMASK_PORT_SET(vlan1.untag, UTP_PORT4);
@@ -106,11 +106,11 @@ static int rtl8367s_vlan_config(int want_at_p0)
         }
 
 	vlan1.ivl_en = 1;
-	
+
 	rtk_vlan_set(1, &vlan1);
-	
+
 	memset(&vlan2, 0x00, sizeof(rtk_vlan_cfg_t));
-	
+
 	RTK_PORTMASK_PORT_SET(vlan2.mbr, EXT_PORT1);
 	RTK_PORTMASK_PORT_SET(vlan2.untag, EXT_PORT1);
 
@@ -139,7 +139,7 @@ static int rtl8367s_vlan_config(int want_at_p0)
 		rtk_vlan_portPvid_set(UTP_PORT4, 2, 0);
 	}
 
-	return 0;	
+	return 0;
 }
 
 static int rtl8367s_hw_init(void)
@@ -196,7 +196,7 @@ static void set_rtl8367s_rgmii(void)
 	rtk_port_macForceLinkExt_set(EXT_PORT1, mode, &mac_cfg);
 	rtk_port_rgmiiDelayExt_set(EXT_PORT1, 1, 3);
 	rtk_port_phyEnableAll_set(ENABLED);
-	
+
 }
 
 static void init_gsw(void)
@@ -234,9 +234,9 @@ static int rtk_gsw_probe(struct platform_device *pdev)
 		return -EPROBE_DEFER;
 
 	gsw = devm_kzalloc(&pdev->dev, sizeof(struct rtk_gsw), GFP_KERNEL);
-	
+
 	if (!gsw)
-		return -ENOMEM;	
+		return -ENOMEM;
 
 	gsw->dev = &pdev->dev;
 
@@ -258,12 +258,12 @@ static int rtk_gsw_probe(struct platform_device *pdev)
 						"mediatek,port_map", &pm)) {
 
 		if (!strcasecmp(pm, "wllll"))
-			rtl8367s_vlan_config(1); 
+			rtl8367s_vlan_config(1);
 		else
 			rtl8367s_vlan_config(0);
-		
+
 		} else {
-#ifdef CONFIG_SWCONFIG		
+#ifdef CONFIG_SWCONFIG
 		rtl8367s_swconfig_init(&init_gsw);
 #else
 		rtl8367s_vlan_config(0);
@@ -275,7 +275,7 @@ static int rtk_gsw_probe(struct platform_device *pdev)
 	platform_set_drvdata(pdev, gsw);
 
 	return 0;
-	
+
 }
 
 static void rtk_gsw_remove(struct platform_device *pdev)
diff --git a/target/linux/mpc85xx/files/arch/powerpc/boot/dts/tl-wdr4900-v1.dts b/target/linux/mpc85xx/files/arch/powerpc/boot/dts/tl-wdr4900-v1.dts
index 4fd9767d2d..1f3b0dcc4a 100644
--- a/target/linux/mpc85xx/files/arch/powerpc/boot/dts/tl-wdr4900-v1.dts
+++ b/target/linux/mpc85xx/files/arch/powerpc/boot/dts/tl-wdr4900-v1.dts
@@ -349,7 +349,6 @@
 				reg = <0x0000 0 0 0 0>;
 				#gpio-cells = <2>;
 				gpio-controller;
-				qca,led-pin = /bits/ 8 <0>;
 				nvmem-cells = <&cal_caldata_1000>, <&macaddr_uboot_4fc00 0>;
 				nvmem-cell-names = "calibration", "mac-address";
 			};
@@ -380,9 +379,13 @@
 				*/
 				device-id = <0x0030>;
 				class-code = <0x028000>;
-				qca,led-pin = /bits/ 8 <0>;
 				nvmem-cells = <&cal_caldata_5000>, <&macaddr_uboot_4fc00 (-1)>;
 				nvmem-cell-names = "calibration", "mac-address";
+
+				led {
+					led-sources = <0>;
+					led-active-low;
+				};
 			};
 		};
 	};
diff --git a/target/linux/mpc85xx/files/arch/powerpc/boot/dts/ws-ap3715i.dts b/target/linux/mpc85xx/files/arch/powerpc/boot/dts/ws-ap3715i.dts
index 5d214e38a4..6648ff884b 100644
--- a/target/linux/mpc85xx/files/arch/powerpc/boot/dts/ws-ap3715i.dts
+++ b/target/linux/mpc85xx/files/arch/powerpc/boot/dts/ws-ap3715i.dts
@@ -25,7 +25,7 @@
 		device_type = "memory";
 		reg = <0x0 0x0 0x0 0x10000000>;
 	};
-	
+
 	leds {
 		compatible = "gpio-leds";
 
@@ -175,7 +175,7 @@
 				  0x1000000 0x0 0x0
 				  0x1000000 0x0 0x0
 				  0x0 0x100000>;
-			
+
 			wifi@0,0 {
 				compatible = "pci168c,0033";
 				reg = <0x0 0 0 0 0>;
diff --git a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq6018-fap650.dts b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq6018-fap650.dts
index e9ebcc9063..4621e078f6 100644
--- a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq6018-fap650.dts
+++ b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq6018-fap650.dts
@@ -13,7 +13,7 @@
 / {
 	model = "Yuncore FAP650";
 	compatible = "yuncore,fap650", "qcom,ipq6018";
-	
+
 	aliases {
 		ethernet0 = &dp5;
 		ethernet1 = &dp4;
@@ -216,7 +216,7 @@
 
 &blsp1_spi1 {
 	status = "okay";
-	
+
 	flash@0 {
 		#address-cells = <1>;
 		#size-cells = <1>;
@@ -319,7 +319,7 @@
 		nand-ecc-strength = <4>;
 		nand-ecc-step-size = <512>;
 		nand-bus-width = <8>;
-	
+
 		partitions {
 			compatible = "fixed-partitions";
 			#address-cells = <1>;
diff --git a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-eap660hd-v1.dts b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-eap660hd-v1.dts
index 500847c98b..62d40d7e1b 100644
--- a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-eap660hd-v1.dts
+++ b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-eap660hd-v1.dts
@@ -74,7 +74,7 @@
 	pinctrl-0 = <&mdio_pins>;
 	pinctrl-names = "default";
 	reset-gpios = <&tlmm 25 GPIO_ACTIVE_LOW>;
-	
+
 	qca8081_28: ethernet-phy@28 {
 		compatible = "ethernet-phy-ieee802.3-c22";
 		reg = <28>;
diff --git a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-sax1v1k.dts b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-sax1v1k.dts
index 15ca4d8ec4..91804b862f 100644
--- a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-sax1v1k.dts
+++ b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8072-sax1v1k.dts
@@ -137,7 +137,7 @@
 		reg = <28>;
 		reset-gpios = <&tlmm 44 GPIO_ACTIVE_LOW>;
 		reset-deassert-us = <10000>;
-		
+
 		leds {
 			#address-cells = <1>;
 			#size-cells = <0>;
diff --git a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8074-sxk80.dtsi b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8074-sxk80.dtsi
index 7f8b813749..221de78188 100644
--- a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8074-sxk80.dtsi
+++ b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8074-sxk80.dtsi
@@ -158,13 +158,13 @@
 	pinctrl-names = "default";
 
 	status = "okay";
-	
+
 	tlc59208f@27 {
 		#address-cells = <1>;
 		#size-cells = <0>;
 		compatible = "ti,tlc59108";
 		reg = <0x27>;
-		
+
 		led@0 {
 			label = "rgb:led0";
 			reg = <0>;
diff --git a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8174-mx4300.dts b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8174-mx4300.dts
index 1477019ab9..6d9b94a0bb 100644
--- a/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8174-mx4300.dts
+++ b/target/linux/qualcommax/files/arch/arm64/boot/dts/qcom/ipq8174-mx4300.dts
@@ -42,7 +42,7 @@
 	nand@0 {
 		reg = <0>;
 		/*
-		 * Some devices use Micron NAND with with 8 bit ECC 
+		 * Some devices use Micron NAND with with 8 bit ECC
 		 * other AMD/Spansion NAND with 4 bit ECC
 		 *nand-ecc-strength = <4>;
 		 *nand-ecc-step-size = <512>;
diff --git a/target/linux/ramips/dts/mt7620a_bolt_bl100.dts b/target/linux/ramips/dts/mt7620a_bolt_bl100.dts
index cb1f3b8055..47e9013ac4 100644
--- a/target/linux/ramips/dts/mt7620a_bolt_bl100.dts
+++ b/target/linux/ramips/dts/mt7620a_bolt_bl100.dts
@@ -57,7 +57,7 @@
 			label = "blue:lte4";
 			gpios = <&gpio1 11 GPIO_ACTIVE_LOW>;
 		};
-		
+
 		led_lte5 {
 			label = "red:lte5";
 			gpios = <&gpio2 24 GPIO_ACTIVE_LOW>;
@@ -85,20 +85,20 @@
 			gpios = <&gpio3 0 GPIO_ACTIVE_LOW>;
 			linux,default-trigger = "phy1tpt";
 		};
-		
+
 		led_wlan5 {
 			function = LED_FUNCTION_WLAN_5GHZ;
 			color = <LED_COLOR_ID_BLUE>;
 			gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
 			linux,default-trigger = "phy0tpt";
 		};
-		
+
 		led_lan {
 			function = LED_FUNCTION_LAN;
 			color = <LED_COLOR_ID_GREEN>;
 			gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
 		};
-		
+
 		led_wan {
 			function = LED_FUNCTION_WAN;
 			color = <LED_COLOR_ID_GREEN>;
@@ -232,7 +232,7 @@
 &wmac {
 	nvmem-cells = <&eeprom_factory_0>;
 	nvmem-cell-names = "eeprom";
-	
+
 	pinctrl-names = "default", "pa_gpio";
 	pinctrl-0 = <&pa_pins>;
 	pinctrl-1 = <&pa_gpio_pins>;
diff --git a/target/linux/ramips/dts/mt7620n_zyxel_keenetic-lite-iii-a.dts b/target/linux/ramips/dts/mt7620n_zyxel_keenetic-lite-iii-a.dts
index eb3e8aac54..507b7644ad 100644
--- a/target/linux/ramips/dts/mt7620n_zyxel_keenetic-lite-iii-a.dts
+++ b/target/linux/ramips/dts/mt7620n_zyxel_keenetic-lite-iii-a.dts
@@ -19,7 +19,7 @@
 
 	keys {
 		compatible = "gpio-keys";
- 
+
 		reset {
 			label = "reset";
 			gpios = <&gpio0 1 GPIO_ACTIVE_LOW>; // #GPIO1
diff --git a/target/linux/ramips/dts/mt7621_comfast_cf-ew72-v2.dts b/target/linux/ramips/dts/mt7621_comfast_cf-ew72-v2.dts
index 788684163b..f39f79ee87 100644
--- a/target/linux/ramips/dts/mt7621_comfast_cf-ew72-v2.dts
+++ b/target/linux/ramips/dts/mt7621_comfast_cf-ew72-v2.dts
@@ -9,8 +9,8 @@
 / {
 	compatible = "comfast,cf-ew72-v2", "mediatek,mt7621-soc";
 	model = "COMFAST CF-EW72 V2";
-	
-	// There are at least two HW variants of cf-ew72-v2: 
+
+	// There are at least two HW variants of cf-ew72-v2:
 	// With external RAM chip and with integrated RAM (RAM chip not soldered).
 	// Both act same.
 
@@ -33,7 +33,7 @@
 		compatible = "gpio-leds";
 
 		// The only both visible and controllable indicator is wifi LED.
-		// CF-EW72 have 8 LEDs: 
+		// CF-EW72 have 8 LEDs:
 		//  "wlan" is the only LED is controllable with GPIO and have proper hole in shell.
 		//  "power", "wan" and "lan" LEDs have proper holes in shell, but can not be controlled with GPIO
 		//  "hidden_led_2" and "hidden_led_4" can be controlled with GPIO, but have no proper holes in shell
@@ -42,14 +42,14 @@
 		//  "noconn_led_6" and "noconn_led_8" exist, but have no proper holes in shell and not controlled:
 		//     "noconn_led_6" is between LAN and WLAN LEDs
 		//     "noconn_led_8" is after WLAN LED
-		
+
 		// LED "hidden_led_2" between POWER and WAN LEDs is controllable with GPIO, but it has no proper hole in shell;
 		// LED "hidden_led_4" between WAN and LAN LEDs is controllable with GPIO, but it has no proper hole in shell;
 
 		// TABLE of LEDs. All leds are blue.
 		//
 		// Place (WAN->ANT) | Num | GPIO | LED name (LuCI)   | Note
-		// -----------------|-----|-----------------------------------------------------------------------------------------         
+		// -----------------|-----|-----------------------------------------------------------------------------------------
 		//            power | 1   |      |                   | POWER LED. Not controlled with GPIO.
 		//     hidden_led_2 | 2   | 13   | blue:hidden_led_2 | This LED does not have proper hole in shell.
 		//              wan | 3   |      |                   | WAN LED. Not controlled with GPIO.
@@ -99,13 +99,13 @@
 				reg = <0x0 0x30000>;
 				read-only;
 			};
-			
+
 			partition@30000 {
 				label = "Config";
 				reg = <0x30000 0x10000>;
 				read-only;
 			};
-			
+
 			partition@40000  {
 				label = "factory";
 				reg = <0x40000 0x10000>;
@@ -130,11 +130,11 @@
 						#nvmem-cell-cells = <1>;
 					};
 
-					// Serial number can be found in "factory" at 0xE100. 
+					// Serial number can be found in "factory" at 0xE100.
 					//   it starts and ends with double quotes `"` and is ASCII string
 				};
 			};
-			
+
 			partition@50000  {
 				label = "firmware";
 				compatible = "denx,uimage";
@@ -193,7 +193,7 @@
 			nvmem-cells = <&macaddr_factory_e000 1>;
 			nvmem-cell-names = "mac-address";
 		};
-		
+
 		lan: port@1 {
 			status = "okay";
 			label = "lan";
diff --git a/target/linux/ramips/dts/mt7621_dlink_dir-2150-r1.dts b/target/linux/ramips/dts/mt7621_dlink_dir-2150-r1.dts
index 8a1bae328f..65cb7e2b20 100644
--- a/target/linux/ramips/dts/mt7621_dlink_dir-2150-r1.dts
+++ b/target/linux/ramips/dts/mt7621_dlink_dir-2150-r1.dts
@@ -108,7 +108,7 @@
 				};
 			};
 		};
-		
+
 		partition@140000 {
 			label = "firmware";
 			compatible = "denx,uimage";
diff --git a/target/linux/ramips/dts/mt7621_gemtek_wvrtm-130acn.dts b/target/linux/ramips/dts/mt7621_gemtek_wvrtm-130acn.dts
index eb5c079901..d57c77581e 100644
--- a/target/linux/ramips/dts/mt7621_gemtek_wvrtm-130acn.dts
+++ b/target/linux/ramips/dts/mt7621_gemtek_wvrtm-130acn.dts
@@ -21,7 +21,7 @@
 		label = "power";
 		gpios = <&gpio 27 GPIO_ACTIVE_LOW>;
 		linux,code = <KEY_POWER>;
-	};				
+	};
 };
 
 &leds {
@@ -40,7 +40,7 @@
 		nvmem-cell-names = "eeprom";
 		#address-cells = <2>;
 		#size-cells = <0>;
-		
+
 		band@0 {
 			/* 2.4 GHz */
 			reg = <0>;
diff --git a/target/linux/ramips/dts/mt7621_gemtek_wvrtm-1xxacn.dtsi b/target/linux/ramips/dts/mt7621_gemtek_wvrtm-1xxacn.dtsi
index da334508ec..8b64508215 100644
--- a/target/linux/ramips/dts/mt7621_gemtek_wvrtm-1xxacn.dtsi
+++ b/target/linux/ramips/dts/mt7621_gemtek_wvrtm-1xxacn.dtsi
@@ -99,7 +99,7 @@
 			function = LED_FUNCTION_INDICATOR;
 			color = <LED_COLOR_ID_GREEN>;
 			function-enumerator = <4>;
-		}; 
+		};
 
 		led_power: led-5 {
 			gpios = <&gpio_hc595 5 GPIO_ACTIVE_HIGH>;
@@ -183,7 +183,7 @@
 			read-only;
 		};
 
-		partition@200000 {	
+		partition@200000 {
 			label = "factory";
 			reg = <0x200000 0x100000>;
 			read-only;
@@ -235,7 +235,7 @@
 			ubiconcat0: partition@400000 {
 				label = "ubiconcat0";
 				reg = <0x400000 0x1c00000>;
-			};			
+			};
 		};
 
 		ubiconcat1: partition@2800000 {
diff --git a/target/linux/ramips/dts/mt7621_hanyang_hyc-g920.dts b/target/linux/ramips/dts/mt7621_hanyang_hyc-g920.dts
index 845afd4ec1..eea181c307 100644
--- a/target/linux/ramips/dts/mt7621_hanyang_hyc-g920.dts
+++ b/target/linux/ramips/dts/mt7621_hanyang_hyc-g920.dts
@@ -21,7 +21,7 @@
 		bootargs = "console=ttyS0,115200";
 		bootargs-override = "console=ttyS0,115200";
 	};
-	
+
 	leds {
 		compatible = "gpio-leds";
 
diff --git a/target/linux/ramips/dts/mt7628an_cudy_m1200-v1.dts b/target/linux/ramips/dts/mt7628an_cudy_m1200-v1.dts
index 05721d9984..2e1381c4af 100644
--- a/target/linux/ramips/dts/mt7628an_cudy_m1200-v1.dts
+++ b/target/linux/ramips/dts/mt7628an_cudy_m1200-v1.dts
@@ -30,7 +30,7 @@
 			linux,code = <KEY_RESTART>;
 			gpios = <&gpio 11 GPIO_ACTIVE_LOW>;
 		};
- 
+
 
 		wps {
  			label = "wps";
diff --git a/target/linux/ramips/dts/mt7628an_tplink_archer-mr200-v5.dts b/target/linux/ramips/dts/mt7628an_tplink_archer-mr200-v5.dts
index b6a5a61b7c..065987d653 100644
--- a/target/linux/ramips/dts/mt7628an_tplink_archer-mr200-v5.dts
+++ b/target/linux/ramips/dts/mt7628an_tplink_archer-mr200-v5.dts
@@ -17,7 +17,7 @@
 		led-upgrade = &led_power;
 		label-mac-device = &ethernet;
 	};
-	
+
 	chosen {
 		bootargs = "console=ttyS0,115200";
 	};
@@ -80,7 +80,7 @@
 			gpios = <&gpio 46 GPIO_ACTIVE_LOW>;
 			linux,code = <KEY_RFKILL>;
 		};
-	};	
+	};
 };
 
 &spi0 {
diff --git a/target/linux/ramips/image/lzma-loader/src/LzmaDecode.c b/target/linux/ramips/image/lzma-loader/src/LzmaDecode.c
index cb8345377e..3470e55d6e 100644
--- a/target/linux/ramips/image/lzma-loader/src/LzmaDecode.c
+++ b/target/linux/ramips/image/lzma-loader/src/LzmaDecode.c
@@ -1,21 +1,21 @@
 /*
   LzmaDecode.c
   LZMA Decoder (optimized for Speed version)
-  
+
   LZMA SDK 4.40 Copyright (c) 1999-2006 Igor Pavlov (2006-05-01)
   http://www.7-zip.org/
 
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this Code, expressly permits you to 
-  statically or dynamically link your Code (or bind by name) to the 
-  interfaces of this file without subjecting your linked Code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this Code, expressly permits you to
+  statically or dynamically link your Code (or bind by name) to the
+  interfaces of this file without subjecting your linked Code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -46,7 +46,7 @@
 #define RC_TEST { if (Buffer == BufferLim) return LZMA_RESULT_DATA_ERROR; }
 
 #define RC_INIT(buffer, bufferSize) Buffer = buffer; BufferLim = buffer + bufferSize; RC_INIT2
- 
+
 #endif
 
 #define RC_NORMALIZE if (Range < kTopValue) { RC_TEST; Range <<= 8; Code = (Code << 8) | RC_READ_BYTE; }
@@ -57,9 +57,9 @@
 
 #define RC_GET_BIT2(p, mi, A0, A1) IfBit0(p) \
   { UpdateBit0(p); mi <<= 1; A0; } else \
-  { UpdateBit1(p); mi = (mi + mi) + 1; A1; } 
-  
-#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)               
+  { UpdateBit1(p); mi = (mi + mi) + 1; A1; }
+
+#define RC_GET_BIT(p, mi) RC_GET_BIT2(p, mi, ; , ;)
 
 #define RangeDecoderBitTreeDecode(probs, numLevels, res) \
   { int i = numLevels; res = 1; \
@@ -82,7 +82,7 @@
 #define LenLow (LenChoice2 + 1)
 #define LenMid (LenLow + (kNumPosStatesMax << kLenNumLowBits))
 #define LenHigh (LenMid + (kNumPosStatesMax << kLenNumMidBits))
-#define kNumLenProbs (LenHigh + kLenNumHighSymbols) 
+#define kNumLenProbs (LenHigh + kLenNumHighSymbols)
 
 
 #define kNumStates 12
@@ -168,7 +168,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
   int lc = vs->Properties.lc;
 
   #ifdef _LZMA_OUT_READ
-  
+
   UInt32 Range = vs->Range;
   UInt32 Code = vs->Code;
   #ifdef _LZMA_IN_CB
@@ -210,7 +210,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       UInt32 numProbs = Literal + ((UInt32)LZMA_LIT_SIZE << (lc + vs->Properties.lp));
       UInt32 i;
       for (i = 0; i < numProbs; i++)
-        p[i] = kBitModelTotal >> 1; 
+        p[i] = kBitModelTotal >> 1;
       rep0 = rep1 = rep2 = rep3 = 1;
       state = 0;
       globalPos = 0;
@@ -261,7 +261,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     for (i = 0; i < numProbs; i++)
       p[i] = kBitModelTotal >> 1;
   }
-  
+
   #ifdef _LZMA_IN_CB
   RC_INIT;
   #else
@@ -275,7 +275,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
     CProb *prob;
     UInt32 bound;
     int posState = (int)(
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -287,9 +287,9 @@ int LzmaDecode(CLzmaDecoderState *vs,
     {
       int symbol = 1;
       UpdateBit0(prob)
-      prob = p + Literal + (LZMA_LIT_SIZE * 
+      prob = p + Literal + (LZMA_LIT_SIZE *
         (((
-        (nowPos 
+        (nowPos
         #ifdef _LZMA_OUT_READ
         + globalPos
         #endif
@@ -338,7 +338,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
       else if (state < 10) state -= 3;
       else state -= 6;
     }
-    else             
+    else
     {
       UpdateBit1(prob);
       prob = p + IsRep + state;
@@ -365,14 +365,14 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UInt32 pos;
             #endif
             UpdateBit0(prob);
-            
+
             #ifdef _LZMA_OUT_READ
             if (distanceLimit == 0)
             #else
             if (nowPos == 0)
             #endif
               return LZMA_RESULT_DATA_ERROR;
-            
+
             state = state < kNumLitStates ? 9 : 11;
             #ifdef _LZMA_OUT_READ
             pos = dictionaryPos - rep0;
@@ -408,7 +408,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
             UpdateBit0(prob);
             distance = rep1;
           }
-          else 
+          else
           {
             UpdateBit1(prob);
             prob = p + IsRepG2 + state;
@@ -469,7 +469,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
         int posSlot;
         state += kNumLitStates;
         prob = p + PosSlot +
-            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) << 
+            ((len < kNumLenToPosStates ? len : kNumLenToPosStates - 1) <<
             kNumPosSlotBits);
         RangeDecoderBitTreeDecode(prob, kNumPosSlotBits, posSlot);
         if (posSlot >= kStartPosModelIndex)
@@ -524,7 +524,7 @@ int LzmaDecode(CLzmaDecoderState *vs,
 
       len += kMatchMinLen;
       #ifdef _LZMA_OUT_READ
-      if (rep0 > distanceLimit) 
+      if (rep0 > distanceLimit)
       #else
       if (rep0 > nowPos)
       #endif
diff --git a/target/linux/ramips/image/lzma-loader/src/LzmaDecode.h b/target/linux/ramips/image/lzma-loader/src/LzmaDecode.h
index 2870eeb9c9..bd75525aed 100644
--- a/target/linux/ramips/image/lzma-loader/src/LzmaDecode.h
+++ b/target/linux/ramips/image/lzma-loader/src/LzmaDecode.h
@@ -1,4 +1,4 @@
-/* 
+/*
   LzmaDecode.h
   LZMA Decoder interface
 
@@ -8,14 +8,14 @@
   LZMA SDK is licensed under two licenses:
   1) GNU Lesser General Public License (GNU LGPL)
   2) Common Public License (CPL)
-  It means that you can select one of these two licenses and 
+  It means that you can select one of these two licenses and
   follow rules of that license.
 
   SPECIAL EXCEPTION:
-  Igor Pavlov, as the author of this code, expressly permits you to 
-  statically or dynamically link your code (or bind by name) to the 
-  interfaces of this file without subjecting your linked code to the 
-  terms of the CPL or GNU LGPL. Any modifications or additions 
+  Igor Pavlov, as the author of this code, expressly permits you to
+  statically or dynamically link your code (or bind by name) to the
+  interfaces of this file without subjecting your linked code to the
+  terms of the CPL or GNU LGPL. Any modifications or additions
   to this file, however, are subject to the LGPL or CPL terms.
 */
 
@@ -31,7 +31,7 @@
 /* Use read function for output data */
 
 /* #define _LZMA_PROB32 */
-/* It can increase speed on some 32-bit CPUs, 
+/* It can increase speed on some 32-bit CPUs,
    but memory usage will be doubled in that case */
 
 /* #define _LZMA_LOC_OPT */
diff --git a/target/linux/ramips/image/lzma-loader/src/LzmaTypes.h b/target/linux/ramips/image/lzma-loader/src/LzmaTypes.h
index 9c27290757..83f96f4643 100644
--- a/target/linux/ramips/image/lzma-loader/src/LzmaTypes.h
+++ b/target/linux/ramips/image/lzma-loader/src/LzmaTypes.h
@@ -1,5 +1,5 @@
-/* 
-LzmaTypes.h 
+/*
+LzmaTypes.h
 
 Types for LZMA Decoder
 
@@ -13,12 +13,12 @@ This file is part of LZMA SDK 4.40 (2006-05-01)
 #ifndef _7ZIP_BYTE_DEFINED
 #define _7ZIP_BYTE_DEFINED
 typedef unsigned char Byte;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT16_DEFINED
 #define _7ZIP_UINT16_DEFINED
 typedef unsigned short UInt16;
-#endif 
+#endif
 
 #ifndef _7ZIP_UINT32_DEFINED
 #define _7ZIP_UINT32_DEFINED
@@ -27,7 +27,7 @@ typedef unsigned long UInt32;
 #else
 typedef unsigned int UInt32;
 #endif
-#endif 
+#endif
 
 /* #define _LZMA_NO_SYSTEM_SIZE_T */
 /* You can use it, if you don't want <stddef.h> */
diff --git a/target/linux/sunxi/cortexa7/config-6.6 b/target/linux/sunxi/cortexa7/config-6.6
index 105c090890..beab75befa 100644
--- a/target/linux/sunxi/cortexa7/config-6.6
+++ b/target/linux/sunxi/cortexa7/config-6.6
@@ -16,6 +16,7 @@ CONFIG_NET_DSA=y
 CONFIG_NET_DSA_TAG_BRCM=y
 CONFIG_NET_DSA_TAG_BRCM_COMMON=y
 CONFIG_NET_DSA_TAG_BRCM_LEGACY=y
+CONFIG_NET_DSA_TAG_BRCM_LEGACY_FCS=y
 CONFIG_NET_DSA_TAG_BRCM_PREPEND=y
 CONFIG_NET_SWITCHDEV=y
 CONFIG_NOP_USB_XCEIV=y
diff --git a/target/linux/uml/config-6.6 b/target/linux/uml/config-6.6
index 60d1ce0713..1c93fd6783 100644
--- a/target/linux/uml/config-6.6
+++ b/target/linux/uml/config-6.6
@@ -104,6 +104,7 @@ CONFIG_RANDSTRUCT_NONE=y
 CONFIG_RD_BZIP2=y
 CONFIG_RD_GZIP=y
 CONFIG_RELAY=y
+# CONFIG_SERIAL_8250 is not set
 CONFIG_SG_POOL=y
 CONFIG_SOFT_WATCHDOG=m
 CONFIG_SQUASHFS_DECOMP_MULTI_PERCPU=y
diff --git a/tools/include/byteswap.h b/tools/include/byteswap.h
index 015f09740a..a1b9677b98 100644
--- a/tools/include/byteswap.h
+++ b/tools/include/byteswap.h
@@ -1,4 +1,4 @@
-#if defined(__linux__) || defined(__CYGWIN__) 
+#if defined(__linux__) || defined(__CYGWIN__)
 #include_next <byteswap.h>
 #else
 #include <endian.h>
diff --git a/tools/patch-image/src/patch-cmdline.c b/tools/patch-image/src/patch-cmdline.c
index 9eaa648ec0..7a54f81b72 100644
--- a/tools/patch-image/src/patch-cmdline.c
+++ b/tools/patch-image/src/patch-cmdline.c
@@ -51,13 +51,13 @@ int main(int argc, char **argv)
 		fprintf(stderr, "Command line string too long\n");
 		goto err1;
 	}
-	
+
 	if (((fd = open(argv[1], O_RDWR)) < 0) ||
 		(ptr = (char *) mmap(0, search_space + CMDLINE_MAX, PROT_READ|PROT_WRITE, MAP_SHARED, fd, 0)) == (void *) (-1)) {
 		fprintf(stderr, "Could not open kernel image");
 		goto err2;
 	}
-	
+
 	for (p = ptr; p < (ptr + search_space); p += 4) {
 		if (memcmp(p, "CMDLINE:", 8) == 0) {
 			found = 1;
-- 
2.43.0

