0.6
2018.3
Dec  7 2018
00:33:28
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth2/booth2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth2/booth2.srcs/sim_1/imports/booth2/testbench.v,1651197704,verilog,,,,testbench,,,,,,,,
D:/Projects/GitHub/computer-system/comp-organ/lab3/booth2/booth2.srcs/sources_1/imports/booth2/booth2.v,1652001542,verilog,,D:/Projects/GitHub/computer-system/comp-organ/lab3/booth2/booth2.srcs/sim_1/imports/booth2/testbench.v,,booth2,,,,,,,,
