Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Mar  8 15:55:45 2025
| Host         : hberkal running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file up_down_cnt_mod_timing_summary_routed.rpt -pb up_down_cnt_mod_timing_summary_routed.pb -rpx up_down_cnt_mod_timing_summary_routed.rpx -warn_on_violation
| Design       : up_down_cnt_mod
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.399        0.000                      0                    4        0.263        0.000                      0                    4        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin            17.399        0.000                      0                    4        0.263        0.000                      0                    4        9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_pin                     
(none)                      clk_pin       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       17.399ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.399ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.311ns  (logic 0.746ns (32.282%)  route 1.565ns (67.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.419     5.862 r  cnt_reg[1]/Q
                         net (fo=6, routed)           1.090     6.952    q_OBUF[1]
    SLICE_X65Y93         LUT5 (Prop_lut5_I4_O)        0.327     7.279 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.475     7.754    p_0_in[1]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506    25.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism              0.312    25.443    
                         clock uncertainty           -0.035    25.408    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)       -0.255    25.153    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         25.153    
                         arrival time                          -7.754    
  -------------------------------------------------------------------
                         slack                                 17.399    

Slack (MET) :             17.629ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        2.365ns  (logic 0.842ns (35.604%)  route 1.523ns (64.396%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.419     5.862 f  cnt_reg[1]/Q
                         net (fo=6, routed)           1.090     6.952    q_OBUF[1]
    SLICE_X65Y93         LUT3 (Prop_lut3_I1_O)        0.299     7.251 r  cnt[3]_i_4/O
                         net (fo=1, routed)           0.433     7.684    cnt[3]_i_4_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.124     7.808 r  cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     7.808    p_0_in[3]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506    25.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.312    25.443    
                         clock uncertainty           -0.035    25.408    
    SLICE_X65Y93         FDRE (Setup_fdre_C_D)        0.029    25.437    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         25.437    
                         arrival time                          -7.808    
  -------------------------------------------------------------------
                         slack                                 17.629    

Slack (MET) :             18.422ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.602ns  (logic 0.718ns (44.820%)  route 0.884ns (55.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.419     5.862 r  cnt_reg[1]/Q
                         net (fo=6, routed)           0.884     6.746    q_OBUF[1]
    SLICE_X64Y93         LUT6 (Prop_lut6_I5_O)        0.299     7.045 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.045    p_0_in[2]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506    25.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism              0.290    25.421    
                         clock uncertainty           -0.035    25.386    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.081    25.467    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         25.467    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                 18.422    

Slack (MET) :             18.831ns  (required time - arrival time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_pin rise@20.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.211ns  (logic 0.642ns (53.024%)  route 0.569ns (46.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns = ( 25.132 - 20.000 ) 
    Source Clock Delay      (SCD):    5.443ns
    Clock Pessimism Removal (CPR):    0.312ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.961 f  cnt_reg[0]/Q
                         net (fo=6, routed)           0.569     6.530    q_OBUF[0]
    SLICE_X64Y93         LUT3 (Prop_lut3_I2_O)        0.124     6.654 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.654    p_0_in[0]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   20.000    20.000 r  
    C15                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155    23.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506    25.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism              0.312    25.443    
                         clock uncertainty           -0.035    25.408    
    SLICE_X64Y93         FDRE (Setup_fdre_C_D)        0.077    25.485    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         25.485    
                         arrival time                          -6.654    
  -------------------------------------------------------------------
                         slack                                 18.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  cnt_reg[3]/Q
                         net (fo=3, routed)           0.168     1.946    q_OBUF[3]
    SLICE_X65Y93         LUT6 (Prop_lut6_I4_O)        0.045     1.991 r  cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     1.991    p_0_in[3]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.524     1.637    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.091     1.728    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.788%)  route 0.211ns (50.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  cnt_reg[0]/Q
                         net (fo=6, routed)           0.211     2.011    q_OBUF[0]
    SLICE_X64Y93         LUT6 (Prop_lut6_I2_O)        0.045     2.056 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    p_0_in[2]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C
                         clock pessimism             -0.524     1.637    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.121     1.758    cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.788%)  route 0.211ns (50.212%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 f  cnt_reg[0]/Q
                         net (fo=6, routed)           0.211     2.011    q_OBUF[0]
    SLICE_X64Y93         LUT3 (Prop_lut3_I2_O)        0.045     2.056 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.056    p_0_in[0]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.524     1.637    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.120     1.757    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.213ns (43.232%)  route 0.280ns (56.768%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.637ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  cnt_reg[0]/Q
                         net (fo=6, routed)           0.131     1.931    q_OBUF[0]
    SLICE_X65Y93         LUT5 (Prop_lut5_I2_O)        0.049     1.980 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.149     2.129    p_0_in[1]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
                         clock pessimism             -0.511     1.650    
    SLICE_X65Y93         FDRE (Hold_fdre_C_D)         0.008     1.658    cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.472    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y93    cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y93    cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X64Y93    cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X65Y93    cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X64Y93    cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X65Y93    cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.362ns  (logic 5.088ns (44.784%)  route 6.273ns (55.216%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  down_IBUF_inst/O
                         net (fo=4, routed)           4.559     6.007    down_IBUF
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.124     6.131 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.714     7.846    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    11.362 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    11.362    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.452ns  (logic 1.497ns (61.032%)  route 0.956ns (38.968%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ci_IBUF_inst/O
                         net (fo=2, routed)           0.601     0.836    ci_IBUF
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.045     0.881 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     1.235    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     2.452 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     2.452    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.510ns  (logic 4.030ns (47.352%)  route 4.480ns (52.648%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  cnt_reg[2]/Q
                         net (fo=4, routed)           4.480    10.442    q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         3.512    13.954 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.954    q[2]
    A16                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.671ns  (logic 4.234ns (63.469%)  route 2.437ns (36.531%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.419     5.862 f  cnt_reg[1]/Q
                         net (fo=6, routed)           0.723     6.585    q_OBUF[1]
    SLICE_X65Y93         LUT6 (Prop_lut6_I4_O)        0.299     6.884 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.714     8.598    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.114 r  co_OBUF_inst/O
                         net (fo=0)                   0.000    12.114    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.176ns  (logic 4.097ns (66.345%)  route 2.078ns (33.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.419     5.862 r  cnt_reg[1]/Q
                         net (fo=6, routed)           2.078     7.941    q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         3.678    11.619 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.619    q[1]
    L3                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.136ns  (logic 3.966ns (64.638%)  route 2.170ns (35.362%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.456     5.899 r  cnt_reg[3]/Q
                         net (fo=3, routed)           2.170     8.069    q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         3.510    11.580 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.580    q[3]
    K3                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.992ns  (logic 4.030ns (67.255%)  route 1.962ns (32.745%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.273     3.723    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.819 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.624     5.443    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.518     5.961 r  cnt_reg[0]/Q
                         net (fo=6, routed)           1.962     7.924    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         3.512    11.436 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.436    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.377ns (73.948%)  route 0.485ns (26.052%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  cnt_reg[0]/Q
                         net (fo=6, routed)           0.485     2.286    q_OBUF[0]
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.499 r  q_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.499    q[0]
    M3                                                                r  q[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            co
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.426ns (76.383%)  route 0.441ns (23.617%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 f  cnt_reg[2]/Q
                         net (fo=4, routed)           0.087     1.887    q_OBUF[2]
    SLICE_X65Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.932 r  co_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.354     2.287    co_OBUF
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.504 r  co_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    co
    L2                                                                r  co (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.386ns (72.900%)  route 0.515ns (27.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.128     1.765 r  cnt_reg[1]/Q
                         net (fo=6, routed)           0.515     2.280    q_OBUF[1]
    L3                   OBUF (Prop_obuf_I_O)         1.258     3.538 r  q_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.538    q[1]
    L3                                                                r  q[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.352ns (70.833%)  route 0.557ns (29.167%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.778 r  cnt_reg[3]/Q
                         net (fo=3, routed)           0.557     2.335    q_OBUF[3]
    K3                   OBUF (Prop_obuf_I_O)         1.211     3.546 r  q_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.546    q[3]
    K3                                                                r  q[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            q[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.057ns  (logic 1.377ns (45.033%)  route 1.680ns (54.967%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.802     1.020    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.046 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.591     1.637    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.801 r  cnt_reg[2]/Q
                         net (fo=4, routed)           1.680     3.481    q_OBUF[2]
    A16                  OBUF (Prop_obuf_I_O)         1.213     4.694 r  q_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.694    q[2]
    A16                                                               r  q[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.567ns  (logic 1.696ns (25.831%)  route 4.870ns (74.169%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  down (IN)
                         net (fo=0)                   0.000     0.000    down
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  down_IBUF_inst/O
                         net (fo=4, routed)           4.438     5.886    down_IBUF
    SLICE_X65Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.010 r  cnt[3]_i_4/O
                         net (fo=1, routed)           0.433     6.443    cnt[3]_i_4_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.567 r  cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     6.567    p_0_in[3]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.513ns  (logic 1.600ns (24.571%)  route 4.912ns (75.429%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  down_IBUF_inst/O
                         net (fo=4, routed)           4.438     5.886    down_IBUF
    SLICE_X65Y93         LUT5 (Prop_lut5_I3_O)        0.152     6.038 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.475     6.513    p_0_in[1]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 1.594ns (25.732%)  route 4.601ns (74.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ld_IBUF_inst/O
                         net (fo=5, routed)           3.929     5.399    ld_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.523 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.671     6.194    cnt[3]_i_2_n_0
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 1.594ns (25.732%)  route 4.601ns (74.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ld_IBUF_inst/O
                         net (fo=5, routed)           3.929     5.399    ld_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.523 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.671     6.194    cnt[3]_i_2_n_0
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 1.594ns (25.732%)  route 4.601ns (74.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ld_IBUF_inst/O
                         net (fo=5, routed)           3.929     5.399    ld_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.523 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.671     6.194    cnt[3]_i_2_n_0
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 ld
                            (input port)
  Destination:            cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.194ns  (logic 1.594ns (25.732%)  route 4.601ns (74.268%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B15                                               0.000     0.000 r  ld (IN)
                         net (fo=0)                   0.000     0.000    ld
    B15                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  ld_IBUF_inst/O
                         net (fo=5, routed)           3.929     5.399    ld_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I1_O)        0.124     5.523 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.671     6.194    cnt[3]_i_2_n_0
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 d[0]
                            (input port)
  Destination:            cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.167ns  (logic 1.589ns (25.767%)  route 4.578ns (74.233%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  d[0] (IN)
                         net (fo=0)                   0.000     0.000    d[0]
    A14                  IBUF (Prop_ibuf_I_O)         1.465     1.465 r  d_IBUF[0]_inst/O
                         net (fo=1, routed)           4.578     6.043    d_IBUF[0]
    SLICE_X64Y93         LUT3 (Prop_lut3_I0_O)        0.124     6.167 r  cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     6.167    p_0_in[0]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 down
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.798ns  (logic 1.572ns (27.118%)  route 4.226ns (72.882%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 r  down (IN)
                         net (fo=0)                   0.000     0.000    down
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  down_IBUF_inst/O
                         net (fo=4, routed)           4.226     5.674    down_IBUF
    SLICE_X64Y93         LUT6 (Prop_lut6_I3_O)        0.124     5.798 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     5.798    p_0_in[2]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.574ns (46.599%)  route 1.803ns (53.401%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.667    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.791 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.377    clear
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.377ns  (logic 1.574ns (46.599%)  route 1.803ns (53.401%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.132ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           1.218     2.667    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.124     2.791 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.586     3.377    clear
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.155     3.535    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.626 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.506     5.132    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d[3]
                            (input port)
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.265ns (40.038%)  route 0.397ns (59.962%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  d[3] (IN)
                         net (fo=0)                   0.000     0.000    d[3]
    K2                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  d_IBUF[3]_inst/O
                         net (fo=1, routed)           0.397     0.617    d_IBUF[3]
    SLICE_X65Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.662 r  cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     0.662    p_0_in[3]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 d[2]
                            (input port)
  Destination:            cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.724ns  (logic 0.263ns (36.355%)  route 0.461ns (63.645%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  d[2] (IN)
                         net (fo=0)                   0.000     0.000    d[2]
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  d_IBUF[2]_inst/O
                         net (fo=1, routed)           0.461     0.679    d_IBUF[2]
    SLICE_X64Y93         LUT6 (Prop_lut6_I0_O)        0.045     0.724 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.724    p_0_in[2]
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.263ns (29.296%)  route 0.634ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.664    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.189     0.897    clear
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.263ns (29.296%)  route 0.634ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.664    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.189     0.897    clear
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.263ns (29.296%)  route 0.634ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.664    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.189     0.897    clear
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C

Slack:                    inf
  Source:                 resetn
                            (input port)
  Destination:            cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.897ns  (logic 0.263ns (29.296%)  route 0.634ns (70.704%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H1                                                0.000     0.000 f  resetn (IN)
                         net (fo=0)                   0.000     0.000    resetn
    H1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  resetn_IBUF_inst/O
                         net (fo=1, routed)           0.446     0.664    resetn_IBUF
    SLICE_X64Y93         LUT1 (Prop_lut1_I0_O)        0.045     0.709 r  cnt[3]_i_1/O
                         net (fo=4, routed)           0.189     0.897    clear
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[3]/C

Slack:                    inf
  Source:                 d[1]
                            (input port)
  Destination:            cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.262ns (24.207%)  route 0.820ns (75.793%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  d[1] (IN)
                         net (fo=0)                   0.000     0.000    d[1]
    J3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  d_IBUF[1]_inst/O
                         net (fo=1, routed)           0.671     0.887    d_IBUF[1]
    SLICE_X65Y93         LUT5 (Prop_lut5_I0_O)        0.045     0.932 r  cnt[1]_i_1/O
                         net (fo=1, routed)           0.149     1.081    p_0_in[1]
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.280ns (22.897%)  route 0.942ns (77.103%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ci_IBUF_inst/O
                         net (fo=2, routed)           0.601     0.836    ci_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.881 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.340     1.221    cnt[3]_i_2_n_0
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[0]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.280ns (22.897%)  route 0.942ns (77.103%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ci_IBUF_inst/O
                         net (fo=2, routed)           0.601     0.836    ci_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.881 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.340     1.221    cnt[3]_i_2_n_0
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cnt_reg[1]/C

Slack:                    inf
  Source:                 ci
                            (input port)
  Destination:            cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.280ns (22.897%)  route 0.942ns (77.103%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  ci (IN)
                         net (fo=0)                   0.000     0.000    ci
    L1                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  ci_IBUF_inst/O
                         net (fo=2, routed)           0.601     0.836    ci_IBUF
    SLICE_X65Y93         LUT2 (Prop_lut2_I0_O)        0.045     0.881 r  cnt[3]_i_2/O
                         net (fo=4, routed)           0.340     1.221    cnt[3]_i_2_n_0
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
    C15                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    C15                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.865     1.271    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.300 r  clk_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.861     2.161    clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  cnt_reg[2]/C





