// Seed: 2158488298
module module_0 #(
    parameter id_1 = 32'd53
);
  localparam id_1 = -1;
  assign module_2.id_4 = 0;
  localparam [1 : id_1  &  id_1] id_2 = !1;
endmodule
module module_1 #(
    parameter id_0 = 32'd58,
    parameter id_5 = 32'd98
) (
    output tri1 _id_0,
    input  tri1 id_1,
    input  tri  id_2
);
  logic id_4;
  assign id_4 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic [id_0 : 1] _id_5;
  if (1) begin : LABEL_0
    wire id_6;
  end else wire [id_5 : id_5] id_7;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout reg id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  always begin : LABEL_0
    if (-1) id_4 <= id_2;
  end
endmodule
