3_gram_verilog_file_6.v: 3_gram_verilog_file_6.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_6.v:2:261: syntax error at token "("
3_gram_verilog_file_6.v:2:291-296: syntax error at token "assign"
3_gram_verilog_file_6.v:2:314-319: syntax error at token "assign"
3_gram_verilog_file_6.v:2:390-398: syntax error at token "endmodule"

3_gram_verilog_file_19.v: 3_gram_verilog_file_19.v:2:198-202: syntax error at token "logic"
3_gram_verilog_file_19.v:2:250-258: syntax error at token "endmodule"

3_gram_verilog_file_20.v: 3_gram_verilog_file_20.v:2:569-573: syntax error at token "logic"
3_gram_verilog_file_20.v:2:673: syntax error at token "("
3_gram_verilog_file_20.v:2:705-712: syntax error at token "defparam"
3_gram_verilog_file_20.v:2:761: syntax error at token "("
3_gram_verilog_file_20.v:2:1106-1114: syntax error at token "endmodule"

3_gram_verilog_file_26.v: 3_gram_verilog_file_26.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_26.v:2:122-130: syntax error at token "endmodule"

3_gram_verilog_file_27.v: 3_gram_verilog_file_27.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_27.v:2:142: syntax error at token "("
3_gram_verilog_file_27.v:2:218-226: syntax error at token "endmodule"

3_gram_verilog_file_82.v: 3_gram_verilog_file_82.v:3:296-300: syntax error at token "`pp_0"

3_gram_verilog_file_89.v: 3_gram_verilog_file_89.v:2:148-152: syntax error at token "logic"
3_gram_verilog_file_89.v:2:339-347: syntax error at token "endmodule"

3_gram_verilog_file_99.v: 3_gram_verilog_file_99.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_99.v:2:152-157: syntax error at token "assign"
3_gram_verilog_file_99.v:2:216-224: syntax error at token "endmodule"

3_gram_verilog_file_132.v: 3_gram_verilog_file_132.v:2:182-186: syntax error at token "logic"
3_gram_verilog_file_132.v:2:213: syntax error at token "("
3_gram_verilog_file_132.v:2:262-270: syntax error at token "endmodule"

3_gram_verilog_file_143.v: 3_gram_verilog_file_143.v:3:241-245: syntax error at token "logic"
3_gram_verilog_file_143.v:3:311: syntax error at token "("
3_gram_verilog_file_143.v:3:357-365: syntax error at token "endmodule"

3_gram_verilog_file_146.v: 3_gram_verilog_file_146.v:2:132-136: syntax error at token "logic"
3_gram_verilog_file_146.v:2:191-196: syntax error at token "assign"
3_gram_verilog_file_146.v:2:214-222: syntax error at token "endmodule"

3_gram_verilog_file_150.v: 3_gram_verilog_file_150.v:2:759-763: syntax error at token "logic"
3_gram_verilog_file_150.v:2:1030-1038: syntax error at token "endmodule"

3_gram_verilog_file_152.v: 3_gram_verilog_file_152.v:2:343-346: syntax error at token "time"
3_gram_verilog_file_152.v:2:1295-1300: syntax error at token "assign"
3_gram_verilog_file_152.v:2:1359: syntax error at token "("
3_gram_verilog_file_152.v:2:1384-1389: syntax error at token "assign"
3_gram_verilog_file_152.v:2:1411-1419: syntax error at token "endmodule"

3_gram_verilog_file_154.v: 3_gram_verilog_file_154.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_154.v:2:175: syntax error at token "("
3_gram_verilog_file_154.v:2:218-226: syntax error at token "endmodule"
3_gram_verilog_file_154.v:2:572-579: syntax error at token "defparam"
3_gram_verilog_file_154.v:2:612-620: syntax error at token "endmodule"

3_gram_verilog_file_158.v: 3_gram_verilog_file_158.v:3:158-162: syntax error at token "logic"
3_gram_verilog_file_158.v:3:217: syntax error at token "("
3_gram_verilog_file_158.v:3:262-270: syntax error at token "endmodule"

3_gram_verilog_file_165.v: 3_gram_verilog_file_165.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_165.v:2:369: syntax error at token "("
3_gram_verilog_file_165.v:2:600: syntax error at token "("
3_gram_verilog_file_165.v:2:761-766: syntax error at token "assign"
3_gram_verilog_file_165.v:2:788-796: syntax error at token "endmodule"

3_gram_verilog_file_166.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3718607400
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_168.v: 3_gram_verilog_file_168.v:2:75-79: syntax error at token "logic"
3_gram_verilog_file_168.v:2:146-154: syntax error at token "endmodule"

3_gram_verilog_file_169.v: 3_gram_verilog_file_169.v:2:140-144: syntax error at token "logic"
3_gram_verilog_file_169.v:2:182-187: syntax error at token "always"
3_gram_verilog_file_169.v:2:289-294: syntax error at token "assign"
3_gram_verilog_file_169.v:2:328-336: syntax error at token "endmodule"

3_gram_verilog_file_190.v: 3_gram_verilog_file_190.v:2:200-204: syntax error at token "logic"
3_gram_verilog_file_190.v:2:300-305: syntax error at token "always"
3_gram_verilog_file_190.v:2:327-332: syntax error at token "assign"
3_gram_verilog_file_190.v:2:370-375: syntax error at token "assign"
3_gram_verilog_file_190.v:2:396-401: syntax error at token "assign"
3_gram_verilog_file_190.v:2:441-449: syntax error at token "endmodule"

3_gram_verilog_file_195.v: 3_gram_verilog_file_195.v:2:231-235: syntax error at token "logic"
3_gram_verilog_file_195.v:2:672: syntax error at token "("
3_gram_verilog_file_195.v:2:730-735: syntax error at token "assign"
3_gram_verilog_file_195.v:2:757-765: syntax error at token "endmodule"

3_gram_verilog_file_198.v: 3_gram_verilog_file_198.v:2:189-193: syntax error at token "logic"
3_gram_verilog_file_198.v:2:803-808: syntax error at token "assign"
3_gram_verilog_file_198.v:2:848-853: syntax error at token "assign"
3_gram_verilog_file_198.v:2:879-887: syntax error at token "endmodule"

3_gram_verilog_file_198.v: 3_gram_verilog_file_198.v:3:67-73: syntax error at token "supply0"
3_gram_verilog_file_198.v:3:196-201: syntax error at token "assign"
3_gram_verilog_file_198.v:3:228-233: syntax error at token "assign"
3_gram_verilog_file_198.v:3:311-316: syntax error at token "assign"
3_gram_verilog_file_198.v:3:353-358: syntax error at token "always"
3_gram_verilog_file_198.v:3:391-393: syntax error at token "end"

3_gram_verilog_file_199.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3662447390
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_215.v: 3_gram_verilog_file_215.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_215.v:2:292-300: syntax error at token "endmodule"

3_gram_verilog_file_218.v: 3_gram_verilog_file_218.v:3:115-119: syntax error at token "logic"
3_gram_verilog_file_218.v:3:134-139: syntax error at token "assign"
3_gram_verilog_file_218.v:3:236-244: syntax error at token "endmodule"

3_gram_verilog_file_218.v: 3_gram_verilog_file_218.v:3:384-385: syntax error at token "->"

3_gram_verilog_file_230.v: 3_gram_verilog_file_230.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_230.v:2:394-399: syntax error at token "always"
3_gram_verilog_file_230.v:2:512-520: syntax error at token "endmodule"

3_gram_verilog_file_233.v: 3_gram_verilog_file_233.v:3:165-169: syntax error at token "logic"
3_gram_verilog_file_233.v:3:254-262: syntax error at token "endmodule"

3_gram_verilog_file_233.v: 3_gram_verilog_file_233.v:2:138-142: syntax error at token "logic"
3_gram_verilog_file_233.v:2:337-345: syntax error at token "endmodule"

3_gram_verilog_file_236.v: 3_gram_verilog_file_236.v:2:157-161: syntax error at token "logic"
3_gram_verilog_file_236.v:2:192-200: syntax error at token "endmodule"

3_gram_verilog_file_238.v: 3_gram_verilog_file_238.v:3:572-576: syntax error at token "logic"
3_gram_verilog_file_238.v:3:709-714: syntax error at token "assign"
3_gram_verilog_file_238.v:3:736-741: syntax error at token "assign"
3_gram_verilog_file_238.v:3:777-785: syntax error at token "endmodule"

3_gram_verilog_file_248.v: 3_gram_verilog_file_248.v:2:108-112: syntax error at token "logic"
3_gram_verilog_file_248.v:2:313-321: syntax error at token "endmodule"

3_gram_verilog_file_251.v: 3_gram_verilog_file_251.v:4:189-193: syntax error at token "logic"
3_gram_verilog_file_251.v:4:208-213: syntax error at token "always"
3_gram_verilog_file_251.v:4:245-253: syntax error at token "endmodule"

3_gram_verilog_file_258.v: 3_gram_verilog_file_258.v:3:203-207: syntax error at token "logic"
3_gram_verilog_file_258.v:3:254-259: syntax error at token "always"
3_gram_verilog_file_258.v:3:303: syntax error at token "("
3_gram_verilog_file_258.v:3:591-596: syntax error at token "assign"
3_gram_verilog_file_258.v:3:617-625: syntax error at token "endmodule"

3_gram_verilog_file_275.v: 3_gram_verilog_file_275.v:2:108-112: syntax error at token "logic"
3_gram_verilog_file_275.v:2:181-186: syntax error at token "assign"
3_gram_verilog_file_275.v:2:207-212: syntax error at token "always"
3_gram_verilog_file_275.v:2:297-302: syntax error at token "assign"
3_gram_verilog_file_275.v:2:323-331: syntax error at token "endmodule"

3_gram_verilog_file_279.v: 3_gram_verilog_file_279.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_279.v:2:892-899: syntax error at token "defparam"
3_gram_verilog_file_279.v:2:949-954: syntax error at token "assign"
3_gram_verilog_file_279.v:2:1011-1019: syntax error at token "endmodule"

3_gram_verilog_file_284.v: 3_gram_verilog_file_284.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_284.v:2:347-355: syntax error at token "endmodule"

3_gram_verilog_file_295.v: 3_gram_verilog_file_295.v:2:272-276: syntax error at token "logic"
3_gram_verilog_file_295.v:2:658-663: syntax error at token "assign"
3_gram_verilog_file_295.v:2:689: syntax error at token "("
3_gram_verilog_file_295.v:2:737-745: syntax error at token "endmodule"

3_gram_verilog_file_297.v: 3_gram_verilog_file_297.v:3:100-104: syntax error at token "logic"
3_gram_verilog_file_297.v:3:254-259: syntax error at token "pullup"
3_gram_verilog_file_297.v:3:357-365: syntax error at token "endmodule"

3_gram_verilog_file_297.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 460953297
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_307.v: 3_gram_verilog_file_307.v:3:139-143: syntax error at token "logic"
3_gram_verilog_file_307.v:3:255-263: syntax error at token "endmodule"

3_gram_verilog_file_309.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 6:18-22:; problematic formatter output is
// Seed: 3050751614
`undef pp_0
`define pp_1 0
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_2 0
`default_nettype `pp_1
`define pp_3 0
`define pp_4 0
<<EOF>>
3_gram_verilog_file_325.v: 3_gram_verilog_file_325.v:2:209-213: syntax error at token "logic"
3_gram_verilog_file_325.v:2:345: syntax error at token "("
3_gram_verilog_file_325.v:2:418-426: syntax error at token "endmodule"

3_gram_verilog_file_333.v: 3_gram_verilog_file_333.v:3:212-216: syntax error at token "logic"
3_gram_verilog_file_333.v:3:266-271: syntax error at token "assign"
3_gram_verilog_file_333.v:3:326-334: syntax error at token "endmodule"

3_gram_verilog_file_347.v: 3_gram_verilog_file_347.v:2:435-439: syntax error at token "logic"
3_gram_verilog_file_347.v:2:530-535: syntax error at token "assign"
3_gram_verilog_file_347.v:2:567-575: syntax error at token "endmodule"

3_gram_verilog_file_352.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3042824155
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_355.v: 3_gram_verilog_file_355.v:7:332-336: syntax error at token "logic"
3_gram_verilog_file_355.v:7:653-658: syntax error at token "assign"
3_gram_verilog_file_355.v:7:696-701: syntax error at token "assign"
3_gram_verilog_file_355.v:7:723-728: syntax error at token "assign"
3_gram_verilog_file_355.v:7:819: syntax error at token "("
3_gram_verilog_file_355.v:7:841-849: syntax error at token "endmodule"

3_gram_verilog_file_358.v: 3_gram_verilog_file_358.v:2:373-377: syntax error at token "logic"
3_gram_verilog_file_358.v:2:393-398: syntax error at token "always"
3_gram_verilog_file_358.v:2:512-515: syntax error at token "else"
3_gram_verilog_file_358.v:2:561-563: syntax error at token "end"
3_gram_verilog_file_358.v:2:583-588: syntax error at token "always"
3_gram_verilog_file_358.v:2:667-675: syntax error at token "endmodule"

3_gram_verilog_file_358.v: 3_gram_verilog_file_358.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_358.v:2:213-221: syntax error at token "endmodule"

3_gram_verilog_file_361.v: 3_gram_verilog_file_361.v:2:480-484: syntax error at token "logic"
3_gram_verilog_file_361.v:2:947-955: syntax error at token "endmodule"

3_gram_verilog_file_371.v: 3_gram_verilog_file_371.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_371.v:2:218-226: syntax error at token "endmodule"

3_gram_verilog_file_384.v: 3_gram_verilog_file_384.v:2:81-85: syntax error at token "logic"
3_gram_verilog_file_384.v:2:229-234: syntax error at token "assign"
3_gram_verilog_file_384.v:2:255-260: syntax error at token "assign"
3_gram_verilog_file_384.v:2:297-302: syntax error at token "assign"
3_gram_verilog_file_384.v:2:352-360: syntax error at token "endmodule"

3_gram_verilog_file_385.v: 3_gram_verilog_file_385.v:2:554-558: syntax error at token "logic"
3_gram_verilog_file_385.v:2:640-645: syntax error at token "always"
3_gram_verilog_file_385.v:2:694-699: syntax error at token "assign"
3_gram_verilog_file_385.v:2:724: syntax error at token "("
3_gram_verilog_file_385.v:2:748-753: syntax error at token "assign"
3_gram_verilog_file_385.v:2:807-815: syntax error at token "endmodule"

3_gram_verilog_file_411.v: 3_gram_verilog_file_411.v:5:150-154: syntax error at token "logic"
3_gram_verilog_file_411.v:5:305-313: syntax error at token "endmodule"

3_gram_verilog_file_419.v: 3_gram_verilog_file_419.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_419.v:2:160-168: syntax error at token "endmodule"

3_gram_verilog_file_422.v: 3_gram_verilog_file_422.v:2:162-166: syntax error at token "logic"
3_gram_verilog_file_422.v:2:237-245: syntax error at token "endmodule"

3_gram_verilog_file_429.v: 3_gram_verilog_file_429.v:2:97-101: syntax error at token "logic"
3_gram_verilog_file_429.v:2:362-370: syntax error at token "endmodule"

3_gram_verilog_file_430.v: 3_gram_verilog_file_430.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_430.v:2:72-77: syntax error at token "always"
3_gram_verilog_file_430.v:2:101-109: syntax error at token "endmodule"

3_gram_verilog_file_446.v: 3_gram_verilog_file_446.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_446.v:2:407-415: syntax error at token "endmodule"

3_gram_verilog_file_455.v: 3_gram_verilog_file_455.v:2:316-320: syntax error at token "logic"
3_gram_verilog_file_455.v:2:514-522: syntax error at token "endmodule"

3_gram_verilog_file_460.v: 3_gram_verilog_file_460.v:2:117-121: syntax error at token "logic"
3_gram_verilog_file_460.v:2:161-166: syntax error at token "assign"
3_gram_verilog_file_460.v:2:211-216: syntax error at token "assign"
3_gram_verilog_file_460.v:2:237-245: syntax error at token "endmodule"

3_gram_verilog_file_462.v: 3_gram_verilog_file_462.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_462.v:2:377: syntax error at token "("
3_gram_verilog_file_462.v:2:445-450: syntax error at token "assign"
3_gram_verilog_file_462.v:2:472-480: syntax error at token "endmodule"

3_gram_verilog_file_462.v: 3_gram_verilog_file_462.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_462.v:2:103: syntax error at token "("
3_gram_verilog_file_462.v:2:203-211: syntax error at token "endmodule"

3_gram_verilog_file_470.v: 3_gram_verilog_file_470.v:3:283-287: syntax error at token "logic"
3_gram_verilog_file_470.v:3:422-427: syntax error at token "always"
3_gram_verilog_file_470.v:3:458-466: syntax error at token "endmodule"

3_gram_verilog_file_473.v: 3_gram_verilog_file_473.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_473.v:2:250: syntax error at token "("
3_gram_verilog_file_473.v:2:341: syntax error at token "("
3_gram_verilog_file_473.v:2:356-364: syntax error at token "endmodule"

3_gram_verilog_file_474.v: 3_gram_verilog_file_474.v:2:386-390: syntax error at token "logic"
3_gram_verilog_file_474.v:2:993-1001: syntax error at token "endmodule"

3_gram_verilog_file_476.v: 3_gram_verilog_file_476.v:3:59-63: syntax error at token "logic"
3_gram_verilog_file_476.v:3:402: syntax error at token "("
3_gram_verilog_file_476.v:3:510-518: syntax error at token "endmodule"

3_gram_verilog_file_479.v: 3_gram_verilog_file_479.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_479.v:2:239-247: syntax error at token "endmodule"

3_gram_verilog_file_483.v: 3_gram_verilog_file_483.v:2:64-68: syntax error at token "logic"
3_gram_verilog_file_483.v:2:186-191: syntax error at token "assign"
3_gram_verilog_file_483.v:2:212-220: syntax error at token "endmodule"

3_gram_verilog_file_484.v: 3_gram_verilog_file_484.v:2:257-261: syntax error at token "logic"
3_gram_verilog_file_484.v:2:378-383: syntax error at token "assign"
3_gram_verilog_file_484.v:2:463-468: syntax error at token "assign"
3_gram_verilog_file_484.v:2:515: syntax error at token "("
3_gram_verilog_file_484.v:2:577-582: syntax error at token "assign"
3_gram_verilog_file_484.v:2:601-606: syntax error at token "always"
3_gram_verilog_file_484.v:2:661: syntax error at token "("
3_gram_verilog_file_484.v:2:737-745: syntax error at token "endmodule"

3_gram_verilog_file_495.v: 3_gram_verilog_file_495.v:2:223-227: syntax error at token "logic"
3_gram_verilog_file_495.v:2:243-248: syntax error at token "assign"
3_gram_verilog_file_495.v:2:266-274: syntax error at token "endmodule"

3_gram_verilog_file_500.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 6:18-22:; problematic formatter output is
// Seed: 3024591642
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0
module module_0 ();
  logic id_1;
  logic id_2;
endmodule
<<EOF>>
3_gram_verilog_file_512.v: 3_gram_verilog_file_512.v:2:859-863: syntax error at token "logic"
3_gram_verilog_file_512.v:2:928-933: syntax error at token "assign"
3_gram_verilog_file_512.v:2:992: syntax error at token "("
3_gram_verilog_file_512.v:2:1139: syntax error at token "("
3_gram_verilog_file_512.v:2:1232-1237: syntax error at token "assign"
3_gram_verilog_file_512.v:2:1260-1268: syntax error at token "endmodule"

3_gram_verilog_file_544.v: 3_gram_verilog_file_544.v:2:535-539: syntax error at token "logic"
3_gram_verilog_file_544.v:2:590-595: syntax error at token "always"
3_gram_verilog_file_544.v:2:645: syntax error at token "("
3_gram_verilog_file_544.v:2:666-671: syntax error at token "assign"
3_gram_verilog_file_544.v:2:708: syntax error at token "("
3_gram_verilog_file_544.v:2:751-759: syntax error at token "endmodule"

3_gram_verilog_file_549.v: 3_gram_verilog_file_549.v:3:52-56: syntax error at token "logic"
3_gram_verilog_file_549.v:3:223: syntax error at token "("
3_gram_verilog_file_549.v:3:433-441: syntax error at token "endmodule"

3_gram_verilog_file_569.v: 3_gram_verilog_file_569.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_569.v:2:383-388: syntax error at token "assign"
3_gram_verilog_file_569.v:2:410-418: syntax error at token "endmodule"

3_gram_verilog_file_585.v: 3_gram_verilog_file_585.v:2:408-412: syntax error at token "logic"
3_gram_verilog_file_585.v:2:789-794: syntax error at token "always"
3_gram_verilog_file_585.v:2:828-833: syntax error at token "assign"
3_gram_verilog_file_585.v:2:869-877: syntax error at token "endmodule"

3_gram_verilog_file_585.v: 3_gram_verilog_file_585.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_585.v:3:19-27: syntax error at token "endmodule"

3_gram_verilog_file_600.v: 3_gram_verilog_file_600.v:2:75-78: syntax error at token "wire"
3_gram_verilog_file_600.v:2:99: syntax error at token "("
3_gram_verilog_file_600.v:2:147-152: syntax error at token "assign"
3_gram_verilog_file_600.v:2:229-237: syntax error at token "endmodule"

3_gram_verilog_file_601.v: 3_gram_verilog_file_601.v:2:332: syntax error at token "#"

3_gram_verilog_file_605.v: 3_gram_verilog_file_605.v:3:114-118: syntax error at token "logic"
3_gram_verilog_file_605.v:3:305-310: syntax error at token "always"
3_gram_verilog_file_605.v:3:365-367: syntax error at token "end"

3_gram_verilog_file_608.v: 3_gram_verilog_file_608.v:3:268-272: syntax error at token "logic"
3_gram_verilog_file_608.v:3:405-410: syntax error at token "assign"
3_gram_verilog_file_608.v:3:441-446: syntax error at token "assign"
3_gram_verilog_file_608.v:3:516-521: syntax error at token "always"
3_gram_verilog_file_608.v:3:539-544: syntax error at token "always"
3_gram_verilog_file_608.v:3:588-596: syntax error at token "endmodule"

3_gram_verilog_file_613.v: 3_gram_verilog_file_613.v:2:132-136: syntax error at token "logic"
3_gram_verilog_file_613.v:2:384-392: syntax error at token "endmodule"

3_gram_verilog_file_619.v: 3_gram_verilog_file_619.v:2:173-177: syntax error at token "logic"
3_gram_verilog_file_619.v:2:249-254: syntax error at token "assign"
3_gram_verilog_file_619.v:2:273-278: syntax error at token "assign"
3_gram_verilog_file_619.v:2:330-337: syntax error at token "generate"
3_gram_verilog_file_619.v:2:385-395: syntax error at token "endgenerate"

3_gram_verilog_file_635.v: 3_gram_verilog_file_635.v:2:296-300: syntax error at token "logic"
3_gram_verilog_file_635.v:2:413: syntax error at token "("
3_gram_verilog_file_635.v:2:434-442: syntax error at token "endmodule"

3_gram_verilog_file_636.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 2023053345
`timescale 1ps / 1ps
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_646.v: 3_gram_verilog_file_646.v:2:102-106: syntax error at token "logic"
3_gram_verilog_file_646.v:2:145-153: syntax error at token "endmodule"

3_gram_verilog_file_655.v: 3_gram_verilog_file_655.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_655.v:2:216: syntax error at token "("
3_gram_verilog_file_655.v:2:264-269: syntax error at token "assign"
3_gram_verilog_file_655.v:2:287-295: syntax error at token "endmodule"

3_gram_verilog_file_664.v: 3_gram_verilog_file_664.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_664.v:2:446: syntax error at token "("
3_gram_verilog_file_664.v:2:500-508: syntax error at token "endmodule"

3_gram_verilog_file_677.v: 3_gram_verilog_file_677.v:3:54-58: syntax error at token "logic"
3_gram_verilog_file_677.v:3:223-228: syntax error at token "assign"
3_gram_verilog_file_677.v:3:268-276: syntax error at token "endmodule"

3_gram_verilog_file_690.v: 3_gram_verilog_file_690.v:2:130-134: syntax error at token "logic"
3_gram_verilog_file_690.v:2:293-298: syntax error at token "assign"
3_gram_verilog_file_690.v:2:316-324: syntax error at token "endmodule"

3_gram_verilog_file_693.v: 3_gram_verilog_file_693.v:2:38-44: syntax error at token "supply1"
3_gram_verilog_file_693.v:2:211-216: syntax error at token "assign"
3_gram_verilog_file_693.v:2:249-256: syntax error at token "defparam"
3_gram_verilog_file_693.v:2:421-426: syntax error at token "assign"
3_gram_verilog_file_693.v:2:474: syntax error at token "("
3_gram_verilog_file_693.v:2:523-531: syntax error at token "endmodule"

3_gram_verilog_file_723.v: 3_gram_verilog_file_723.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_723.v:2:207-212: syntax error at token "assign"
3_gram_verilog_file_723.v:2:233-238: syntax error at token "genvar"
3_gram_verilog_file_723.v:2:267-272: syntax error at token "assign"
3_gram_verilog_file_723.v:2:307-312: syntax error at token "assign"
3_gram_verilog_file_723.v:2:334-342: syntax error at token "endmodule"

3_gram_verilog_file_728.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 455094430
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_749.v: 3_gram_verilog_file_749.v:2:196-200: syntax error at token "logic"
3_gram_verilog_file_749.v:2:249-257: syntax error at token "endmodule"

3_gram_verilog_file_755.v: 3_gram_verilog_file_755.v:2:190-194: syntax error at token "logic"
3_gram_verilog_file_755.v:2:774-782: syntax error at token "endmodule"

3_gram_verilog_file_757.v: 3_gram_verilog_file_757.v:2:310-314: syntax error at token "logic"
3_gram_verilog_file_757.v:2:483-491: syntax error at token "endmodule"

3_gram_verilog_file_784.v: 3_gram_verilog_file_784.v:3:69-73: syntax error at token "logic"
3_gram_verilog_file_784.v:3:104-109: syntax error at token "genvar"
3_gram_verilog_file_784.v:3:143-151: syntax error at token "endmodule"

3_gram_verilog_file_796.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4096500064
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_797.v: 3_gram_verilog_file_797.v:2:519-523: syntax error at token "id_22"

3_gram_verilog_file_812.v: 3_gram_verilog_file_812.v:4:110-114: syntax error at token "logic"
3_gram_verilog_file_812.v:4:146-151: syntax error at token "assign"
3_gram_verilog_file_812.v:4:181-186: syntax error at token "assign"
3_gram_verilog_file_812.v:4:204-212: syntax error at token "endmodule"

3_gram_verilog_file_827.v: 3_gram_verilog_file_827.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_827.v:2:344-352: syntax error at token "endmodule"

3_gram_verilog_file_850.v: 3_gram_verilog_file_850.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_850.v:2:305-310: syntax error at token "assign"
3_gram_verilog_file_850.v:2:341-349: syntax error at token "endmodule"

3_gram_verilog_file_853.v: 3_gram_verilog_file_853.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_853.v:3:124: syntax error at token "("
3_gram_verilog_file_853.v:3:161-169: syntax error at token "endmodule"

3_gram_verilog_file_858.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:18-22:; problematic formatter output is
// Seed: 1058270316
`define pp_0 0
`timescale 1ps / 1 ps
`define pp_1 0
`default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_870.v: 3_gram_verilog_file_870.v:4:61-65: syntax error at token "logic"
3_gram_verilog_file_870.v:4:86: syntax error at token "("
3_gram_verilog_file_870.v:4:126-131: syntax error at token "assign"
3_gram_verilog_file_870.v:4:168-173: syntax error at token "assign"
3_gram_verilog_file_870.v:4:191-199: syntax error at token "endmodule"

3_gram_verilog_file_873.v: 3_gram_verilog_file_873.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_873.v:2:480-488: syntax error at token "endmodule"

3_gram_verilog_file_880.v: 3_gram_verilog_file_880.v:3:108-112: syntax error at token "logic"
3_gram_verilog_file_880.v:3:222-227: syntax error at token "assign"
3_gram_verilog_file_880.v:3:248-256: syntax error at token "endmodule"

3_gram_verilog_file_884.v: 3_gram_verilog_file_884.v:2:309-313: syntax error at token "logic"
3_gram_verilog_file_884.v:2:676-681: syntax error at token "assign"
3_gram_verilog_file_884.v:2:744: syntax error at token "("
3_gram_verilog_file_884.v:2:816-824: syntax error at token "endmodule"

3_gram_verilog_file_906.v: 3_gram_verilog_file_906.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_906.v:2:204-212: syntax error at token "endmodule"

3_gram_verilog_file_929.v: 3_gram_verilog_file_929.v:3:87-91: syntax error at token "logic"
3_gram_verilog_file_929.v:3:294-302: syntax error at token "endmodule"

3_gram_verilog_file_935.v: 3_gram_verilog_file_935.v:2:111-115: syntax error at token "logic"
3_gram_verilog_file_935.v:2:388-396: syntax error at token "endmodule"

3_gram_verilog_file_936.v: 3_gram_verilog_file_936.v:2:296-299: syntax error at token "real"
3_gram_verilog_file_936.v:2:366-371: syntax error at token "assign"
3_gram_verilog_file_936.v:2:394-399: syntax error at token "assign"
3_gram_verilog_file_936.v:2:422-430: syntax error at token "endmodule"

3_gram_verilog_file_937.v: 3_gram_verilog_file_937.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_937.v:2:145-150: syntax error at token "assign"
3_gram_verilog_file_937.v:2:219-224: syntax error at token "assign"
3_gram_verilog_file_937.v:2:245-250: syntax error at token "assign"
3_gram_verilog_file_937.v:2:271-276: syntax error at token "assign"
3_gram_verilog_file_937.v:2:313-318: syntax error at token "assign"
3_gram_verilog_file_937.v:2:336-341: syntax error at token "always"
3_gram_verilog_file_937.v:2:387-389: syntax error at token "end"

3_gram_verilog_file_940.v: 3_gram_verilog_file_940.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_940.v:2:159-164: syntax error at token "assign"
3_gram_verilog_file_940.v:2:214-222: syntax error at token "endmodule"

3_gram_verilog_file_941.v: 3_gram_verilog_file_941.v:2:131-135: syntax error at token "logic"
3_gram_verilog_file_941.v:2:362-367: syntax error at token "assign"
3_gram_verilog_file_941.v:2:386-394: syntax error at token "endmodule"

3_gram_verilog_file_942.v: 3_gram_verilog_file_942.v:2:190-194: syntax error at token "logic"
3_gram_verilog_file_942.v:2:253-258: syntax error at token "assign"
3_gram_verilog_file_942.v:2:279-287: syntax error at token "endmodule"

3_gram_verilog_file_945.v: 3_gram_verilog_file_945.v:4:100-104: syntax error at token "logic"
3_gram_verilog_file_945.v:4:736-741: syntax error at token "always"
3_gram_verilog_file_945.v:4:770-778: syntax error at token "endmodule"

3_gram_verilog_file_962.v: 3_gram_verilog_file_962.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_962.v:3:249-257: syntax error at token "endmodule"

3_gram_verilog_file_967.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_6" at 16:41-45:; problematic formatter output is
// Seed: 3219636019
localparam id_0 = 1;
`timescale 1 ps / 1ps
`define pp_3 0
`resetall
`define pp_4 0
`define pp_5 0
`define pp_6 0
`timescale 1 ps / 1ps
`define pp_7 0
`resetall
`define pp_8 0
`timescale 1ps / 1ps
`define pp_9 0
`define pp_10 0
`timescale 1 ps / 1 ps `default_nettype `pp_6
module module_0 (
    input logic id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
endmodule
<<EOF>>
3_gram_verilog_file_969.v: 3_gram_verilog_file_969.v:3:179-183: syntax error at token "logic"
3_gram_verilog_file_969.v:3:210: syntax error at token "("
3_gram_verilog_file_969.v:3:385-393: syntax error at token "endmodule"

3_gram_verilog_file_977.v: 3_gram_verilog_file_977.v:2:938-941: syntax error at token "real"
3_gram_verilog_file_977.v:2:1025-1030: syntax error at token "assign"
3_gram_verilog_file_977.v:2:1075-1083: syntax error at token "endmodule"

3_gram_verilog_file_981.v: 3_gram_verilog_file_981.v:2:37-43: syntax error at token "integer"
3_gram_verilog_file_981.v:2:167: syntax error at token "("
3_gram_verilog_file_981.v:2:243-248: syntax error at token "assign"
3_gram_verilog_file_981.v:2:266-274: syntax error at token "endmodule"

3_gram_verilog_file_982.v: 3_gram_verilog_file_982.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_982.v:2:314-319: syntax error at token "assign"
3_gram_verilog_file_982.v:2:337-345: syntax error at token "endmodule"

3_gram_verilog_file_987.v: 3_gram_verilog_file_987.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_987.v:2:134-142: syntax error at token "endmodule"

3_gram_verilog_file_993.v: 3_gram_verilog_file_993.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_993.v:2:119-124: syntax error at token "assign"
3_gram_verilog_file_993.v:2:166: syntax error at token "("
3_gram_verilog_file_993.v:2:190-198: syntax error at token "endmodule"

3_gram_verilog_file_995.v: 3_gram_verilog_file_995.v:2:114-118: syntax error at token "logic"
3_gram_verilog_file_995.v:2:251-256: syntax error at token "assign"
3_gram_verilog_file_995.v:2:300-305: syntax error at token "assign"
3_gram_verilog_file_995.v:2:323-331: syntax error at token "endmodule"

3_gram_verilog_file_1006.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 6:18-22:; problematic formatter output is
// Seed: 3989177618
`define pp_0 0
`timescale 1 ps / 1 ps
`define pp_1 0
`define pp_2 0
`default_nettype `pp_2
<<EOF>>
3_gram_verilog_file_1013.v: 3_gram_verilog_file_1013.v:2:264-268: syntax error at token "logic"
3_gram_verilog_file_1013.v:2:606-611: syntax error at token "always"
3_gram_verilog_file_1013.v:2:642-647: syntax error at token "assign"
3_gram_verilog_file_1013.v:2:679-687: syntax error at token "endmodule"

3_gram_verilog_file_1032.v: 3_gram_verilog_file_1032.v:2:157-161: syntax error at token "logic"
3_gram_verilog_file_1032.v:2:333-338: syntax error at token "assign"
3_gram_verilog_file_1032.v:2:417-422: syntax error at token "assign"
3_gram_verilog_file_1032.v:2:494-502: syntax error at token "endmodule"

3_gram_verilog_file_1037.v: 3_gram_verilog_file_1037.v:2:335-339: syntax error at token "logic"
3_gram_verilog_file_1037.v:2:684-689: syntax error at token "assign"
3_gram_verilog_file_1037.v:2:729-737: syntax error at token "endmodule"

3_gram_verilog_file_1038.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1632756638
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1038.v: 3_gram_verilog_file_1038.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_1038.v:2:89-97: syntax error at token "endmodule"

3_gram_verilog_file_1068.v: 3_gram_verilog_file_1068.v:6:76-80: syntax error at token "logic"
3_gram_verilog_file_1068.v:6:112-120: syntax error at token "endmodule"
3_gram_verilog_file_1068.v:7:118-123: syntax error at token "assign"
3_gram_verilog_file_1068.v:7:152-160: syntax error at token "endmodule"

3_gram_verilog_file_1092.v: 3_gram_verilog_file_1092.v:2:195-199: syntax error at token "logic"
3_gram_verilog_file_1092.v:2:330: syntax error at token "("
3_gram_verilog_file_1092.v:2:383-391: syntax error at token "endmodule"

3_gram_verilog_file_1103.v: 3_gram_verilog_file_1103.v:3:110-114: syntax error at token "logic"
3_gram_verilog_file_1103.v:3:207-212: syntax error at token "assign"
3_gram_verilog_file_1103.v:3:255-263: syntax error at token "endmodule"

3_gram_verilog_file_1105.v: 3_gram_verilog_file_1105.v:2:166-170: syntax error at token "logic"
3_gram_verilog_file_1105.v:2:374-379: syntax error at token "always"
3_gram_verilog_file_1105.v:2:443: syntax error at token "("
3_gram_verilog_file_1105.v:2:690-691: syntax error at token "<="
3_gram_verilog_file_1105.v:2:718-719: syntax error at token "if"
3_gram_verilog_file_1105.v:2:819: syntax error at token "("
3_gram_verilog_file_1105.v:2:838-840: syntax error at token "end"
3_gram_verilog_file_1105.v:2:867-872: syntax error at token "assign"
3_gram_verilog_file_1105.v:2:893-901: syntax error at token "endmodule"

3_gram_verilog_file_1115.v: 3_gram_verilog_file_1115.v:6:176-180: syntax error at token "logic"
3_gram_verilog_file_1115.v:6:580: syntax error at token "("
3_gram_verilog_file_1115.v:6:621-629: syntax error at token "endmodule"

3_gram_verilog_file_1118.v: 3_gram_verilog_file_1118.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_1118.v:2:266-271: syntax error at token "assign"
3_gram_verilog_file_1118.v:2:327-335: syntax error at token "endmodule"

3_gram_verilog_file_1123.v: 3_gram_verilog_file_1123.v:2:232-236: syntax error at token "logic"
3_gram_verilog_file_1123.v:2:304-312: syntax error at token "endmodule"

3_gram_verilog_file_1173.v: 3_gram_verilog_file_1173.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_1173.v:2:121-126: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:173: syntax error at token "("
3_gram_verilog_file_1173.v:2:203-208: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:249: syntax error at token "("
3_gram_verilog_file_1173.v:2:274: syntax error at token "("
3_gram_verilog_file_1173.v:2:304-309: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:346: syntax error at token "("
3_gram_verilog_file_1173.v:2:493-498: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:519-524: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:551-556: syntax error at token "assign"
3_gram_verilog_file_1173.v:2:593-601: syntax error at token "endmodule"

3_gram_verilog_file_1174.v: 3_gram_verilog_file_1174.v:4:201-205: syntax error at token "logic"
3_gram_verilog_file_1174.v:4:428-436: syntax error at token "endmodule"

3_gram_verilog_file_1183.v: 3_gram_verilog_file_1183.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_1183.v:2:250-255: syntax error at token "always"
3_gram_verilog_file_1183.v:2:343: syntax error at token "("
3_gram_verilog_file_1183.v:2:370-375: syntax error at token "always"
3_gram_verilog_file_1183.v:2:449-451: syntax error at token "end"
3_gram_verilog_file_1183.v:2:471-476: syntax error at token "assign"
3_gram_verilog_file_1183.v:2:515-520: syntax error at token "always"
3_gram_verilog_file_1183.v:2:601-603: syntax error at token "end"
3_gram_verilog_file_1183.v:2:627-635: syntax error at token "endmodule"

3_gram_verilog_file_1196.v: 3_gram_verilog_file_1196.v:3:46-50: syntax error at token "`pp_0"
3_gram_verilog_file_1196.v:3:228-232: syntax error at token "`pp_0"
3_gram_verilog_file_1196.v:3:387-397: syntax error at token "endfunction"
3_gram_verilog_file_1196.v:3:461-469: syntax error at token "endmodule"

3_gram_verilog_file_1234.v: 3_gram_verilog_file_1234.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_1234.v:2:94-102: syntax error at token "endmodule"

3_gram_verilog_file_1239.v: 3_gram_verilog_file_1239.v:2:152-156: syntax error at token "logic"
3_gram_verilog_file_1239.v:2:204-209: syntax error at token "assign"
3_gram_verilog_file_1239.v:2:271: syntax error at token "("
3_gram_verilog_file_1239.v:2:352-357: syntax error at token "assign"
3_gram_verilog_file_1239.v:2:378-383: syntax error at token "assign"
3_gram_verilog_file_1239.v:2:413-418: syntax error at token "assign"
3_gram_verilog_file_1239.v:3:87-92: syntax error at token "assign"
3_gram_verilog_file_1239.v:3:130-138: syntax error at token "endmodule"

3_gram_verilog_file_1270.v: 3_gram_verilog_file_1270.v:5:252-256: syntax error at token "logic"
3_gram_verilog_file_1270.v:5:728: syntax error at token "("
3_gram_verilog_file_1270.v:5:774-782: syntax error at token "endmodule"

3_gram_verilog_file_1272.v: 3_gram_verilog_file_1272.v:3:320-324: syntax error at token "logic"
3_gram_verilog_file_1272.v:3:357-362: syntax error at token "assign"
3_gram_verilog_file_1272.v:3:392-397: syntax error at token "assign"
3_gram_verilog_file_1272.v:3:521-529: syntax error at token "endmodule"

3_gram_verilog_file_1275.v: 3_gram_verilog_file_1275.v:2:91-95: syntax error at token "logic"
3_gram_verilog_file_1275.v:2:320-325: syntax error at token "assign"
3_gram_verilog_file_1275.v:2:384-389: syntax error at token "assign"
3_gram_verilog_file_1275.v:2:433-441: syntax error at token "endmodule"

3_gram_verilog_file_1275.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2024604683
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1292.v: 3_gram_verilog_file_1292.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_1292.v:3:173-178: syntax error at token "assign"
3_gram_verilog_file_1292.v:3:199-204: syntax error at token "assign"
3_gram_verilog_file_1292.v:3:225-230: syntax error at token "assign"
3_gram_verilog_file_1292.v:3:260: syntax error at token "("
3_gram_verilog_file_1292.v:3:361-366: syntax error at token "assign"
3_gram_verilog_file_1292.v:3:403: syntax error at token "("
3_gram_verilog_file_1292.v:3:443-451: syntax error at token "endmodule"

3_gram_verilog_file_1304.v: 3_gram_verilog_file_1304.v:2:118-122: syntax error at token "logic"
3_gram_verilog_file_1304.v:2:312: syntax error at token "("
3_gram_verilog_file_1304.v:2:429: syntax error at token "("
3_gram_verilog_file_1304.v:2:475-483: syntax error at token "endmodule"

3_gram_verilog_file_1308.v: 3_gram_verilog_file_1308.v:2:103-107: syntax error at token "logic"
3_gram_verilog_file_1308.v:2:337-342: syntax error at token "always"
3_gram_verilog_file_1308.v:2:373-381: syntax error at token "endmodule"

3_gram_verilog_file_1312.v: 3_gram_verilog_file_1312.v:2:675-679: syntax error at token "logic"
3_gram_verilog_file_1312.v:2:894-902: syntax error at token "endmodule"

3_gram_verilog_file_1343.v: 3_gram_verilog_file_1343.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_1343.v:2:178-183: syntax error at token "assign"
3_gram_verilog_file_1343.v:2:220-228: syntax error at token "endmodule"

3_gram_verilog_file_1348.v: 3_gram_verilog_file_1348.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_1348.v:2:543-548: syntax error at token "assign"
3_gram_verilog_file_1348.v:2:594-599: syntax error at token "always"
3_gram_verilog_file_1348.v:2:630-632: syntax error at token "end"

3_gram_verilog_file_1352.v: 3_gram_verilog_file_1352.v:2:99-103: syntax error at token "logic"
3_gram_verilog_file_1352.v:2:158-163: syntax error at token "assign"
3_gram_verilog_file_1352.v:2:181-189: syntax error at token "endmodule"

3_gram_verilog_file_1352.v: 3_gram_verilog_file_1352.v:2:403-407: syntax error at token "logic"
3_gram_verilog_file_1352.v:2:784-792: syntax error at token "endmodule"

3_gram_verilog_file_1354.v: 3_gram_verilog_file_1354.v:2:102-106: syntax error at token "logic"
3_gram_verilog_file_1354.v:2:393: syntax error at token "("
3_gram_verilog_file_1354.v:2:665-670: syntax error at token "assign"
3_gram_verilog_file_1354.v:2:715-723: syntax error at token "endmodule"

3_gram_verilog_file_1364.v: 3_gram_verilog_file_1364.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_1364.v:2:312: syntax error at token "("
3_gram_verilog_file_1364.v:2:384-392: syntax error at token "endmodule"

3_gram_verilog_file_1374.v: 3_gram_verilog_file_1374.v:2:85-89: syntax error at token "logic"
3_gram_verilog_file_1374.v:2:649-657: syntax error at token "endmodule"

3_gram_verilog_file_1418.v: 3_gram_verilog_file_1418.v:2:150-154: syntax error at token "logic"
3_gram_verilog_file_1418.v:2:570-575: syntax error at token "assign"
3_gram_verilog_file_1418.v:2:600-605: syntax error at token "assign"
3_gram_verilog_file_1418.v:2:676-681: syntax error at token "assign"
3_gram_verilog_file_1418.v:2:710-718: syntax error at token "endmodule"

3_gram_verilog_file_1419.v: 3_gram_verilog_file_1419.v:2:234-238: syntax error at token "logic"
3_gram_verilog_file_1419.v:2:366-374: syntax error at token "endmodule"

3_gram_verilog_file_1420.v: 3_gram_verilog_file_1420.v:2:58-62: syntax error at token "logic"
3_gram_verilog_file_1420.v:2:180-185: syntax error at token "always"
3_gram_verilog_file_1420.v:2:216-221: syntax error at token "always"
3_gram_verilog_file_1420.v:2:248-253: syntax error at token "always"
3_gram_verilog_file_1420.v:2:290-295: syntax error at token "assign"
3_gram_verilog_file_1420.v:2:332-340: syntax error at token "endmodule"

3_gram_verilog_file_1432.v: Formatted output is lexically different from the input.    Please file a bug.  Details:
Mismatched token enums.  got: (MacroIdentifier) (#296: "`pp_2") vs. (MacroIdItem) (#298: "`pp_2")
First mismatched token [19]: (MacroIdentifier) (#296: "`pp_2") vs. (MacroIdItem) (#298: "`pp_2")
; problematic formatter output is
// Seed: 3926183417
module module_0;
  logic id_0 = id_0;
  logic id_1;
  `define pp_0 (  pp_1  ,  pp_2  )  0
  type_7(
      "", `pp_2
  );
endmodule
<<EOF>>
3_gram_verilog_file_1447.v: 3_gram_verilog_file_1447.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_1447.v:2:441-449: syntax error at token "endmodule"

3_gram_verilog_file_1449.v: 3_gram_verilog_file_1449.v:2:185-189: syntax error at token "logic"
3_gram_verilog_file_1449.v:2:353: syntax error at token "("
3_gram_verilog_file_1449.v:2:494-502: syntax error at token "endmodule"

3_gram_verilog_file_1458.v: 3_gram_verilog_file_1458.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_1458.v:2:213: syntax error at token "("
3_gram_verilog_file_1458.v:2:309-314: syntax error at token "always"
3_gram_verilog_file_1458.v:2:351-359: syntax error at token "endmodule"

3_gram_verilog_file_1461.v: 3_gram_verilog_file_1461.v:2:196-200: syntax error at token "logic"
3_gram_verilog_file_1461.v:2:345-352: syntax error at token "defparam"
3_gram_verilog_file_1461.v:2:439-447: syntax error at token "endmodule"

3_gram_verilog_file_1465.v: 3_gram_verilog_file_1465.v:2:146-150: syntax error at token "logic"
3_gram_verilog_file_1465.v:2:215-220: syntax error at token "always"
3_gram_verilog_file_1465.v:2:267-269: syntax error at token "end"

3_gram_verilog_file_1477.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:40-44:; problematic formatter output is
// Seed: 3292509103
`timescale 1ps / 1 ps
`define pp_0 0
`define pp_1 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1479.v: 3_gram_verilog_file_1479.v:2:166-170: syntax error at token "logic"
3_gram_verilog_file_1479.v:2:283-288: syntax error at token "assign"
3_gram_verilog_file_1479.v:2:306-314: syntax error at token "endmodule"

3_gram_verilog_file_1480.v: 3_gram_verilog_file_1480.v:2:454-458: syntax error at token "logic"
3_gram_verilog_file_1480.v:2:575-583: syntax error at token "endmodule"

3_gram_verilog_file_1485.v: 3_gram_verilog_file_1485.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_1485.v:2:169-177: syntax error at token "endmodule"

3_gram_verilog_file_1522.v: 3_gram_verilog_file_1522.v:2:428-432: syntax error at token "logic"
3_gram_verilog_file_1522.v:2:505-510: syntax error at token "assign"
3_gram_verilog_file_1522.v:2:553-561: syntax error at token "endmodule"

3_gram_verilog_file_1530.v: 3_gram_verilog_file_1530.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_1530.v:2:876: syntax error at token "("
3_gram_verilog_file_1530.v:2:952-960: syntax error at token "endmodule"

3_gram_verilog_file_1544.v: 3_gram_verilog_file_1544.v:3:69-73: syntax error at token "logic"
3_gram_verilog_file_1544.v:3:261-268: syntax error at token "generate"
3_gram_verilog_file_1544.v:3:310-320: syntax error at token "endgenerate"
3_gram_verilog_file_1544.v:3:356-364: syntax error at token "endmodule"

3_gram_verilog_file_1561.v: 3_gram_verilog_file_1561.v:2:190-194: syntax error at token "logic"
3_gram_verilog_file_1561.v:2:425-430: syntax error at token "assign"
3_gram_verilog_file_1561.v:2:488-493: syntax error at token "assign"
3_gram_verilog_file_1561.v:2:524-529: syntax error at token "assign"
3_gram_verilog_file_1561.v:2:551-559: syntax error at token "endmodule"

3_gram_verilog_file_1565.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1506388459
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1577.v: 3_gram_verilog_file_1577.v:3:107-111: syntax error at token "logic"
3_gram_verilog_file_1577.v:3:181-186: syntax error at token "assign"
3_gram_verilog_file_1577.v:3:207-215: syntax error at token "endmodule"

3_gram_verilog_file_1577.v: 3_gram_verilog_file_1577.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_1577.v:2:206-214: syntax error at token "endmodule"

3_gram_verilog_file_1608.v: 3_gram_verilog_file_1608.v:2:140-144: syntax error at token "logic"
3_gram_verilog_file_1608.v:2:159-164: syntax error at token "always"
3_gram_verilog_file_1608.v:2:239: syntax error at token "("
3_gram_verilog_file_1608.v:2:307-315: syntax error at token "endmodule"

3_gram_verilog_file_1610.v: 3_gram_verilog_file_1610.v:8:68-72: syntax error at token "logic"
3_gram_verilog_file_1610.v:8:295: syntax error at token "("
3_gram_verilog_file_1610.v:8:370-378: syntax error at token "endmodule"

3_gram_verilog_file_1611.v: 3_gram_verilog_file_1611.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_1611.v:2:422-427: syntax error at token "always"
3_gram_verilog_file_1611.v:2:477-485: syntax error at token "endmodule"

3_gram_verilog_file_1612.v: 3_gram_verilog_file_1612.v:3:68-72: syntax error at token "logic"
3_gram_verilog_file_1612.v:3:87-92: syntax error at token "always"
3_gram_verilog_file_1612.v:3:160-165: syntax error at token "assign"
3_gram_verilog_file_1612.v:3:205-213: syntax error at token "endmodule"

3_gram_verilog_file_1633.v: 3_gram_verilog_file_1633.v:2:281-285: syntax error at token "logic"
3_gram_verilog_file_1633.v:2:479-484: syntax error at token "assign"
3_gram_verilog_file_1633.v:2:530: syntax error at token "("
3_gram_verilog_file_1633.v:2:569: syntax error at token "("
3_gram_verilog_file_1633.v:2:1094-1099: syntax error at token "assign"
3_gram_verilog_file_1633.v:2:1124-1132: syntax error at token "endmodule"

3_gram_verilog_file_1641.v: 3_gram_verilog_file_1641.v:4:173-177: syntax error at token "logic"
3_gram_verilog_file_1641.v:4:391-396: syntax error at token "assign"
3_gram_verilog_file_1641.v:4:414-422: syntax error at token "endmodule"

3_gram_verilog_file_1641.v: 3_gram_verilog_file_1641.v:4:68-72: syntax error at token "logic"
3_gram_verilog_file_1641.v:4:270: syntax error at token "("
3_gram_verilog_file_1641.v:4:321-329: syntax error at token "endmodule"

3_gram_verilog_file_1642.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 4:18-22:; problematic formatter output is
// Seed: 3394329020
`timescale 1ps / 1ps
`define pp_4 0
`default_nettype `pp_4
module module_0 (
    output id_0,
    input logic id_1,
    output id_2,
    input id_3
);
endmodule
`timescale 1 ps / 1ps
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
<<EOF>>
3_gram_verilog_file_1647.v: 3_gram_verilog_file_1647.v:2:43-46: syntax error at token "id_3"
3_gram_verilog_file_1647.v:2:95-100: syntax error at token "genvar"
3_gram_verilog_file_1647.v:2:112-117: syntax error at token "assign"
3_gram_verilog_file_1647.v:2:387-394: syntax error at token "defparam"
3_gram_verilog_file_1647.v:2:427-435: syntax error at token "endmodule"

3_gram_verilog_file_1652.v: 3_gram_verilog_file_1652.v:3:207-211: syntax error at token "logic"
3_gram_verilog_file_1652.v:3:443-448: syntax error at token "assign"
3_gram_verilog_file_1652.v:3:487-495: syntax error at token "endmodule"

3_gram_verilog_file_1655.v: 3_gram_verilog_file_1655.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_1655.v:2:337: syntax error at token ";"
3_gram_verilog_file_1655.v:2:357-365: syntax error at token "endmodule"

3_gram_verilog_file_1668.v: 3_gram_verilog_file_1668.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_1668.v:2:210-218: syntax error at token "endmodule"

3_gram_verilog_file_1669.v: 3_gram_verilog_file_1669.v:2:182-186: syntax error at token "logic"
3_gram_verilog_file_1669.v:2:624-629: syntax error at token "assign"
3_gram_verilog_file_1669.v:2:668-673: syntax error at token "always"
3_gram_verilog_file_1669.v:2:730-735: syntax error at token "always"
3_gram_verilog_file_1669.v:2:797-799: syntax error at token "end"
3_gram_verilog_file_1669.v:2:836-844: syntax error at token "endmodule"

3_gram_verilog_file_1670.v: 3_gram_verilog_file_1670.v:6:37-41: syntax error at token "logic"
3_gram_verilog_file_1670.v:6:173: syntax error at token "("
3_gram_verilog_file_1670.v:6:200-205: syntax error at token "always"
3_gram_verilog_file_1670.v:6:267-272: syntax error at token "assign"
3_gram_verilog_file_1670.v:6:331-339: syntax error at token "endmodule"

3_gram_verilog_file_1680.v: 3_gram_verilog_file_1680.v:3:77-81: syntax error at token "logic"
3_gram_verilog_file_1680.v:3:240-245: syntax error at token "assign"
3_gram_verilog_file_1680.v:3:280: syntax error at token "("
3_gram_verilog_file_1680.v:3:311: syntax error at token "("
3_gram_verilog_file_1680.v:3:342: syntax error at token "("
3_gram_verilog_file_1680.v:3:367: syntax error at token "("
3_gram_verilog_file_1680.v:3:441: syntax error at token "("
3_gram_verilog_file_1680.v:3:480-488: syntax error at token "endmodule"

3_gram_verilog_file_1680.v: 3_gram_verilog_file_1680.v:2:164-168: syntax error at token "logic"
3_gram_verilog_file_1680.v:2:374-379: syntax error at token "always"
3_gram_verilog_file_1680.v:2:489-497: syntax error at token "endmodule"

3_gram_verilog_file_1682.v: 3_gram_verilog_file_1682.v:6:36-40: syntax error at token "logic"
3_gram_verilog_file_1682.v:6:243-251: syntax error at token "endmodule"

3_gram_verilog_file_1683.v: 3_gram_verilog_file_1683.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_1683.v:2:136-144: syntax error at token "endmodule"

3_gram_verilog_file_1685.v: 3_gram_verilog_file_1685.v:2:480-484: syntax error at token "logic"
3_gram_verilog_file_1685.v:2:1218-1223: syntax error at token "always"
3_gram_verilog_file_1685.v:2:1276-1281: syntax error at token "assign"
3_gram_verilog_file_1685.v:2:1300-1305: syntax error at token "always"
3_gram_verilog_file_1685.v:2:1371-1373: syntax error at token "end"
3_gram_verilog_file_1685.v:2:1425-1427: syntax error at token "end"
3_gram_verilog_file_1685.v:2:1447-1454: syntax error at token "defparam"
3_gram_verilog_file_1685.v:2:1487-1492: syntax error at token "assign"
3_gram_verilog_file_1685.v:2:2123-2131: syntax error at token "endmodule"

3_gram_verilog_file_1716.v: 3_gram_verilog_file_1716.v:2:165-169: syntax error at token "logic"
3_gram_verilog_file_1716.v:2:198-203: syntax error at token "always"
3_gram_verilog_file_1716.v:2:272-274: syntax error at token "end"

3_gram_verilog_file_1723.v: 3_gram_verilog_file_1723.v:2:124-128: syntax error at token "logic"
3_gram_verilog_file_1723.v:2:412: syntax error at token "("
3_gram_verilog_file_1723.v:2:474: syntax error at token "("
3_gram_verilog_file_1723.v:2:599: syntax error at token "("
3_gram_verilog_file_1723.v:2:698-706: syntax error at token "endmodule"

3_gram_verilog_file_1725.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 3:18-22:; problematic formatter output is
// Seed: 217984191
`define pp_2 0
`default_nettype `pp_2
`define pp_3 0
module module_0 (
    output logic id_0,
    output id_1
);
  assign id_0 = 1'd0;
  assign id_0 = 'b0;
  logic  id_2 = id_2;
  string id_3 = "";
  assign id_1 = id_3;
endmodule
<<EOF>>
3_gram_verilog_file_1757.v: 3_gram_verilog_file_1757.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_1757.v:2:167-175: syntax error at token "endmodule"

3_gram_verilog_file_1767.v: 3_gram_verilog_file_1767.v:3:241-245: syntax error at token "logic"
3_gram_verilog_file_1767.v:3:293: syntax error at token "("
3_gram_verilog_file_1767.v:3:333-338: syntax error at token "assign"
3_gram_verilog_file_1767.v:3:373-381: syntax error at token "endmodule"

3_gram_verilog_file_1771.v: 3_gram_verilog_file_1771.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_1771.v:2:236-244: syntax error at token "endmodule"

3_gram_verilog_file_1779.v: 3_gram_verilog_file_1779.v:2:83-87: syntax error at token "logic"
3_gram_verilog_file_1779.v:2:119-124: syntax error at token "assign"
3_gram_verilog_file_1779.v:2:145-150: syntax error at token "always"
3_gram_verilog_file_1779.v:2:217-219: syntax error at token "end"
3_gram_verilog_file_1779.v:2:276-281: syntax error at token "assign"
3_gram_verilog_file_1779.v:2:302-310: syntax error at token "endmodule"

3_gram_verilog_file_1782.v: 3_gram_verilog_file_1782.v:3:193-197: syntax error at token "logic"
3_gram_verilog_file_1782.v:3:558-566: syntax error at token "endmodule"

3_gram_verilog_file_1796.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "'b" at 4:27-28:; problematic formatter output is
// Seed: 3247503786
function id_6;
  input int id_6;
  id_15 = (1 - id_2[1'b0?1'b0 : 1]) == id_14;
endfunction
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output id_17;
  input id_16;
  output id_15;
  inout id_14;
  input id_13;
  input id_12;
  output id_11;
  inout id_10;
  input id_9;
  output id_8;
  inout id_7;
  output id_6;
  inout id_5;
  input id_4;
  input id_3;
  input id_2;
  output id_1;
  assign id_10 = id_10;
endmodule
<<EOF>>
3_gram_verilog_file_1797.v: 3_gram_verilog_file_1797.v:3:319-323: syntax error at token "logic"
3_gram_verilog_file_1797.v:3:453: syntax error at token "("
3_gram_verilog_file_1797.v:3:491-499: syntax error at token "endmodule"

3_gram_verilog_file_1812.v: 3_gram_verilog_file_1812.v:2:156-160: syntax error at token "logic"
3_gram_verilog_file_1812.v:2:306-311: syntax error at token "always"
3_gram_verilog_file_1812.v:2:351-359: syntax error at token "endmodule"

3_gram_verilog_file_1814.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_18" at 12:40-45:; problematic formatter output is
// Seed: 1690432623
`define pp_15 0
`define pp_16 0
`define pp_17 0
`define pp_18 0
`define pp_19 0
`define pp_20 0
`define pp_21 0
`define pp_22 0
`define pp_23 0
`define pp_24 0
`default_nettype id_3 `default_nettype `pp_18
`define pp_25 0
`define pp_26 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps
`define pp_27 0
`define pp_28 0
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    output id_3,
    output logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    input logic id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    output id_12,
    input id_13,
    input id_14
);
  assign id_12 = id_9;
  integer id_15 = 1 + 1'd0, id_16;
  type_24(
      1'b0, 1, 1 & id_8, 1, 1, 1
  );
endmodule
<<EOF>>
3_gram_verilog_file_1817.v: 3_gram_verilog_file_1817.v:2:222-226: syntax error at token "logic"
3_gram_verilog_file_1817.v:2:377: syntax error at token "("
3_gram_verilog_file_1817.v:2:405-413: syntax error at token "endmodule"

3_gram_verilog_file_1821.v: 3_gram_verilog_file_1821.v:2:108-112: syntax error at token "logic"
3_gram_verilog_file_1821.v:2:192-200: syntax error at token "endmodule"

3_gram_verilog_file_1825.v: 3_gram_verilog_file_1825.v:3:173-177: syntax error at token "logic"
3_gram_verilog_file_1825.v:3:403-411: syntax error at token "endmodule"

3_gram_verilog_file_1827.v: 3_gram_verilog_file_1827.v:2:649-655: syntax error at token "integer"
3_gram_verilog_file_1827.v:2:814: syntax error at token "("
3_gram_verilog_file_1827.v:2:835-843: syntax error at token "endmodule"

3_gram_verilog_file_1832.v: 3_gram_verilog_file_1832.v:3:75-79: syntax error at token "logic"
3_gram_verilog_file_1832.v:3:218-223: syntax error at token "always"
3_gram_verilog_file_1832.v:3:287-289: syntax error at token "end"

3_gram_verilog_file_1833.v: 3_gram_verilog_file_1833.v:3:293-297: syntax error at token "logic"
3_gram_verilog_file_1833.v:3:725: syntax error at token "("
3_gram_verilog_file_1833.v:3:823-831: syntax error at token "endmodule"

3_gram_verilog_file_1839.v: 3_gram_verilog_file_1839.v:3:211-215: syntax error at token "logic"
3_gram_verilog_file_1839.v:3:363-368: syntax error at token "assign"
3_gram_verilog_file_1839.v:3:399-407: syntax error at token "endmodule"

3_gram_verilog_file_1848.v: 3_gram_verilog_file_1848.v:2:160: syntax error at token "#"

3_gram_verilog_file_1851.v: 3_gram_verilog_file_1851.v:3:139-143: syntax error at token "logic"
3_gram_verilog_file_1851.v:3:171: syntax error at token "("
3_gram_verilog_file_1851.v:3:243-248: syntax error at token "assign"
3_gram_verilog_file_1851.v:3:269-277: syntax error at token "endmodule"

3_gram_verilog_file_1869.v: 3_gram_verilog_file_1869.v:2:413-417: syntax error at token "logic"
3_gram_verilog_file_1869.v:2:835-840: syntax error at token "always"
3_gram_verilog_file_1869.v:2:901-906: syntax error at token "assign"
3_gram_verilog_file_1869.v:2:936: syntax error at token "("
3_gram_verilog_file_1869.v:2:989: syntax error at token "("
3_gram_verilog_file_1869.v:2:1029-1034: syntax error at token "always"
3_gram_verilog_file_1869.v:2:1061-1066: syntax error at token "always"
3_gram_verilog_file_1869.v:2:1109-1117: syntax error at token "endmodule"

3_gram_verilog_file_1873.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4126367980
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1878.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2607017280
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_1878.v: 3_gram_verilog_file_1878.v:2:114-118: syntax error at token "logic"
3_gram_verilog_file_1878.v:2:697-702: syntax error at token "always"
3_gram_verilog_file_1878.v:2:794: syntax error at token "("
3_gram_verilog_file_1878.v:2:872: syntax error at token "("
3_gram_verilog_file_1878.v:2:1269-1277: syntax error at token "endmodule"

3_gram_verilog_file_1898.v: 3_gram_verilog_file_1898.v:3:262-266: syntax error at token "logic"
3_gram_verilog_file_1898.v:3:479: syntax error at token "("
3_gram_verilog_file_1898.v:3:529-536: syntax error at token "defparam"
3_gram_verilog_file_1898.v:3:568-573: syntax error at token "assign"
3_gram_verilog_file_1898.v:3:596-601: syntax error at token "assign"
3_gram_verilog_file_1898.v:3:619-627: syntax error at token "endmodule"

3_gram_verilog_file_1914.v: 3_gram_verilog_file_1914.v:2:205-209: syntax error at token "logic"
3_gram_verilog_file_1914.v:2:297-302: syntax error at token "assign"
3_gram_verilog_file_1914.v:2:379-384: syntax error at token "assign"
3_gram_verilog_file_1914.v:2:415-423: syntax error at token "endmodule"

3_gram_verilog_file_1915.v: 3_gram_verilog_file_1915.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_1915.v:3:305-313: syntax error at token "endmodule"

3_gram_verilog_file_1937.v: 3_gram_verilog_file_1937.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_1937.v:2:431-436: syntax error at token "assign"
3_gram_verilog_file_1937.v:2:454-462: syntax error at token "endmodule"

3_gram_verilog_file_1937.v: 3_gram_verilog_file_1937.v:3:84-88: syntax error at token "logic"
3_gram_verilog_file_1937.v:3:475-480: syntax error at token "assign"
3_gram_verilog_file_1937.v:3:519-524: syntax error at token "assign"
3_gram_verilog_file_1937.v:3:623-631: syntax error at token "endmodule"

3_gram_verilog_file_1943.v: 3_gram_verilog_file_1943.v:3:75-79: syntax error at token "logic"
3_gram_verilog_file_1943.v:3:168-176: syntax error at token "endmodule"

3_gram_verilog_file_1946.v: 3_gram_verilog_file_1946.v:3:78-82: syntax error at token "logic"
3_gram_verilog_file_1946.v:3:184-189: syntax error at token "always"
3_gram_verilog_file_1946.v:3:229-237: syntax error at token "endmodule"

3_gram_verilog_file_1953.v: 3_gram_verilog_file_1953.v:3:108-112: syntax error at token "logic"
3_gram_verilog_file_1953.v:3:264-269: syntax error at token "assign"
3_gram_verilog_file_1953.v:3:290-295: syntax error at token "assign"
3_gram_verilog_file_1953.v:3:330-335: syntax error at token "assign"
3_gram_verilog_file_1953.v:3:431: syntax error at token "("
3_gram_verilog_file_1953.v:3:558: syntax error at token "("
3_gram_verilog_file_1953.v:3:611-616: syntax error at token "assign"
3_gram_verilog_file_1953.v:3:638-646: syntax error at token "endmodule"

3_gram_verilog_file_1955.v: 3_gram_verilog_file_1955.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_1955.v:2:151-156: syntax error at token "assign"
3_gram_verilog_file_1955.v:2:177-185: syntax error at token "endmodule"

3_gram_verilog_file_1957.v: 3_gram_verilog_file_1957.v:2:264-268: syntax error at token "logic"
3_gram_verilog_file_1957.v:2:360-365: syntax error at token "assign"
3_gram_verilog_file_1957.v:2:420-425: syntax error at token "always"
3_gram_verilog_file_1957.v:2:492-500: syntax error at token "endmodule"

3_gram_verilog_file_1960.v: 3_gram_verilog_file_1960.v:2:205-209: syntax error at token "logic"
3_gram_verilog_file_1960.v:2:365-370: syntax error at token "assign"
3_gram_verilog_file_1960.v:2:389-397: syntax error at token "endmodule"

3_gram_verilog_file_1978.v: 3_gram_verilog_file_1978.v:4:221-225: syntax error at token "logic"
3_gram_verilog_file_1978.v:4:284-289: syntax error at token "always"
3_gram_verilog_file_1978.v:4:367-369: syntax error at token "end"

3_gram_verilog_file_1978.v: 3_gram_verilog_file_1978.v:4:376-380: syntax error at token "logic"
3_gram_verilog_file_1978.v:4:492: syntax error at token "("
3_gram_verilog_file_1978.v:4:536-544: syntax error at token "endmodule"

3_gram_verilog_file_1979.v: 3_gram_verilog_file_1979.v:3:116-120: syntax error at token "uwire"
3_gram_verilog_file_1979.v:3:871-876: syntax error at token "assign"
3_gram_verilog_file_1979.v:3:919: syntax error at token "("
3_gram_verilog_file_1979.v:3:960-968: syntax error at token "endmodule"

3_gram_verilog_file_1981.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 2623491140
`timescale 1 ps / 1ps
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
module module_0;
  assign id_0 = id_0;
  type_5(
      id_1 & (1), 1
  );
  logic id_2;
  type_7(
      1, 0
  );
  logic id_3;
  logic id_4;
endmodule
<<EOF>>
3_gram_verilog_file_2000.v: 3_gram_verilog_file_2000.v:5:120-124: syntax error at token "logic"
3_gram_verilog_file_2000.v:5:395: syntax error at token "("
3_gram_verilog_file_2000.v:5:435-443: syntax error at token "endmodule"

3_gram_verilog_file_2017.v: 3_gram_verilog_file_2017.v:3:13-17: syntax error at token "`pp_0"
3_gram_verilog_file_2017.v:3:96-100: syntax error at token "input"
3_gram_verilog_file_2017.v:3:130-134: syntax error at token "input"
3_gram_verilog_file_2017.v:3:146-150: syntax error at token "table"
3_gram_verilog_file_2017.v:3:189: syntax error at token "?"
3_gram_verilog_file_2017.v:3:222: syntax error at token "x"
3_gram_verilog_file_2017.v:3:270-277: syntax error at token "endtable"

3_gram_verilog_file_2018.v: 3_gram_verilog_file_2018.v:3:80-84: syntax error at token "logic"
3_gram_verilog_file_2018.v:3:445-450: syntax error at token "assign"
3_gram_verilog_file_2018.v:3:473-478: syntax error at token "assign"
3_gram_verilog_file_2018.v:3:496-501: syntax error at token "always"
3_gram_verilog_file_2018.v:3:616-621: syntax error at token "assign"
3_gram_verilog_file_2018.v:3:651: syntax error at token "("
3_gram_verilog_file_2018.v:3:669-677: syntax error at token "endmodule"

3_gram_verilog_file_2024.v: 3_gram_verilog_file_2024.v:3:162-166: syntax error at token "logic"
3_gram_verilog_file_2024.v:3:497-505: syntax error at token "endmodule"

3_gram_verilog_file_2047.v: 3_gram_verilog_file_2047.v:3:128-132: syntax error at token "logic"
3_gram_verilog_file_2047.v:3:164-172: syntax error at token "endmodule"

3_gram_verilog_file_2055.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 37935429
`timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0
module module_0;
  logic id_0;
endmodule
<<EOF>>
3_gram_verilog_file_2061.v: 3_gram_verilog_file_2061.v:2:305-309: syntax error at token "logic"
3_gram_verilog_file_2061.v:2:443-451: syntax error at token "endmodule"

3_gram_verilog_file_2096.v: 3_gram_verilog_file_2096.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_2096.v:2:285-290: syntax error at token "assign"
3_gram_verilog_file_2096.v:2:340-348: syntax error at token "endmodule"

3_gram_verilog_file_2101.v: 3_gram_verilog_file_2101.v:2:273-277: syntax error at token "logic"
3_gram_verilog_file_2101.v:2:310: syntax error at token "("
3_gram_verilog_file_2101.v:2:322-327: syntax error at token "always"
3_gram_verilog_file_2101.v:2:402-407: syntax error at token "assign"
3_gram_verilog_file_2101.v:2:436: syntax error at token "("
3_gram_verilog_file_2101.v:2:460-468: syntax error at token "endmodule"

3_gram_verilog_file_2116.v: 3_gram_verilog_file_2116.v:2:125-129: syntax error at token "logic"
3_gram_verilog_file_2116.v:2:160-168: syntax error at token "endmodule"

3_gram_verilog_file_2125.v: 3_gram_verilog_file_2125.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_2125.v:3:284-289: syntax error at token "assign"
3_gram_verilog_file_2125.v:3:311-319: syntax error at token "endmodule"

3_gram_verilog_file_2131.v: 3_gram_verilog_file_2131.v:2:217-221: syntax error at token "logic"
3_gram_verilog_file_2131.v:2:346: syntax error at token "("
3_gram_verilog_file_2131.v:2:387-392: syntax error at token "assign"
3_gram_verilog_file_2131.v:2:427: syntax error at token "("
3_gram_verilog_file_2131.v:2:455: syntax error at token "("
3_gram_verilog_file_2131.v:2:508-516: syntax error at token "endmodule"

3_gram_verilog_file_2133.v: 3_gram_verilog_file_2133.v:4:174-178: syntax error at token "logic"
3_gram_verilog_file_2133.v:4:193-201: syntax error at token "endmodule"

3_gram_verilog_file_2152.v: 3_gram_verilog_file_2152.v:3:82-85: syntax error at token "wand"

3_gram_verilog_file_2153.v: 3_gram_verilog_file_2153.v:2:180-186: syntax error at token "integer"
3_gram_verilog_file_2153.v:2:437-445: syntax error at token "endmodule"

3_gram_verilog_file_2154.v: 3_gram_verilog_file_2154.v:2:194-198: syntax error at token "logic"
3_gram_verilog_file_2154.v:2:470-478: syntax error at token "endmodule"

3_gram_verilog_file_2156.v: 3_gram_verilog_file_2156.v:3:59-63: syntax error at token "logic"
3_gram_verilog_file_2156.v:3:127-132: syntax error at token "assign"
3_gram_verilog_file_2156.v:3:157-165: syntax error at token "endmodule"

3_gram_verilog_file_2169.v: 3_gram_verilog_file_2169.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_2169.v:2:105-110: syntax error at token "assign"
3_gram_verilog_file_2169.v:2:137-142: syntax error at token "always"
3_gram_verilog_file_2169.v:2:160-165: syntax error at token "assign"
3_gram_verilog_file_2169.v:2:198: syntax error at token "("
3_gram_verilog_file_2169.v:2:330-335: syntax error at token "always"
3_gram_verilog_file_2169.v:2:369: syntax error at token "("
3_gram_verilog_file_2169.v:2:444-452: syntax error at token "endmodule"

3_gram_verilog_file_2186.v: 3_gram_verilog_file_2186.v:2:777-781: syntax error at token "logic"
3_gram_verilog_file_2186.v:2:960-965: syntax error at token "assign"
3_gram_verilog_file_2186.v:2:1102-1110: syntax error at token "endmodule"

3_gram_verilog_file_2192.v: 3_gram_verilog_file_2192.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_2192.v:3:144-152: syntax error at token "endmodule"

3_gram_verilog_file_2194.v: 3_gram_verilog_file_2194.v:3:226-232: syntax error at token "integer"
3_gram_verilog_file_2194.v:3:357-362: syntax error at token "assign"
3_gram_verilog_file_2194.v:3:550-558: syntax error at token "endmodule"

3_gram_verilog_file_2199.v: 3_gram_verilog_file_2199.v:2:424-428: syntax error at token "logic"
3_gram_verilog_file_2199.v:2:478-483: syntax error at token "always"
3_gram_verilog_file_2199.v:2:566-568: syntax error at token "end"
3_gram_verilog_file_2199.v:2:632-637: syntax error at token "assign"
3_gram_verilog_file_2199.v:2:661-666: syntax error at token "assign"
3_gram_verilog_file_2199.v:2:685-690: syntax error at token "assign"
3_gram_verilog_file_2199.v:2:728-736: syntax error at token "endmodule"

3_gram_verilog_file_2214.v: 3_gram_verilog_file_2214.v:3:178-182: syntax error at token "logic"
3_gram_verilog_file_2214.v:3:605-610: syntax error at token "assign"
3_gram_verilog_file_2214.v:3:764-769: syntax error at token "always"
3_gram_verilog_file_2214.v:3:1069-1076: syntax error at token "generate"
3_gram_verilog_file_2214.v:3:1096-1106: syntax error at token "endgenerate"
3_gram_verilog_file_2214.v:3:1143-1151: syntax error at token "endmodule"

3_gram_verilog_file_2234.v: 3_gram_verilog_file_2234.v:2:304-308: syntax error at token "logic"
3_gram_verilog_file_2234.v:2:488: syntax error at token "("
3_gram_verilog_file_2234.v:2:559-564: syntax error at token "assign"
3_gram_verilog_file_2234.v:2:593-598: syntax error at token "assign"
3_gram_verilog_file_2234.v:2:665-673: syntax error at token "endmodule"

3_gram_verilog_file_2234.v: 3_gram_verilog_file_2234.v:2:162-166: syntax error at token "logic"
3_gram_verilog_file_2234.v:2:415: syntax error at token "("
3_gram_verilog_file_2234.v:2:532-540: syntax error at token "endmodule"

3_gram_verilog_file_2234.v: 3_gram_verilog_file_2234.v:2:119-125: syntax error at token "integer"
3_gram_verilog_file_2234.v:2:297-305: syntax error at token "endmodule"

3_gram_verilog_file_2237.v: 3_gram_verilog_file_2237.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_2237.v:2:498: syntax error at token "("
3_gram_verilog_file_2237.v:2:635-640: syntax error at token "assign"
3_gram_verilog_file_2237.v:2:696-704: syntax error at token "endmodule"

3_gram_verilog_file_2241.v: 3_gram_verilog_file_2241.v:2:117-121: syntax error at token "logic"
3_gram_verilog_file_2241.v:2:160-168: syntax error at token "endmodule"

3_gram_verilog_file_2251.v: 3_gram_verilog_file_2251.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_2251.v:2:111-116: syntax error at token "assign"
3_gram_verilog_file_2251.v:2:143-148: syntax error at token "assign"
3_gram_verilog_file_2251.v:2:169-177: syntax error at token "endmodule"

3_gram_verilog_file_2254.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_5" at 12:18-22:; problematic formatter output is
// Seed: 3088040465
`define pp_0 (  pp_1  ,  pp_2  )  0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1 ps / 1ps
`define pp_9 0
`define pp_10 0
`default_nettype `pp_5
`define pp_11 0
`define pp_12 0
`resetall
`define pp_13 0
`timescale 1ps / 1 ps `default_nettype wire
<<EOF>>
3_gram_verilog_file_2260.v: 3_gram_verilog_file_2260.v:2:216-220: syntax error at token "logic"
3_gram_verilog_file_2260.v:2:405-410: syntax error at token "assign"
3_gram_verilog_file_2260.v:2:445-450: syntax error at token "assign"
3_gram_verilog_file_2260.v:2:469-476: syntax error at token "defparam"
3_gram_verilog_file_2260.v:2:522-527: syntax error at token "always"
3_gram_verilog_file_2260.v:2:634: syntax error at token "("
3_gram_verilog_file_2260.v:2:650-652: syntax error at token "end"

3_gram_verilog_file_2271.v: 3_gram_verilog_file_2271.v:5:107-111: syntax error at token "logic"
3_gram_verilog_file_2271.v:5:214-222: syntax error at token "endmodule"

3_gram_verilog_file_2277.v: 3_gram_verilog_file_2277.v:2:535-539: syntax error at token "logic"
3_gram_verilog_file_2277.v:2:562: syntax error at token "("
3_gram_verilog_file_2277.v:2:583-591: syntax error at token "endmodule"

3_gram_verilog_file_2281.v: 3_gram_verilog_file_2281.v:7:425-431: syntax error at token "integer"
3_gram_verilog_file_2281.v:7:885: syntax error at token "("
3_gram_verilog_file_2281.v:7:907-915: syntax error at token "endmodule"

3_gram_verilog_file_2283.v: 3_gram_verilog_file_2283.v:3:141-145: syntax error at token "logic"
3_gram_verilog_file_2283.v:3:160-165: syntax error at token "assign"
3_gram_verilog_file_2283.v:3:186-194: syntax error at token "endmodule"

3_gram_verilog_file_2295.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4135843879
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_2339.v: 3_gram_verilog_file_2339.v:2:253-257: syntax error at token "logic"
3_gram_verilog_file_2339.v:2:426-434: syntax error at token "endmodule"

3_gram_verilog_file_2347.v: 3_gram_verilog_file_2347.v:4:532-536: syntax error at token "logic"
3_gram_verilog_file_2347.v:4:600: syntax error at token "("
3_gram_verilog_file_2347.v:4:1034-1042: syntax error at token "endmodule"

3_gram_verilog_file_2370.v: 3_gram_verilog_file_2370.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_2370.v:2:194-199: syntax error at token "always"
3_gram_verilog_file_2370.v:2:281-283: syntax error at token "end"
3_gram_verilog_file_2370.v:2:309-314: syntax error at token "assign"
3_gram_verilog_file_2370.v:2:335-340: syntax error at token "assign"
3_gram_verilog_file_2370.v:2:358-366: syntax error at token "endmodule"

3_gram_verilog_file_2370.v: 3_gram_verilog_file_2370.v:2:91-95: syntax error at token "logic"
3_gram_verilog_file_2370.v:2:248: syntax error at token "("
3_gram_verilog_file_2370.v:2:441-449: syntax error at token "endmodule"

3_gram_verilog_file_2377.v: 3_gram_verilog_file_2377.v:2:277-281: syntax error at token "logic"
3_gram_verilog_file_2377.v:2:419-427: syntax error at token "endmodule"

3_gram_verilog_file_2378.v: 3_gram_verilog_file_2378.v:2:141-145: syntax error at token "logic"
3_gram_verilog_file_2378.v:2:258-263: syntax error at token "assign"
3_gram_verilog_file_2378.v:2:343: syntax error at token "("
3_gram_verilog_file_2378.v:2:373-381: syntax error at token "endmodule"

3_gram_verilog_file_2379.v: 3_gram_verilog_file_2379.v:6:73-77: syntax error at token "logic"
3_gram_verilog_file_2379.v:6:108-116: syntax error at token "endmodule"
3_gram_verilog_file_2379.v:12:59: syntax error at token "("
3_gram_verilog_file_2379.v:12:188-193: syntax error at token "assign"
3_gram_verilog_file_2379.v:12:220-225: syntax error at token "assign"
3_gram_verilog_file_2379.v:12:243-248: syntax error at token "assign"
3_gram_verilog_file_2379.v:12:266-274: syntax error at token "endmodule"

3_gram_verilog_file_2393.v: 3_gram_verilog_file_2393.v:2:175-179: syntax error at token "logic"
3_gram_verilog_file_2393.v:2:408: syntax error at token "("
3_gram_verilog_file_2393.v:2:456-464: syntax error at token "endmodule"

3_gram_verilog_file_2399.v: 3_gram_verilog_file_2399.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_2399.v:2:135-140: syntax error at token "always"
3_gram_verilog_file_2399.v:2:174-182: syntax error at token "endmodule"

3_gram_verilog_file_2400.v: 3_gram_verilog_file_2400.v:2:138-142: syntax error at token "logic"
3_gram_verilog_file_2400.v:2:379-384: syntax error at token "assign"
3_gram_verilog_file_2400.v:2:402-410: syntax error at token "endmodule"

3_gram_verilog_file_2402.v: 3_gram_verilog_file_2402.v:2:205-209: syntax error at token "logic"
3_gram_verilog_file_2402.v:2:352: syntax error at token "("
3_gram_verilog_file_2402.v:2:406: syntax error at token "("
3_gram_verilog_file_2402.v:2:460: syntax error at token "("
3_gram_verilog_file_2402.v:2:535: syntax error at token "("
3_gram_verilog_file_2402.v:2:557-565: syntax error at token "endmodule"

3_gram_verilog_file_2419.v: 3_gram_verilog_file_2419.v:2:329-333: syntax error at token "logic"
3_gram_verilog_file_2419.v:2:513-518: syntax error at token "assign"
3_gram_verilog_file_2419.v:2:553-558: syntax error at token "assign"
3_gram_verilog_file_2419.v:2:577-585: syntax error at token "endmodule"

3_gram_verilog_file_2432.v: 3_gram_verilog_file_2432.v:2:102-106: syntax error at token "logic"
3_gram_verilog_file_2432.v:2:137-145: syntax error at token "endmodule"

3_gram_verilog_file_2439.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:18-22:; problematic formatter output is
// Seed: 3875469528
`timescale 1 ps / 1 ps
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_2443.v: 3_gram_verilog_file_2443.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_2443.v:2:329-337: syntax error at token "endmodule"

3_gram_verilog_file_2443.v: 3_gram_verilog_file_2443.v:2:227-231: syntax error at token "logic"
3_gram_verilog_file_2443.v:2:364: syntax error at token "("
3_gram_verilog_file_2443.v:2:426-434: syntax error at token "endmodule"

3_gram_verilog_file_2451.v: 3_gram_verilog_file_2451.v:2:188-192: syntax error at token "logic"
3_gram_verilog_file_2451.v:2:347-352: syntax error at token "assign"
3_gram_verilog_file_2451.v:2:371-376: syntax error at token "assign"
3_gram_verilog_file_2451.v:2:398-406: syntax error at token "endmodule"

3_gram_verilog_file_2483.v: 3_gram_verilog_file_2483.v:2:285-287: syntax error at token "reg"
3_gram_verilog_file_2483.v:2:427-435: syntax error at token "endmodule"

3_gram_verilog_file_2499.v: 3_gram_verilog_file_2499.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_2499.v:2:102: syntax error at token "("
3_gram_verilog_file_2499.v:2:139-144: syntax error at token "always"
3_gram_verilog_file_2499.v:2:247-249: syntax error at token "end"
3_gram_verilog_file_2499.v:2:311-319: syntax error at token "endmodule"
3_gram_verilog_file_2499.v:2:362-366: syntax error at token "input"
3_gram_verilog_file_2499.v:2:375-379: syntax error at token "inout"
3_gram_verilog_file_2499.v:2:389-394: syntax error at token "always"
3_gram_verilog_file_2499.v:2:424-432: syntax error at token "endmodule"

3_gram_verilog_file_2507.v: 3_gram_verilog_file_2507.v:2:142-146: syntax error at token "logic"
3_gram_verilog_file_2507.v:2:277: syntax error at token "("
3_gram_verilog_file_2507.v:2:301-309: syntax error at token "endmodule"

3_gram_verilog_file_2512.v: 3_gram_verilog_file_2512.v:2:118-122: syntax error at token "logic"
3_gram_verilog_file_2512.v:2:314: syntax error at token "("
3_gram_verilog_file_2512.v:2:380-385: syntax error at token "assign"
3_gram_verilog_file_2512.v:2:408-416: syntax error at token "endmodule"

3_gram_verilog_file_2519.v: 3_gram_verilog_file_2519.v:3:59-62: syntax error at token "id_9"
3_gram_verilog_file_2519.v:3:194-202: syntax error at token "endmodule"

3_gram_verilog_file_2523.v: 3_gram_verilog_file_2523.v:5:76-80: syntax error at token "logic"
3_gram_verilog_file_2523.v:5:190-195: syntax error at token "assign"
3_gram_verilog_file_2523.v:5:251: syntax error at token "("
3_gram_verilog_file_2523.v:5:308-316: syntax error at token "endmodule"

3_gram_verilog_file_2536.v: 3_gram_verilog_file_2536.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_2536.v:2:596-601: syntax error at token "assign"
3_gram_verilog_file_2536.v:2:623-631: syntax error at token "endmodule"

3_gram_verilog_file_2538.v: 3_gram_verilog_file_2538.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_2538.v:2:338-346: syntax error at token "endmodule"

3_gram_verilog_file_2540.v: 3_gram_verilog_file_2540.v:2:68-72: syntax error at token "logic"
3_gram_verilog_file_2540.v:2:103-108: syntax error at token "assign"
3_gram_verilog_file_2540.v:2:129-134: syntax error at token "assign"
3_gram_verilog_file_2540.v:2:152-157: syntax error at token "assign"
3_gram_verilog_file_2540.v:2:209-214: syntax error at token "assign"
3_gram_verilog_file_2540.v:2:232-237: syntax error at token "always"
3_gram_verilog_file_2540.v:2:295-303: syntax error at token "endmodule"

3_gram_verilog_file_2546.v: 3_gram_verilog_file_2546.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_2546.v:3:381: syntax error at token "("
3_gram_verilog_file_2546.v:3:434-442: syntax error at token "endmodule"

3_gram_verilog_file_2556.v: 3_gram_verilog_file_2556.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_2556.v:2:255: syntax error at token "("
3_gram_verilog_file_2556.v:2:474: syntax error at token "("
3_gram_verilog_file_2556.v:2:712: syntax error at token "("
3_gram_verilog_file_2556.v:2:1144-1149: syntax error at token "always"
3_gram_verilog_file_2556.v:2:1214-1222: syntax error at token "endmodule"

3_gram_verilog_file_2569.v: 3_gram_verilog_file_2569.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_2569.v:2:381-386: syntax error at token "assign"
3_gram_verilog_file_2569.v:2:430: syntax error at token "("
3_gram_verilog_file_2569.v:2:504-509: syntax error at token "assign"
3_gram_verilog_file_2569.v:2:528-533: syntax error at token "assign"
3_gram_verilog_file_2569.v:2:582-587: syntax error at token "assign"
3_gram_verilog_file_2569.v:2:606-611: syntax error at token "assign"
3_gram_verilog_file_2569.v:2:706-714: syntax error at token "endmodule"

3_gram_verilog_file_2570.v: 3_gram_verilog_file_2570.v:2:568-572: syntax error at token "logic"
3_gram_verilog_file_2570.v:2:696-701: syntax error at token "assign"
3_gram_verilog_file_2570.v:2:791-796: syntax error at token "assign"
3_gram_verilog_file_2570.v:2:885: syntax error at token "("
3_gram_verilog_file_2570.v:2:938-946: syntax error at token "endmodule"

3_gram_verilog_file_2579.v: 3_gram_verilog_file_2579.v:2:85-89: syntax error at token "logic"
3_gram_verilog_file_2579.v:2:330-335: syntax error at token "assign"
3_gram_verilog_file_2579.v:2:374-379: syntax error at token "always"
3_gram_verilog_file_2579.v:2:417: syntax error at token "@"
3_gram_verilog_file_2579.v:2:478-480: syntax error at token "end"
3_gram_verilog_file_2579.v:2:510-511: syntax error at token "<="
3_gram_verilog_file_2579.v:2:561-563: syntax error at token "end"
3_gram_verilog_file_2579.v:2:597: syntax error at token "("
3_gram_verilog_file_2579.v:2:619-627: syntax error at token "endmodule"

3_gram_verilog_file_2618.v: 3_gram_verilog_file_2618.v:3:149-153: syntax error at token "logic"
3_gram_verilog_file_2618.v:3:465-470: syntax error at token "assign"
3_gram_verilog_file_2618.v:3:488-493: syntax error at token "assign"
3_gram_verilog_file_2618.v:3:512-520: syntax error at token "endmodule"

3_gram_verilog_file_2618.v: 3_gram_verilog_file_2618.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_2618.v:2:88-95: syntax error at token "defparam"
3_gram_verilog_file_2618.v:2:147: syntax error at token "("
3_gram_verilog_file_2618.v:2:168-176: syntax error at token "endmodule"

3_gram_verilog_file_2626.v: 3_gram_verilog_file_2626.v:2:115-119: syntax error at token "logic"
3_gram_verilog_file_2626.v:2:308-313: syntax error at token "always"
3_gram_verilog_file_2626.v:2:350-358: syntax error at token "endmodule"

3_gram_verilog_file_2642.v: 3_gram_verilog_file_2642.v:4:53-57: syntax error at token "logic"
3_gram_verilog_file_2642.v:4:112-117: syntax error at token "always"
3_gram_verilog_file_2642.v:4:157-165: syntax error at token "endmodule"

3_gram_verilog_file_2656.v: 3_gram_verilog_file_2656.v:3:541-545: syntax error at token "logic"
3_gram_verilog_file_2656.v:3:1038: syntax error at token "("
3_gram_verilog_file_2656.v:3:1177-1185: syntax error at token "endmodule"

3_gram_verilog_file_2657.v: 3_gram_verilog_file_2657.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_2657.v:2:96-104: syntax error at token "endmodule"

3_gram_verilog_file_2673.v: 3_gram_verilog_file_2673.v:4:142-146: syntax error at token "logic"
3_gram_verilog_file_2673.v:4:193-201: syntax error at token "endmodule"

3_gram_verilog_file_2680.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3395147440
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_2682.v: 3_gram_verilog_file_2682.v:2:154-158: syntax error at token "logic"
3_gram_verilog_file_2682.v:2:222-227: syntax error at token "assign"
3_gram_verilog_file_2682.v:2:299: syntax error at token "("
3_gram_verilog_file_2682.v:2:357-365: syntax error at token "endmodule"

3_gram_verilog_file_2682.v: 3_gram_verilog_file_2682.v:2:139-143: syntax error at token "logic"
3_gram_verilog_file_2682.v:2:203: syntax error at token "("
3_gram_verilog_file_2682.v:2:292-297: syntax error at token "assign"
3_gram_verilog_file_2682.v:2:325: syntax error at token "("
3_gram_verilog_file_2682.v:2:356-364: syntax error at token "endmodule"

3_gram_verilog_file_2682.v: 3_gram_verilog_file_2682.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_2682.v:2:551: syntax error at token "("
3_gram_verilog_file_2682.v:2:606-614: syntax error at token "endmodule"

3_gram_verilog_file_2684.v: 3_gram_verilog_file_2684.v:2:289-293: syntax error at token "logic"
3_gram_verilog_file_2684.v:2:343-348: syntax error at token "assign"
3_gram_verilog_file_2684.v:2:389-394: syntax error at token "assign"
3_gram_verilog_file_2684.v:2:423: syntax error at token "("
3_gram_verilog_file_2684.v:2:462-467: syntax error at token "assign"
3_gram_verilog_file_2684.v:2:504: syntax error at token "("
3_gram_verilog_file_2684.v:2:565: syntax error at token "("
3_gram_verilog_file_2684.v:2:583-591: syntax error at token "endmodule"

3_gram_verilog_file_2688.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3476470279
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_2690.v: 3_gram_verilog_file_2690.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_2690.v:2:535: syntax error at token "("
3_gram_verilog_file_2690.v:2:557-565: syntax error at token "endmodule"

3_gram_verilog_file_2693.v: 3_gram_verilog_file_2693.v:3:276-280: syntax error at token "logic"
3_gram_verilog_file_2693.v:3:524-529: syntax error at token "assign"
3_gram_verilog_file_2693.v:3:566-574: syntax error at token "endmodule"

3_gram_verilog_file_2714.v: 3_gram_verilog_file_2714.v:2:123-127: syntax error at token "logic"
3_gram_verilog_file_2714.v:2:279-284: syntax error at token "assign"
3_gram_verilog_file_2714.v:2:305-313: syntax error at token "endmodule"

3_gram_verilog_file_2719.v: 3_gram_verilog_file_2719.v:2:161-165: syntax error at token "logic"
3_gram_verilog_file_2719.v:2:235-240: syntax error at token "assign"
3_gram_verilog_file_2719.v:2:264-272: syntax error at token "endmodule"

3_gram_verilog_file_2726.v: 3_gram_verilog_file_2726.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_2726.v:2:94-99: syntax error at token "always"
3_gram_verilog_file_2726.v:2:111-116: syntax error at token "assign"
3_gram_verilog_file_2726.v:2:137-145: syntax error at token "endmodule"

3_gram_verilog_file_2742.v: 3_gram_verilog_file_2742.v:2:348-352: syntax error at token "logic"
3_gram_verilog_file_2742.v:2:629-634: syntax error at token "assign"
3_gram_verilog_file_2742.v:2:728-736: syntax error at token "endmodule"

3_gram_verilog_file_2754.v: 3_gram_verilog_file_2754.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_2754.v:3:849: syntax error at token "("
3_gram_verilog_file_2754.v:3:1115-1123: syntax error at token "endmodule"

3_gram_verilog_file_2770.v: 3_gram_verilog_file_2770.v:2:147-151: syntax error at token "logic"
3_gram_verilog_file_2770.v:2:459-464: syntax error at token "assign"
3_gram_verilog_file_2770.v:2:508-516: syntax error at token "endmodule"

3_gram_verilog_file_2781.v: 3_gram_verilog_file_2781.v:3:436-440: syntax error at token "logic"
3_gram_verilog_file_2781.v:3:473: syntax error at token "("
3_gram_verilog_file_2781.v:3:495-500: syntax error at token "assign"
3_gram_verilog_file_2781.v:3:529: syntax error at token "("
3_gram_verilog_file_2781.v:3:617-625: syntax error at token "endmodule"

3_gram_verilog_file_2802.v: 3_gram_verilog_file_2802.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_2802.v:3:247-254: syntax error at token "defparam"
3_gram_verilog_file_2802.v:3:286-291: syntax error at token "assign"
3_gram_verilog_file_2802.v:3:330-338: syntax error at token "endmodule"

3_gram_verilog_file_2805.v: 3_gram_verilog_file_2805.v:4:180-184: syntax error at token "logic"
3_gram_verilog_file_2805.v:4:199-204: syntax error at token "assign"
3_gram_verilog_file_2805.v:4:225-233: syntax error at token "endmodule"

3_gram_verilog_file_2805.v: 3_gram_verilog_file_2805.v:2:342-346: syntax error at token "logic"
3_gram_verilog_file_2805.v:2:439-447: syntax error at token "endmodule"

3_gram_verilog_file_2805.v: 3_gram_verilog_file_2805.v:3:60-64: syntax error at token "logic"
3_gram_verilog_file_2805.v:3:289-294: syntax error at token "assign"
3_gram_verilog_file_2805.v:3:335-343: syntax error at token "endmodule"

3_gram_verilog_file_2809.v: 3_gram_verilog_file_2809.v:3:52-56: syntax error at token "logic"
3_gram_verilog_file_2809.v:3:431-436: syntax error at token "assign"
3_gram_verilog_file_2809.v:3:458-463: syntax error at token "assign"
3_gram_verilog_file_2809.v:3:485-490: syntax error at token "assign"
3_gram_verilog_file_2809.v:3:509-514: syntax error at token "assign"
3_gram_verilog_file_2809.v:3:587-595: syntax error at token "endmodule"

3_gram_verilog_file_2826.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 3:28-32:; problematic formatter output is
// Seed: 2178817832
`define pp_3 0
`resetall `default_nettype `pp_3
`define pp_4 0
`timescale 1ps / 1ps
`define pp_5 0
`timescale 1ps / 1 ps
`define pp_6 0
`define pp_7 0
`endcelldefine
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
endmodule
<<EOF>>
3_gram_verilog_file_2839.v: 3_gram_verilog_file_2839.v:2:84-86: syntax error at token "int"
3_gram_verilog_file_2839.v:2:278-286: syntax error at token "endmodule"

3_gram_verilog_file_2839.v: 3_gram_verilog_file_2839.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_2839.v:2:241-246: syntax error at token "assign"
3_gram_verilog_file_2839.v:2:264-272: syntax error at token "endmodule"

3_gram_verilog_file_2849.v: 3_gram_verilog_file_2849.v:2:113-119: syntax error at token "integer"
3_gram_verilog_file_2849.v:2:231-236: syntax error at token "genvar"
3_gram_verilog_file_2849.v:2:275-283: syntax error at token "endmodule"

3_gram_verilog_file_2850.v: 3_gram_verilog_file_2850.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_2850.v:2:163-171: syntax error at token "endmodule"

3_gram_verilog_file_2886.v: 3_gram_verilog_file_2886.v:2:262-266: syntax error at token "logic"
3_gram_verilog_file_2886.v:2:513: syntax error at token "("
3_gram_verilog_file_2886.v:2:574-582: syntax error at token "endmodule"

3_gram_verilog_file_2891.v: 3_gram_verilog_file_2891.v:2:101-107: syntax error at token "integer"
3_gram_verilog_file_2891.v:2:155-163: syntax error at token "endmodule"

3_gram_verilog_file_2908.v: 3_gram_verilog_file_2908.v:3:384-388: syntax error at token "logic"
3_gram_verilog_file_2908.v:3:579: syntax error at token "("
3_gram_verilog_file_2908.v:3:662: syntax error at token "("
3_gram_verilog_file_2908.v:3:683-688: syntax error at token "assign"
3_gram_verilog_file_2908.v:3:995-1000: syntax error at token "always"
3_gram_verilog_file_2908.v:3:1066-1068: syntax error at token "end"

3_gram_verilog_file_2916.v: 3_gram_verilog_file_2916.v:5:293-299: syntax error at token "integer"
3_gram_verilog_file_2916.v:5:472-477: syntax error at token "always"
3_gram_verilog_file_2916.v:5:508-513: syntax error at token "assign"
3_gram_verilog_file_2916.v:5:581-589: syntax error at token "endmodule"

3_gram_verilog_file_2946.v: 3_gram_verilog_file_2946.v:2:220-224: syntax error at token "logic"
3_gram_verilog_file_2946.v:2:288-293: syntax error at token "assign"
3_gram_verilog_file_2946.v:2:329: syntax error at token "("
3_gram_verilog_file_2946.v:2:365-373: syntax error at token "endmodule"

3_gram_verilog_file_2953.v: 3_gram_verilog_file_2953.v:3:220-223: syntax error at token "real"
3_gram_verilog_file_2953.v:3:379-387: syntax error at token "endmodule"

3_gram_verilog_file_2957.v: 3_gram_verilog_file_2957.v:2:111-115: syntax error at token "logic"
3_gram_verilog_file_2957.v:2:825-833: syntax error at token "endmodule"

3_gram_verilog_file_2959.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3816339362
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_2969.v: 3_gram_verilog_file_2969.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_2969.v:3:494-502: syntax error at token "endmodule"

3_gram_verilog_file_2998.v: 3_gram_verilog_file_2998.v:2:810-814: syntax error at token "logic"
3_gram_verilog_file_2998.v:2:887-895: syntax error at token "endmodule"

3_gram_verilog_file_2999.v: 3_gram_verilog_file_2999.v:2:117-121: syntax error at token "logic"
3_gram_verilog_file_2999.v:2:148: syntax error at token "("
3_gram_verilog_file_2999.v:2:243-251: syntax error at token "endmodule"
3_gram_verilog_file_2999.v:2:502-510: syntax error at token "endmodule"

3_gram_verilog_file_3014.v: 3_gram_verilog_file_3014.v:2:180-184: syntax error at token "logic"
3_gram_verilog_file_3014.v:2:309-317: syntax error at token "endmodule"

3_gram_verilog_file_3016.v: 3_gram_verilog_file_3016.v:3:422-426: syntax error at token "logic"
3_gram_verilog_file_3016.v:3:657-662: syntax error at token "assign"
3_gram_verilog_file_3016.v:3:851-856: syntax error at token "assign"
3_gram_verilog_file_3016.v:3:915-923: syntax error at token "endmodule"

3_gram_verilog_file_3019.v: 3_gram_verilog_file_3019.v:2:134-138: syntax error at token "logic"
3_gram_verilog_file_3019.v:2:221: syntax error at token "("
3_gram_verilog_file_3019.v:2:315-323: syntax error at token "endmodule"

3_gram_verilog_file_3022.v: 3_gram_verilog_file_3022.v:3:134-138: syntax error at token "logic"
3_gram_verilog_file_3022.v:3:167-172: syntax error at token "assign"
3_gram_verilog_file_3022.v:3:209-214: syntax error at token "always"
3_gram_verilog_file_3022.v:3:260-265: syntax error at token "assign"
3_gram_verilog_file_3022.v:3:283-291: syntax error at token "endmodule"

3_gram_verilog_file_3032.v: 3_gram_verilog_file_3032.v:3:317-321: syntax error at token "logic"
3_gram_verilog_file_3032.v:3:371-379: syntax error at token "endmodule"

3_gram_verilog_file_3032.v: 3_gram_verilog_file_3032.v:2:50-52: syntax error at token "reg"
3_gram_verilog_file_3032.v:2:439-447: syntax error at token "endmodule"

3_gram_verilog_file_3052.v: 3_gram_verilog_file_3052.v:2:189-193: syntax error at token "logic"
3_gram_verilog_file_3052.v:2:307-312: syntax error at token "assign"
3_gram_verilog_file_3052.v:2:364-369: syntax error at token "assign"
3_gram_verilog_file_3052.v:2:436: syntax error at token "("
3_gram_verilog_file_3052.v:2:620: syntax error at token "("
3_gram_verilog_file_3052.v:2:655-663: syntax error at token "endmodule"

3_gram_verilog_file_3056.v: 3_gram_verilog_file_3056.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_3056.v:2:125: syntax error at token "("
3_gram_verilog_file_3056.v:2:200-208: syntax error at token "endmodule"

3_gram_verilog_file_3062.v: 3_gram_verilog_file_3062.v:2:143-147: syntax error at token "logic"
3_gram_verilog_file_3062.v:2:240-245: syntax error at token "assign"
3_gram_verilog_file_3062.v:2:275-280: syntax error at token "assign"
3_gram_verilog_file_3062.v:2:298-306: syntax error at token "endmodule"

3_gram_verilog_file_3071.v: 3_gram_verilog_file_3071.v:3:198-202: syntax error at token "logic"
3_gram_verilog_file_3071.v:3:292-297: syntax error at token "assign"
3_gram_verilog_file_3071.v:3:318-326: syntax error at token "endmodule"

3_gram_verilog_file_3085.v: 3_gram_verilog_file_3085.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_3085.v:2:231-239: syntax error at token "endmodule"

3_gram_verilog_file_3101.v: 3_gram_verilog_file_3101.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_3101.v:3:1098: syntax error at token "("
3_gram_verilog_file_3101.v:3:1145-1150: syntax error at token "assign"
3_gram_verilog_file_3101.v:3:1181-1188: syntax error at token "defparam"
3_gram_verilog_file_3101.v:3:1230-1238: syntax error at token "endmodule"

3_gram_verilog_file_3101.v: 3_gram_verilog_file_3101.v:2:882-886: syntax error at token "logic"
3_gram_verilog_file_3101.v:2:968-976: syntax error at token "endmodule"

3_gram_verilog_file_3104.v: 3_gram_verilog_file_3104.v:2:99-102: syntax error at token "real"
3_gram_verilog_file_3104.v:2:172-177: syntax error at token "assign"
3_gram_verilog_file_3104.v:2:211-219: syntax error at token "endmodule"
3_gram_verilog_file_3104.v:3:60-64: syntax error at token "input"
3_gram_verilog_file_3104.v:3:73-77: syntax error at token "inout"
3_gram_verilog_file_3104.v:3:86-90: syntax error at token "inout"
3_gram_verilog_file_3104.v:3:99-104: syntax error at token "output"
3_gram_verilog_file_3104.v:3:130-138: syntax error at token "endmodule"
3_gram_verilog_file_3104.v:3:495-500: syntax error at token "assign"
3_gram_verilog_file_3104.v:3:519-526: syntax error at token "defparam"
3_gram_verilog_file_3104.v:3:559-567: syntax error at token "endmodule"

3_gram_verilog_file_3106.v: 3_gram_verilog_file_3106.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_3106.v:2:295-300: syntax error at token "assign"
3_gram_verilog_file_3106.v:2:321-329: syntax error at token "endmodule"

3_gram_verilog_file_3106.v: 3_gram_verilog_file_3106.v:3:60-64: syntax error at token "logic"
3_gram_verilog_file_3106.v:3:560-565: syntax error at token "always"
3_gram_verilog_file_3106.v:3:596-604: syntax error at token "endmodule"

3_gram_verilog_file_3129.v: 3_gram_verilog_file_3129.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_3129.v:2:276-281: syntax error at token "assign"
3_gram_verilog_file_3129.v:2:311: syntax error at token "("
3_gram_verilog_file_3129.v:2:370: syntax error at token "("
3_gram_verilog_file_3129.v:2:419-427: syntax error at token "endmodule"

3_gram_verilog_file_3137.v: 3_gram_verilog_file_3137.v:2:138-142: syntax error at token "logic"
3_gram_verilog_file_3137.v:2:581-589: syntax error at token "endmodule"

3_gram_verilog_file_3137.v: 3_gram_verilog_file_3137.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_3137.v:3:135-143: syntax error at token "endmodule"

3_gram_verilog_file_3138.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1761142374
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3139.v: 3_gram_verilog_file_3139.v:2:318-322: syntax error at token "logic"
3_gram_verilog_file_3139.v:2:839-844: syntax error at token "assign"
3_gram_verilog_file_3139.v:2:865-873: syntax error at token "endmodule"

3_gram_verilog_file_3154.v: 3_gram_verilog_file_3154.v:2:287-291: syntax error at token "logic"
3_gram_verilog_file_3154.v:2:478-483: syntax error at token "assign"
3_gram_verilog_file_3154.v:2:505-510: syntax error at token "assign"
3_gram_verilog_file_3154.v:2:544-549: syntax error at token "always"
3_gram_verilog_file_3154.v:2:591-593: syntax error at token "end"
3_gram_verilog_file_3154.v:6:279-284: syntax error at token "always"
3_gram_verilog_file_3154.v:6:335-343: syntax error at token "endmodule"

3_gram_verilog_file_3163.v: 3_gram_verilog_file_3163.v:3:120-124: syntax error at token "logic"
3_gram_verilog_file_3163.v:3:684-689: syntax error at token "always"
3_gram_verilog_file_3163.v:3:716-723: syntax error at token "defparam"
3_gram_verilog_file_3163.v:3:797: syntax error at token "("
3_gram_verilog_file_3163.v:3:845-850: syntax error at token "assign"
3_gram_verilog_file_3163.v:3:878-886: syntax error at token "endmodule"

3_gram_verilog_file_3181.v: 3_gram_verilog_file_3181.v:2:35-38: syntax error at token "wand"
3_gram_verilog_file_3181.v:2:91: syntax error at token "("
3_gram_verilog_file_3181.v:2:137-145: syntax error at token "endmodule"

3_gram_verilog_file_3208.v: 3_gram_verilog_file_3208.v:2:361-365: syntax error at token "logic"
3_gram_verilog_file_3208.v:2:498-506: syntax error at token "endmodule"

3_gram_verilog_file_3211.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1967511183
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3214.v: 3_gram_verilog_file_3214.v:2:107-111: syntax error at token "logic"
3_gram_verilog_file_3214.v:2:260-265: syntax error at token "always"
3_gram_verilog_file_3214.v:2:304-312: syntax error at token "endmodule"

3_gram_verilog_file_3216.v: 3_gram_verilog_file_3216.v:2:229-233: syntax error at token "logic"
3_gram_verilog_file_3216.v:2:1024-1032: syntax error at token "endmodule"

3_gram_verilog_file_3220.v: 3_gram_verilog_file_3220.v:2:155-157: syntax error at token "reg"
3_gram_verilog_file_3220.v:2:237-242: syntax error at token "assign"
3_gram_verilog_file_3220.v:2:484-489: syntax error at token "assign"
3_gram_verilog_file_3220.v:2:527-532: syntax error at token "assign"
3_gram_verilog_file_3220.v:2:577-582: syntax error at token "assign"
3_gram_verilog_file_3220.v:2:604-612: syntax error at token "endmodule"

3_gram_verilog_file_3242.v: 3_gram_verilog_file_3242.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_3242.v:2:377-385: syntax error at token "endmodule"

3_gram_verilog_file_3261.v: 3_gram_verilog_file_3261.v:4:142-146: syntax error at token "logic"
3_gram_verilog_file_3261.v:4:275-283: syntax error at token "endmodule"

3_gram_verilog_file_3289.v: 3_gram_verilog_file_3289.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_3289.v:2:133-138: syntax error at token "assign"
3_gram_verilog_file_3289.v:2:159-167: syntax error at token "endmodule"

3_gram_verilog_file_3290.v: 3_gram_verilog_file_3290.v:3:77-81: syntax error at token "logic"
3_gram_verilog_file_3290.v:3:405: syntax error at token "("
3_gram_verilog_file_3290.v:3:841-849: syntax error at token "endmodule"

3_gram_verilog_file_3290.v: 3_gram_verilog_file_3290.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_3290.v:2:488: syntax error at token "("
3_gram_verilog_file_3290.v:2:578-586: syntax error at token "endmodule"

3_gram_verilog_file_3300.v: 3_gram_verilog_file_3300.v:3:77-81: syntax error at token "logic"
3_gram_verilog_file_3300.v:3:193-198: syntax error at token "assign"
3_gram_verilog_file_3300.v:3:219-224: syntax error at token "assign"
3_gram_verilog_file_3300.v:3:258-263: syntax error at token "assign"
3_gram_verilog_file_3300.v:3:398-406: syntax error at token "endmodule"

3_gram_verilog_file_3301.v: 3_gram_verilog_file_3301.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_3301.v:2:523: syntax error at token "("
3_gram_verilog_file_3301.v:2:585-590: syntax error at token "always"
3_gram_verilog_file_3301.v:2:663-665: syntax error at token "end"
3_gram_verilog_file_3301.v:2:704-712: syntax error at token "endmodule"

3_gram_verilog_file_3318.v: 3_gram_verilog_file_3318.v:3:488-492: syntax error at token "logic"
3_gram_verilog_file_3318.v:3:569-574: syntax error at token "assign"
3_gram_verilog_file_3318.v:3:591-596: syntax error at token "assign"
3_gram_verilog_file_3318.v:3:651-656: syntax error at token "assign"
3_gram_verilog_file_3318.v:3:674-682: syntax error at token "endmodule"

3_gram_verilog_file_3321.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_25" at 6:18-23:; problematic formatter output is
// Seed: 2182076083
`define pp_22 0
`define pp_23 0
`define pp_24 0
`define pp_25 0
`default_nettype `pp_25
`define pp_26 0
module module_0 (
    output logic id_0,
    output id_1,
    input id_2,
    input id_3,
    output id_4,
    output id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    output id_9,
    output id_10,
    output id_11,
    output logic id_12,
    input id_13,
    output logic id_14,
    output id_15,
    input logic id_16,
    input id_17,
    output logic id_18,
    input id_19,
    input id_20,
    output logic id_21
);
  logic id_22 = id_3;
endmodule
<<EOF>>
3_gram_verilog_file_3323.v: 3_gram_verilog_file_3323.v:3:157-161: syntax error at token "logic"
3_gram_verilog_file_3323.v:3:365-370: syntax error at token "always"
3_gram_verilog_file_3323.v:3:412-417: syntax error at token "assign"
3_gram_verilog_file_3323.v:3:436-444: syntax error at token "endmodule"

3_gram_verilog_file_3353.v: 3_gram_verilog_file_3353.v:2:538-542: syntax error at token "logic"
3_gram_verilog_file_3353.v:2:592-597: syntax error at token "assign"
3_gram_verilog_file_3353.v:2:624-632: syntax error at token "endmodule"

3_gram_verilog_file_3357.v: 3_gram_verilog_file_3357.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_3357.v:2:166: syntax error at token "("
3_gram_verilog_file_3357.v:2:190-198: syntax error at token "endmodule"

3_gram_verilog_file_3358.v: 3_gram_verilog_file_3358.v:2:66-68: syntax error at token "reg"
3_gram_verilog_file_3358.v:2:263-268: syntax error at token "assign"
3_gram_verilog_file_3358.v:2:560-565: syntax error at token "assign"
3_gram_verilog_file_3358.v:2:611-619: syntax error at token "endmodule"

3_gram_verilog_file_3359.v: 3_gram_verilog_file_3359.v:2:156-162: syntax error at token "integer"
3_gram_verilog_file_3359.v:2:764-772: syntax error at token "endmodule"

3_gram_verilog_file_3370.v: 3_gram_verilog_file_3370.v:4:77-81: syntax error at token "logic"
3_gram_verilog_file_3370.v:4:417-422: syntax error at token "assign"
3_gram_verilog_file_3370.v:4:469-477: syntax error at token "endmodule"

3_gram_verilog_file_3383.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 34:39-43:; problematic formatter output is
// Seed: 1808603136
`define pp_3 0
`default_nettype id_0
localparam [`pp_3 : 1] id_2 = id_0;
`timescale 1ps / 1ps
`define pp_4 0
`define pp_5 (  pp_6  )  0
`define pp_7 0
`define pp_8 0
`define pp_9 0
`define pp_10 0
`define pp_11 0
`define pp_12 0
`define pp_13 0
module module_0 (
    input id_0,
    output id_1,
    output logic id_2
);
  logic id_3;
  logic id_4;
  type_11(
      1, 1, 1
  );
  logic id_5, id_6;
  type_13 id_7 (
      .id_0(1'b0),
      .id_1(id_6)
  );
endmodule
`define pp_14 0
`timescale 1ps / 1ps
`define pp_15 0
`timescale 1ps / 1ps `default_nettype `pp_3
`define pp_16 0
`define pp_17 0
`default_nettype id_0
<<EOF>>
3_gram_verilog_file_3403.v: 3_gram_verilog_file_3403.v:4:141-145: syntax error at token "logic"
3_gram_verilog_file_3403.v:4:466-471: syntax error at token "assign"
3_gram_verilog_file_3403.v:4:521-529: syntax error at token "endmodule"

3_gram_verilog_file_3410.v: 3_gram_verilog_file_3410.v:2:132-135: syntax error at token "tri0"
3_gram_verilog_file_3410.v:2:377-382: syntax error at token "assign"
3_gram_verilog_file_3410.v:2:432-440: syntax error at token "endmodule"

3_gram_verilog_file_3417.v: 3_gram_verilog_file_3417.v:3:288-292: syntax error at token "logic"
3_gram_verilog_file_3417.v:3:350-358: syntax error at token "endmodule"

3_gram_verilog_file_3428.v: 3_gram_verilog_file_3428.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_3428.v:2:201-208: syntax error at token "generate"
3_gram_verilog_file_3428.v:2:240-250: syntax error at token "endgenerate"

3_gram_verilog_file_3443.v: 3_gram_verilog_file_3443.v:3:586-590: syntax error at token "logic"
3_gram_verilog_file_3443.v:3:637: syntax error at token "("
3_gram_verilog_file_3443.v:3:690-695: syntax error at token "always"
3_gram_verilog_file_3443.v:3:724-729: syntax error at token "assign"
3_gram_verilog_file_3443.v:3:765-773: syntax error at token "endmodule"

3_gram_verilog_file_3444.v: 3_gram_verilog_file_3444.v:2:275-279: syntax error at token "logic"
3_gram_verilog_file_3444.v:2:386: syntax error at token "("
3_gram_verilog_file_3444.v:2:407-412: syntax error at token "always"
3_gram_verilog_file_3444.v:2:520-522: syntax error at token "end"
3_gram_verilog_file_3444.v:2:563: syntax error at token "("
3_gram_verilog_file_3444.v:2:585-593: syntax error at token "endmodule"

3_gram_verilog_file_3453.v: 3_gram_verilog_file_3453.v:2:155-159: syntax error at token "logic"
3_gram_verilog_file_3453.v:2:487: syntax error at token "("
3_gram_verilog_file_3453.v:2:595-603: syntax error at token "endmodule"

3_gram_verilog_file_3455.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 1961880415
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
<<EOF>>
3_gram_verilog_file_3456.v: 3_gram_verilog_file_3456.v:3:77-81: syntax error at token "logic"
3_gram_verilog_file_3456.v:3:452-457: syntax error at token "assign"
3_gram_verilog_file_3456.v:3:512: syntax error at token "("
3_gram_verilog_file_3456.v:3:717: syntax error at token "("
3_gram_verilog_file_3456.v:3:756-764: syntax error at token "endmodule"
3_gram_verilog_file_3456.v:3:863: syntax error at token "("
3_gram_verilog_file_3456.v:3:913-918: syntax error at token "always"
3_gram_verilog_file_3456.v:3:982: syntax error at token "("
3_gram_verilog_file_3456.v:3:1006-1011: syntax error at token "assign"
3_gram_verilog_file_3456.v:3:1039: syntax error at token "("
3_gram_verilog_file_3456.v:3:1060-1065: syntax error at token "assign"
3_gram_verilog_file_3456.v:3:1095-1100: syntax error at token "assign"
3_gram_verilog_file_3456.v:3:1119-1127: syntax error at token "endmodule"

3_gram_verilog_file_3460.v: 3_gram_verilog_file_3460.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_3460.v:2:179: syntax error at token "("
3_gram_verilog_file_3460.v:2:212-217: syntax error at token "always"
3_gram_verilog_file_3460.v:2:263-268: syntax error at token "assign"
3_gram_verilog_file_3460.v:2:301: syntax error at token "("
3_gram_verilog_file_3460.v:2:483-488: syntax error at token "assign"
3_gram_verilog_file_3460.v:2:527: syntax error at token "("
3_gram_verilog_file_3460.v:2:692-700: syntax error at token "endmodule"

3_gram_verilog_file_3467.v: 3_gram_verilog_file_3467.v:2:227-231: syntax error at token "logic"
3_gram_verilog_file_3467.v:2:349-354: syntax error at token "assign"
3_gram_verilog_file_3467.v:2:376-384: syntax error at token "endmodule"

3_gram_verilog_file_3474.v: 3_gram_verilog_file_3474.v:3:106-110: syntax error at token "logic"
3_gram_verilog_file_3474.v:3:188-193: syntax error at token "assign"
3_gram_verilog_file_3474.v:3:259-264: syntax error at token "assign"
3_gram_verilog_file_3474.v:3:282-287: syntax error at token "always"
3_gram_verilog_file_3474.v:3:335-336: syntax error at token "<="
3_gram_verilog_file_3474.v:3:348-350: syntax error at token "end"
3_gram_verilog_file_3474.v:3:437-445: syntax error at token "endmodule"

3_gram_verilog_file_3484.v: 3_gram_verilog_file_3484.v:2:215-219: syntax error at token "logic"
3_gram_verilog_file_3484.v:2:319-324: syntax error at token "assign"
3_gram_verilog_file_3484.v:2:342-350: syntax error at token "endmodule"

3_gram_verilog_file_3498.v: 3_gram_verilog_file_3498.v:3:194-198: syntax error at token "logic"
3_gram_verilog_file_3498.v:3:459-467: syntax error at token "endmodule"

3_gram_verilog_file_3505.v: 3_gram_verilog_file_3505.v:2:194-198: syntax error at token "logic"
3_gram_verilog_file_3505.v:2:427-432: syntax error at token "always"
3_gram_verilog_file_3505.v:2:504-512: syntax error at token "endmodule"

3_gram_verilog_file_3510.v: 3_gram_verilog_file_3510.v:2:393-397: syntax error at token "logic"
3_gram_verilog_file_3510.v:2:863: syntax error at token "("
3_gram_verilog_file_3510.v:2:1018-1023: syntax error at token "assign"
3_gram_verilog_file_3510.v:2:1046-1051: syntax error at token "assign"
3_gram_verilog_file_3510.v:2:1089-1094: syntax error at token "assign"
3_gram_verilog_file_3510.v:2:1116-1121: syntax error at token "assign"
3_gram_verilog_file_3510.v:2:1151: syntax error at token "("
3_gram_verilog_file_3510.v:2:1195-1203: syntax error at token "endmodule"

3_gram_verilog_file_3535.v: 3_gram_verilog_file_3535.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_3535.v:2:585-590: syntax error at token "assign"
3_gram_verilog_file_3535.v:2:656-661: syntax error at token "assign"
3_gram_verilog_file_3535.v:2:697-702: syntax error at token "always"
3_gram_verilog_file_3535.v:2:757-759: syntax error at token "end"
3_gram_verilog_file_3535.v:2:819: syntax error at token "("
3_gram_verilog_file_3535.v:2:919-927: syntax error at token "endmodule"

3_gram_verilog_file_3548.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3661070590
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3550.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 4:18-22:; problematic formatter output is
// Seed: 1547977935
`timescale 1ps / 1 ps
`define pp_2 0
`default_nettype `pp_2
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`define pp_7 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
endmodule
<<EOF>>
3_gram_verilog_file_3552.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3293229086
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3557.v: 3_gram_verilog_file_3557.v:2:247-251: syntax error at token "logic"
3_gram_verilog_file_3557.v:2:362: syntax error at token "("
3_gram_verilog_file_3557.v:2:457: syntax error at token "("
3_gram_verilog_file_3557.v:2:667-675: syntax error at token "endmodule"

3_gram_verilog_file_3557.v: 3_gram_verilog_file_3557.v:2:120-123: syntax error at token "real"
3_gram_verilog_file_3557.v:2:190-195: syntax error at token "assign"
3_gram_verilog_file_3557.v:2:216-221: syntax error at token "assign"
3_gram_verilog_file_3557.v:2:258-266: syntax error at token "endmodule"

3_gram_verilog_file_3560.v: 3_gram_verilog_file_3560.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_3560.v:2:240-245: syntax error at token "always"
3_gram_verilog_file_3560.v:2:307-312: syntax error at token "assign"
3_gram_verilog_file_3560.v:2:343-351: syntax error at token "endmodule"

3_gram_verilog_file_3566.v: 3_gram_verilog_file_3566.v:2:64-68: syntax error at token "logic"
3_gram_verilog_file_3566.v:2:355-363: syntax error at token "endmodule"

3_gram_verilog_file_3567.v: 3_gram_verilog_file_3567.v:3:125-129: syntax error at token "logic"
3_gram_verilog_file_3567.v:3:312: syntax error at token "("
3_gram_verilog_file_3567.v:3:422-430: syntax error at token "endmodule"

3_gram_verilog_file_3570.v: 3_gram_verilog_file_3570.v:2:118-124: syntax error at token "integer"
3_gram_verilog_file_3570.v:2:202-207: syntax error at token "assign"
3_gram_verilog_file_3570.v:2:228-236: syntax error at token "endmodule"

3_gram_verilog_file_3571.v: 3_gram_verilog_file_3571.v:2:83-87: syntax error at token "logic"
3_gram_verilog_file_3571.v:2:235-243: syntax error at token "endmodule"

3_gram_verilog_file_3573.v: 3_gram_verilog_file_3573.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_3573.v:2:133-141: syntax error at token "endmodule"

3_gram_verilog_file_3596.v: 3_gram_verilog_file_3596.v:3:347-351: syntax error at token "logic"
3_gram_verilog_file_3596.v:3:526-531: syntax error at token "assign"
3_gram_verilog_file_3596.v:3:553-558: syntax error at token "assign"
3_gram_verilog_file_3596.v:3:651-659: syntax error at token "endmodule"

3_gram_verilog_file_3602.v: 3_gram_verilog_file_3602.v:2:371-375: syntax error at token "logic"
3_gram_verilog_file_3602.v:2:537-542: syntax error at token "always"
3_gram_verilog_file_3602.v:2:707-712: syntax error at token "assign"
3_gram_verilog_file_3602.v:2:750-758: syntax error at token "endmodule"

3_gram_verilog_file_3611.v: 3_gram_verilog_file_3611.v:2:105-109: syntax error at token "logic"
3_gram_verilog_file_3611.v:2:334: syntax error at token "("
3_gram_verilog_file_3611.v:2:397-405: syntax error at token "endmodule"

3_gram_verilog_file_3621.v: 3_gram_verilog_file_3621.v:3:104-108: syntax error at token "logic"
3_gram_verilog_file_3621.v:3:139-147: syntax error at token "endmodule"

3_gram_verilog_file_3624.v: 3_gram_verilog_file_3624.v:3:190-194: syntax error at token "logic"
3_gram_verilog_file_3624.v:3:472-477: syntax error at token "assign"
3_gram_verilog_file_3624.v:3:510: syntax error at token "("
3_gram_verilog_file_3624.v:3:567-572: syntax error at token "assign"
3_gram_verilog_file_3624.v:3:593-598: syntax error at token "assign"
3_gram_verilog_file_3624.v:3:616-624: syntax error at token "endmodule"

3_gram_verilog_file_3624.v: 3_gram_verilog_file_3624.v:3:104-108: syntax error at token "logic"
3_gram_verilog_file_3624.v:3:383-388: syntax error at token "always"
3_gram_verilog_file_3624.v:3:442-444: syntax error at token "end"
3_gram_verilog_file_3624.v:3:492-500: syntax error at token "endmodule"

3_gram_verilog_file_3629.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 934909530
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3631.v: 3_gram_verilog_file_3631.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_3631.v:2:186-194: syntax error at token "endmodule"

3_gram_verilog_file_3633.v: 3_gram_verilog_file_3633.v:3:128-132: syntax error at token "logic"
3_gram_verilog_file_3633.v:3:258: syntax error at token "("
3_gram_verilog_file_3633.v:3:294-299: syntax error at token "assign"
3_gram_verilog_file_3633.v:3:440-445: syntax error at token "always"
3_gram_verilog_file_3633.v:3:501-504: syntax error at token "else"
3_gram_verilog_file_3633.v:3:522-524: syntax error at token "end"
3_gram_verilog_file_3633.v:3:561-569: syntax error at token "endmodule"

3_gram_verilog_file_3643.v: 3_gram_verilog_file_3643.v:2:114-118: syntax error at token "logic"
3_gram_verilog_file_3643.v:2:157-162: syntax error at token "assign"
3_gram_verilog_file_3643.v:2:190: syntax error at token "("
3_gram_verilog_file_3643.v:2:229-237: syntax error at token "endmodule"

3_gram_verilog_file_3650.v: 3_gram_verilog_file_3650.v:2:134-138: syntax error at token "logic"
3_gram_verilog_file_3650.v:2:253-261: syntax error at token "endmodule"

3_gram_verilog_file_3650.v: 3_gram_verilog_file_3650.v:2:140-146: syntax error at token "integer"
3_gram_verilog_file_3650.v:2:356-361: syntax error at token "assign"
3_gram_verilog_file_3650.v:2:429-434: syntax error at token "assign"
3_gram_verilog_file_3650.v:2:496-501: syntax error at token "genvar"
3_gram_verilog_file_3650.v:2:514-519: syntax error at token "assign"
3_gram_verilog_file_3650.v:2:555-563: syntax error at token "endmodule"

3_gram_verilog_file_3661.v: 3_gram_verilog_file_3661.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_3661.v:2:369: syntax error at token "("
3_gram_verilog_file_3661.v:2:391-399: syntax error at token "endmodule"

3_gram_verilog_file_3671.v: 3_gram_verilog_file_3671.v:2:578-582: syntax error at token "logic"
3_gram_verilog_file_3671.v:2:804-809: syntax error at token "assign"
3_gram_verilog_file_3671.v:2:845-853: syntax error at token "endmodule"

3_gram_verilog_file_3672.v: 3_gram_verilog_file_3672.v:3:116-120: syntax error at token "logic"
3_gram_verilog_file_3672.v:3:290-295: syntax error at token "assign"
3_gram_verilog_file_3672.v:3:333-341: syntax error at token "endmodule"

3_gram_verilog_file_3675.v: 3_gram_verilog_file_3675.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_3675.v:2:71-78: syntax error at token "defparam"
3_gram_verilog_file_3675.v:2:110: syntax error at token "("
3_gram_verilog_file_3675.v:2:131-139: syntax error at token "endmodule"

3_gram_verilog_file_3680.v: 3_gram_verilog_file_3680.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_3680.v:2:232-237: syntax error at token "assign"
3_gram_verilog_file_3680.v:2:255-260: syntax error at token "always"
3_gram_verilog_file_3680.v:2:329-331: syntax error at token "end"

3_gram_verilog_file_3697.v: 3_gram_verilog_file_3697.v:2:154-156: syntax error at token "reg"
3_gram_verilog_file_3697.v:2:398-403: syntax error at token "always"
3_gram_verilog_file_3697.v:2:436-441: syntax error at token "always"
3_gram_verilog_file_3697.v:2:491-494: syntax error at token "else"
3_gram_verilog_file_3697.v:2:553-554: syntax error at token "<="
3_gram_verilog_file_3697.v:2:566-568: syntax error at token "end"
3_gram_verilog_file_3697.v:2:593-595: syntax error at token "end"
3_gram_verilog_file_3697.v:2:668-676: syntax error at token "endmodule"

3_gram_verilog_file_3702.v: 3_gram_verilog_file_3702.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_3702.v:2:304-312: syntax error at token "endmodule"

3_gram_verilog_file_3702.v: 3_gram_verilog_file_3702.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_3702.v:2:367: syntax error at token "("
3_gram_verilog_file_3702.v:2:466-474: syntax error at token "endmodule"

3_gram_verilog_file_3711.v: 3_gram_verilog_file_3711.v:2:155-159: syntax error at token "logic"
3_gram_verilog_file_3711.v:2:264-272: syntax error at token "endmodule"

3_gram_verilog_file_3711.v: 3_gram_verilog_file_3711.v:6:149-153: syntax error at token "logic"
3_gram_verilog_file_3711.v:6:230: syntax error at token "("
3_gram_verilog_file_3711.v:6:254-259: syntax error at token "assign"
3_gram_verilog_file_3711.v:6:280-288: syntax error at token "endmodule"

3_gram_verilog_file_3721.v: 3_gram_verilog_file_3721.v:11:293-297: syntax error at token "logic"
3_gram_verilog_file_3721.v:11:371-376: syntax error at token "assign"
3_gram_verilog_file_3721.v:11:397-402: syntax error at token "always"
3_gram_verilog_file_3721.v:11:458-463: syntax error at token "assign"
3_gram_verilog_file_3721.v:11:481-489: syntax error at token "endmodule"

3_gram_verilog_file_3723.v: 3_gram_verilog_file_3723.v:2:172-176: syntax error at token "logic"
3_gram_verilog_file_3723.v:2:294-302: syntax error at token "endmodule"

3_gram_verilog_file_3727.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:18-22:; problematic formatter output is
// Seed: 3517930639
`resetall `default_nettype wire
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
`define pp_2 0
`define pp_3 0
`define pp_4 0
<<EOF>>
3_gram_verilog_file_3731.v: 3_gram_verilog_file_3731.v:3:106-110: syntax error at token "logic"
3_gram_verilog_file_3731.v:3:194: syntax error at token "("
3_gram_verilog_file_3731.v:3:215-223: syntax error at token "endmodule"

3_gram_verilog_file_3731.v: 3_gram_verilog_file_3731.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_3731.v:3:284-289: syntax error at token "assign"
3_gram_verilog_file_3731.v:3:331-339: syntax error at token "endmodule"

3_gram_verilog_file_3745.v: 3_gram_verilog_file_3745.v:2:155-159: syntax error at token "logic"
3_gram_verilog_file_3745.v:2:298: syntax error at token "("
3_gram_verilog_file_3745.v:2:370-377: syntax error at token "defparam"
3_gram_verilog_file_3745.v:2:410-414: syntax error at token "rnmos"
3_gram_verilog_file_3745.v:2:462-467: syntax error at token "assign"
3_gram_verilog_file_3745.v:2:537-542: syntax error at token "assign"
3_gram_verilog_file_3745.v:2:568: syntax error at token "("
3_gram_verilog_file_3745.v:2:589-594: syntax error at token "assign"
3_gram_verilog_file_3745.v:2:670-678: syntax error at token "endmodule"

3_gram_verilog_file_3754.v: 3_gram_verilog_file_3754.v:3:172-176: syntax error at token "logic"
3_gram_verilog_file_3754.v:3:298-303: syntax error at token "always"
3_gram_verilog_file_3754.v:3:379: syntax error at token "("
3_gram_verilog_file_3754.v:3:463-468: syntax error at token "always"
3_gram_verilog_file_3754.v:3:551-559: syntax error at token "endmodule"
3_gram_verilog_file_3754.v:8:78-83: syntax error at token "output"
3_gram_verilog_file_3754.v:8:92-96: syntax error at token "inout"
3_gram_verilog_file_3754.v:8:105-110: syntax error at token "output"
3_gram_verilog_file_3754.v:8:119-123: syntax error at token "input"
3_gram_verilog_file_3754.v:8:132-136: syntax error at token "inout"
3_gram_verilog_file_3754.v:8:145-149: syntax error at token "inout"
3_gram_verilog_file_3754.v:8:193-198: syntax error at token "always"
3_gram_verilog_file_3754.v:8:277-279: syntax error at token "end"
3_gram_verilog_file_3754.v:8:305-310: syntax error at token "always"
3_gram_verilog_file_3754.v:8:354-362: syntax error at token "endmodule"

3_gram_verilog_file_3761.v: 3_gram_verilog_file_3761.v:2:175-179: syntax error at token "logic"
3_gram_verilog_file_3761.v:2:244-249: syntax error at token "assign"
3_gram_verilog_file_3761.v:2:270-275: syntax error at token "assign"
3_gram_verilog_file_3761.v:2:306-311: syntax error at token "assign"
3_gram_verilog_file_3761.v:2:329-337: syntax error at token "endmodule"

3_gram_verilog_file_3767.v: 3_gram_verilog_file_3767.v:2:99-103: syntax error at token "logic"
3_gram_verilog_file_3767.v:2:149-157: syntax error at token "endmodule"

3_gram_verilog_file_3781.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 6:18-22:; problematic formatter output is
// Seed: 2445486844
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0 `timescale 1ps / 1ps
`define pp_2 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_3784.v: 3_gram_verilog_file_3784.v:5:519-523: syntax error at token "logic"
3_gram_verilog_file_3784.v:5:580: syntax error at token "("
3_gram_verilog_file_3784.v:5:673-681: syntax error at token "endmodule"

3_gram_verilog_file_3791.v: 3_gram_verilog_file_3791.v:2:224-228: syntax error at token "logic"
3_gram_verilog_file_3791.v:2:529-534: syntax error at token "assign"
3_gram_verilog_file_3791.v:2:585: syntax error at token ";"
3_gram_verilog_file_3791.v:2:588-591: syntax error at token "pmos"
3_gram_verilog_file_3791.v:2:710-715: syntax error at token "assign"
3_gram_verilog_file_3791.v:2:754: syntax error at token "("
3_gram_verilog_file_3791.v:2:793-801: syntax error at token "endmodule"

3_gram_verilog_file_3804.v: 3_gram_verilog_file_3804.v:2:229-233: syntax error at token "logic"
3_gram_verilog_file_3804.v:2:290-298: syntax error at token "endmodule"

3_gram_verilog_file_3833.v: 3_gram_verilog_file_3833.v:4:431-435: syntax error at token "logic"
3_gram_verilog_file_3833.v:4:818-823: syntax error at token "assign"
3_gram_verilog_file_3833.v:4:937-945: syntax error at token "endmodule"

3_gram_verilog_file_3838.v: 3_gram_verilog_file_3838.v:5:93-97: syntax error at token "logic"
3_gram_verilog_file_3838.v:5:339: syntax error at token "("
3_gram_verilog_file_3838.v:5:414-419: syntax error at token "assign"
3_gram_verilog_file_3838.v:5:447-452: syntax error at token "assign"
3_gram_verilog_file_3838.v:5:477: syntax error at token "("
3_gram_verilog_file_3838.v:5:596-601: syntax error at token "assign"
3_gram_verilog_file_3838.v:5:624-632: syntax error at token "endmodule"

3_gram_verilog_file_3839.v: 3_gram_verilog_file_3839.v:2:186-190: syntax error at token "logic"
3_gram_verilog_file_3839.v:2:594-602: syntax error at token "endmodule"

3_gram_verilog_file_3844.v: 3_gram_verilog_file_3844.v:2:69-75: syntax error at token "integer"
3_gram_verilog_file_3844.v:2:357-362: syntax error at token "assign"
3_gram_verilog_file_3844.v:2:380-385: syntax error at token "always"
3_gram_verilog_file_3844.v:2:436-438: syntax error at token "end"
3_gram_verilog_file_3844.v:2:468-476: syntax error at token "endmodule"

3_gram_verilog_file_3844.v: 3_gram_verilog_file_3844.v:2:531-535: syntax error at token "logic"
3_gram_verilog_file_3844.v:2:923-928: syntax error at token "assign"
3_gram_verilog_file_3844.v:2:963: syntax error at token "("
3_gram_verilog_file_3844.v:2:995: syntax error at token "("
3_gram_verilog_file_3844.v:2:1045-1053: syntax error at token "endmodule"

3_gram_verilog_file_3844.v: 3_gram_verilog_file_3844.v:3:204-208: syntax error at token "logic"
3_gram_verilog_file_3844.v:3:405-410: syntax error at token "assign"
3_gram_verilog_file_3844.v:3:432-437: syntax error at token "always"
3_gram_verilog_file_3844.v:3:517-525: syntax error at token "endmodule"

3_gram_verilog_file_3853.v: 3_gram_verilog_file_3853.v:2:141-145: syntax error at token "logic"
3_gram_verilog_file_3853.v:2:233-238: syntax error at token "genvar"
3_gram_verilog_file_3853.v:2:314-319: syntax error at token "assign"
3_gram_verilog_file_3853.v:2:338-343: syntax error at token "assign"
3_gram_verilog_file_3853.v:2:362-370: syntax error at token "endmodule"

3_gram_verilog_file_3862.v: 3_gram_verilog_file_3862.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_3862.v:2:178-183: syntax error at token "assign"
3_gram_verilog_file_3862.v:2:223: syntax error at token "("
3_gram_verilog_file_3862.v:2:280-288: syntax error at token "endmodule"

3_gram_verilog_file_3876.v: 3_gram_verilog_file_3876.v:3:53-59: syntax error at token "integer"
3_gram_verilog_file_3876.v:3:285-293: syntax error at token "endmodule"

3_gram_verilog_file_3876.v: 3_gram_verilog_file_3876.v:2:165-171: syntax error at token "integer"
3_gram_verilog_file_3876.v:2:266-271: syntax error at token "always"
3_gram_verilog_file_3876.v:2:329: syntax error at token "("
3_gram_verilog_file_3876.v:2:434-439: syntax error at token "genvar"
3_gram_verilog_file_3876.v:2:452-460: syntax error at token "endmodule"

3_gram_verilog_file_3877.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 8:41-45:; problematic formatter output is
// Seed: 3799577735
`define pp_0 0
`timescale 1ps / 1 ps `timescale 1 ps / 1 ps
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`default_nettype `pp_0 `default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_3880.v: 3_gram_verilog_file_3880.v:2:257-261: syntax error at token "logic"
3_gram_verilog_file_3880.v:2:370-375: syntax error at token "assign"
3_gram_verilog_file_3880.v:2:396-401: syntax error at token "assign"
3_gram_verilog_file_3880.v:2:424-432: syntax error at token "endmodule"

3_gram_verilog_file_3881.v: 3_gram_verilog_file_3881.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_3881.v:2:311-319: syntax error at token "endmodule"

3_gram_verilog_file_3882.v: 3_gram_verilog_file_3882.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_3882.v:3:195-200: syntax error at token "assign"
3_gram_verilog_file_3882.v:3:230-238: syntax error at token "endmodule"

3_gram_verilog_file_3887.v: 3_gram_verilog_file_3887.v:2:234-238: syntax error at token "logic"
3_gram_verilog_file_3887.v:2:493: syntax error at token "("
3_gram_verilog_file_3887.v:2:604-609: syntax error at token "assign"
3_gram_verilog_file_3887.v:2:660-668: syntax error at token "endmodule"

3_gram_verilog_file_3896.v: 3_gram_verilog_file_3896.v:4:36-40: syntax error at token "logic"
3_gram_verilog_file_3896.v:4:289-297: syntax error at token "endmodule"

3_gram_verilog_file_3912.v: 3_gram_verilog_file_3912.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_3912.v:2:279-284: syntax error at token "assign"
3_gram_verilog_file_3912.v:2:311-319: syntax error at token "endmodule"

3_gram_verilog_file_3921.v: 3_gram_verilog_file_3921.v:2:159-165: syntax error at token "integer"
3_gram_verilog_file_3921.v:2:480: syntax error at token "("
3_gram_verilog_file_3921.v:2:498-503: syntax error at token "assign"
3_gram_verilog_file_3921.v:2:529-534: syntax error at token "assign"
3_gram_verilog_file_3921.v:2:562: syntax error at token "("
3_gram_verilog_file_3921.v:2:590: syntax error at token "("
3_gram_verilog_file_3921.v:2:612-617: syntax error at token "always"
3_gram_verilog_file_3921.v:2:741-749: syntax error at token "endmodule"

3_gram_verilog_file_3941.v: 3_gram_verilog_file_3941.v:2:231-235: syntax error at token "logic"
3_gram_verilog_file_3941.v:2:266-271: syntax error at token "always"
3_gram_verilog_file_3941.v:2:337: syntax error at token "("
3_gram_verilog_file_3941.v:2:397-402: syntax error at token "assign"
3_gram_verilog_file_3941.v:2:421-426: syntax error at token "assign"
3_gram_verilog_file_3941.v:2:462: syntax error at token "("
3_gram_verilog_file_3941.v:2:631-636: syntax error at token "assign"
3_gram_verilog_file_3941.v:2:719: syntax error at token "("
3_gram_verilog_file_3941.v:2:810-815: syntax error at token "genvar"
3_gram_verilog_file_3941.v:2:845-853: syntax error at token "endmodule"

3_gram_verilog_file_3942.v: 3_gram_verilog_file_3942.v:2:253-257: syntax error at token "logic"
3_gram_verilog_file_3942.v:2:557-562: syntax error at token "assign"
3_gram_verilog_file_3942.v:2:655-663: syntax error at token "endmodule"

3_gram_verilog_file_3942.v: 3_gram_verilog_file_3942.v:2:137-141: syntax error at token "logic"
3_gram_verilog_file_3942.v:2:388-393: syntax error at token "always"
3_gram_verilog_file_3942.v:2:441: syntax error at token "("
3_gram_verilog_file_3942.v:2:483-488: syntax error at token "assign"
3_gram_verilog_file_3942.v:2:523: syntax error at token "("
3_gram_verilog_file_3942.v:2:716-721: syntax error at token "always"
3_gram_verilog_file_3942.v:2:763: syntax error at token "("
3_gram_verilog_file_3942.v:2:785-790: syntax error at token "always"
3_gram_verilog_file_3942.v:2:867-872: syntax error at token "assign"
3_gram_verilog_file_3942.v:2:896-901: syntax error at token "assign"
3_gram_verilog_file_3942.v:2:946-954: syntax error at token "endmodule"

3_gram_verilog_file_3943.v: 3_gram_verilog_file_3943.v:2:180-184: syntax error at token "logic"
3_gram_verilog_file_3943.v:2:371-379: syntax error at token "endmodule"

3_gram_verilog_file_3951.v: 3_gram_verilog_file_3951.v:5:37-41: syntax error at token "`pp_0"
3_gram_verilog_file_3951.v:5:84-88: syntax error at token "input"
3_gram_verilog_file_3951.v:5:100-104: syntax error at token "input"
3_gram_verilog_file_3951.v:5:116-120: syntax error at token "table"
3_gram_verilog_file_3951.v:5:147: syntax error at token "?"
3_gram_verilog_file_3951.v:5:162-169: syntax error at token "endtable"

3_gram_verilog_file_3960.v: 3_gram_verilog_file_3960.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_3960.v:2:78-83: syntax error at token "assign"
3_gram_verilog_file_3960.v:2:117-122: syntax error at token "assign"
3_gram_verilog_file_3960.v:2:156-164: syntax error at token "endmodule"

3_gram_verilog_file_3967.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4187097537
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4003.v: 3_gram_verilog_file_4003.v:10:492-496: syntax error at token "logic"
3_gram_verilog_file_4003.v:10:716-721: syntax error at token "assign"
3_gram_verilog_file_4003.v:10:743-751: syntax error at token "endmodule"
3_gram_verilog_file_4003.v:15:41: syntax error at token "("
3_gram_verilog_file_4003.v:15:63-71: syntax error at token "endmodule"

3_gram_verilog_file_4015.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 471020096
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4043.v: 3_gram_verilog_file_4043.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_4043.v:2:107: syntax error at token "("
3_gram_verilog_file_4043.v:2:169-174: syntax error at token "assign"
3_gram_verilog_file_4043.v:2:204-212: syntax error at token "endmodule"

3_gram_verilog_file_4048.v: 3_gram_verilog_file_4048.v:2:200-204: syntax error at token "logic"
3_gram_verilog_file_4048.v:2:441: syntax error at token "("
3_gram_verilog_file_4048.v:2:577: syntax error at token "("
3_gram_verilog_file_4048.v:2:787-792: syntax error at token "assign"
3_gram_verilog_file_4048.v:2:823-831: syntax error at token "endmodule"

3_gram_verilog_file_4059.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3901242970
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4062.v: 3_gram_verilog_file_4062.v:2:210-214: syntax error at token "logic"
3_gram_verilog_file_4062.v:2:448-453: syntax error at token "assign"
3_gram_verilog_file_4062.v:2:496-501: syntax error at token "assign"
3_gram_verilog_file_4062.v:2:554: syntax error at token "("
3_gram_verilog_file_4062.v:2:602-610: syntax error at token "endmodule"

3_gram_verilog_file_4079.v: 3_gram_verilog_file_4079.v:2:110-112: syntax error at token "int"
3_gram_verilog_file_4079.v:2:167-172: syntax error at token "assign"
3_gram_verilog_file_4079.v:2:193-201: syntax error at token "endmodule"
3_gram_verilog_file_4079.v:2:244-249: syntax error at token "output"
3_gram_verilog_file_4079.v:2:258-262: syntax error at token "input"
3_gram_verilog_file_4079.v:2:288-296: syntax error at token "endmodule"

3_gram_verilog_file_4082.v: 3_gram_verilog_file_4082.v:2:233-237: syntax error at token "logic"
3_gram_verilog_file_4082.v:2:406-414: syntax error at token "endmodule"

3_gram_verilog_file_4084.v: 3_gram_verilog_file_4084.v:2:95-99: syntax error at token "logic"
3_gram_verilog_file_4084.v:2:238-243: syntax error at token "assign"
3_gram_verilog_file_4084.v:2:276-281: syntax error at token "assign"
3_gram_verilog_file_4084.v:2:346-351: syntax error at token "assign"
3_gram_verilog_file_4084.v:2:381-389: syntax error at token "endmodule"

3_gram_verilog_file_4088.v: 3_gram_verilog_file_4088.v:2:118-124: syntax error at token "integer"
3_gram_verilog_file_4088.v:2:283-288: syntax error at token "assign"
3_gram_verilog_file_4088.v:2:306-314: syntax error at token "endmodule"

3_gram_verilog_file_4095.v: 3_gram_verilog_file_4095.v:3:52-56: syntax error at token "logic"
3_gram_verilog_file_4095.v:3:102: syntax error at token "("
3_gram_verilog_file_4095.v:3:151: syntax error at token "("
3_gram_verilog_file_4095.v:3:306: syntax error at token "("
3_gram_verilog_file_4095.v:3:333-341: syntax error at token "endmodule"

3_gram_verilog_file_4101.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3267423002
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4102.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1198369409
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4105.v: 3_gram_verilog_file_4105.v:2:134-138: syntax error at token "logic"
3_gram_verilog_file_4105.v:2:681-686: syntax error at token "always"
3_gram_verilog_file_4105.v:2:746-754: syntax error at token "endmodule"

3_gram_verilog_file_4111.v: 3_gram_verilog_file_4111.v:3:162-166: syntax error at token "logic"
3_gram_verilog_file_4111.v:3:419-427: syntax error at token "endmodule"

3_gram_verilog_file_4113.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 2298951209
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4117.v: 3_gram_verilog_file_4117.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_4117.v:3:275: syntax error at token "("
3_gram_verilog_file_4117.v:3:313-318: syntax error at token "assign"
3_gram_verilog_file_4117.v:3:340-348: syntax error at token "endmodule"

3_gram_verilog_file_4118.v: 3_gram_verilog_file_4118.v:2:265-269: syntax error at token "logic"
3_gram_verilog_file_4118.v:2:344-352: syntax error at token "endmodule"

3_gram_verilog_file_4119.v: 3_gram_verilog_file_4119.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_4119.v:3:218-223: syntax error at token "always"
3_gram_verilog_file_4119.v:3:269-271: syntax error at token "end"
3_gram_verilog_file_4119.v:3:324-329: syntax error at token "assign"
3_gram_verilog_file_4119.v:3:381-386: syntax error at token "assign"
3_gram_verilog_file_4119.v:3:466: syntax error at token "("
3_gram_verilog_file_4119.v:3:501-509: syntax error at token "endmodule"

3_gram_verilog_file_4121.v: 3_gram_verilog_file_4121.v:5:256-260: syntax error at token "logic"
3_gram_verilog_file_4121.v:5:275-283: syntax error at token "endmodule"

3_gram_verilog_file_4121.v: 3_gram_verilog_file_4121.v:2:153-157: syntax error at token "logic"
3_gram_verilog_file_4121.v:2:271-276: syntax error at token "assign"
3_gram_verilog_file_4121.v:2:298-306: syntax error at token "endmodule"

3_gram_verilog_file_4132.v: 3_gram_verilog_file_4132.v:4:229-233: syntax error at token "logic"
3_gram_verilog_file_4132.v:4:458: syntax error at token "("
3_gram_verilog_file_4132.v:4:499-507: syntax error at token "endmodule"

3_gram_verilog_file_4168.v: 3_gram_verilog_file_4168.v:2:82-86: syntax error at token "logic"
3_gram_verilog_file_4168.v:2:133-138: syntax error at token "assign"
3_gram_verilog_file_4168.v:2:188: syntax error at token "("
3_gram_verilog_file_4168.v:2:728-736: syntax error at token "endmodule"

3_gram_verilog_file_4173.v: 3_gram_verilog_file_4173.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_4173.v:2:144-149: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:201-206: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:227-232: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:250-255: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:307-312: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:346: syntax error at token "("
3_gram_verilog_file_4173.v:2:370-375: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:439: syntax error at token "("
3_gram_verilog_file_4173.v:2:457-462: syntax error at token "always"
3_gram_verilog_file_4173.v:2:510-515: syntax error at token "always"
3_gram_verilog_file_4173.v:2:574-579: syntax error at token "assign"
3_gram_verilog_file_4173.v:2:598-607: syntax error at token "endprogram"

3_gram_verilog_file_4180.v: 3_gram_verilog_file_4180.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_4180.v:2:364-372: syntax error at token "endmodule"

3_gram_verilog_file_4185.v: 3_gram_verilog_file_4185.v:2:422-426: syntax error at token "logic"
3_gram_verilog_file_4185.v:2:484-489: syntax error at token "always"
3_gram_verilog_file_4185.v:2:614: syntax error at token "("
3_gram_verilog_file_4185.v:2:657-662: syntax error at token "assign"
3_gram_verilog_file_4185.v:2:718-726: syntax error at token "endmodule"

3_gram_verilog_file_4185.v: 3_gram_verilog_file_4185.v:3:338-342: syntax error at token "logic"
3_gram_verilog_file_4185.v:3:474-479: syntax error at token "always"
3_gram_verilog_file_4185.v:3:506-514: syntax error at token "endmodule"

3_gram_verilog_file_4203.v: 3_gram_verilog_file_4203.v:2:155-159: syntax error at token "logic"
3_gram_verilog_file_4203.v:2:474-482: syntax error at token "endmodule"

3_gram_verilog_file_4208.v: 3_gram_verilog_file_4208.v:2:671-675: syntax error at token "logic"
3_gram_verilog_file_4208.v:2:778-786: syntax error at token "endmodule"

3_gram_verilog_file_4213.v: 3_gram_verilog_file_4213.v:2:471-475: syntax error at token "logic"
3_gram_verilog_file_4213.v:2:665-670: syntax error at token "always"
3_gram_verilog_file_4213.v:2:753-755: syntax error at token "end"
3_gram_verilog_file_4213.v:2:787-795: syntax error at token "endmodule"

3_gram_verilog_file_4217.v: 3_gram_verilog_file_4217.v:3:175-179: syntax error at token "logic"
3_gram_verilog_file_4217.v:3:211-216: syntax error at token "assign"
3_gram_verilog_file_4217.v:3:237-242: syntax error at token "assign"
3_gram_verilog_file_4217.v:3:260-268: syntax error at token "endmodule"

3_gram_verilog_file_4229.v: 3_gram_verilog_file_4229.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_4229.v:2:518-526: syntax error at token "endmodule"

3_gram_verilog_file_4237.v: 3_gram_verilog_file_4237.v:2:504-510: syntax error at token "integer"
3_gram_verilog_file_4237.v:2:576-581: syntax error at token "assign"
3_gram_verilog_file_4237.v:2:614-619: syntax error at token "assign"
3_gram_verilog_file_4237.v:2:689: syntax error at token "("
3_gram_verilog_file_4237.v:2:1103-1111: syntax error at token "endmodule"

3_gram_verilog_file_4247.v: 3_gram_verilog_file_4247.v:2:245-249: syntax error at token "logic"
3_gram_verilog_file_4247.v:2:283-288: syntax error at token "assign"
3_gram_verilog_file_4247.v:2:309-317: syntax error at token "endmodule"

3_gram_verilog_file_4251.v: 3_gram_verilog_file_4251.v:2:367-373: syntax error at token "integer"
3_gram_verilog_file_4251.v:2:445-450: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:473-478: syntax error at token "always"
3_gram_verilog_file_4251.v:2:544-549: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:623: syntax error at token "("
3_gram_verilog_file_4251.v:2:755-760: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:815-820: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:860-865: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:892-897: syntax error at token "always"
3_gram_verilog_file_4251.v:2:979-984: syntax error at token "always"
3_gram_verilog_file_4251.v:2:1072-1077: syntax error at token "assign"
3_gram_verilog_file_4251.v:2:1148-1156: syntax error at token "endmodule"

3_gram_verilog_file_4263.v: 3_gram_verilog_file_4263.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_4263.v:2:575-580: syntax error at token "always"
3_gram_verilog_file_4263.v:2:657-662: syntax error at token "assign"
3_gram_verilog_file_4263.v:2:693-701: syntax error at token "endmodule"

3_gram_verilog_file_4271.v: 3_gram_verilog_file_4271.v:3:504-506: syntax error at token "int"
3_gram_verilog_file_4271.v:3:618-623: syntax error at token "assign"
3_gram_verilog_file_4271.v:3:644-649: syntax error at token "assign"
3_gram_verilog_file_4271.v:3:688-693: syntax error at token "assign"
3_gram_verilog_file_4271.v:3:729-734: syntax error at token "always"
3_gram_verilog_file_4271.v:3:834-836: syntax error at token "end"

3_gram_verilog_file_4271.v: 3_gram_verilog_file_4271.v:3:244-248: syntax error at token "logic"
3_gram_verilog_file_4271.v:3:405-413: syntax error at token "endmodule"

3_gram_verilog_file_4293.v: 3_gram_verilog_file_4293.v:3:132-136: syntax error at token "logic"
3_gram_verilog_file_4293.v:3:206-211: syntax error at token "always"
3_gram_verilog_file_4293.v:3:254-262: syntax error at token "endmodule"

3_gram_verilog_file_4304.v: 3_gram_verilog_file_4304.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_4304.v:2:163-171: syntax error at token "endmodule"

3_gram_verilog_file_4309.v: 3_gram_verilog_file_4309.v:2:134-138: syntax error at token "logic"
3_gram_verilog_file_4309.v:2:214: syntax error at token "("
3_gram_verilog_file_4309.v:2:263-271: syntax error at token "endmodule"

3_gram_verilog_file_4350.v: 3_gram_verilog_file_4350.v:3:80-82: syntax error at token "reg"
3_gram_verilog_file_4350.v:3:308-313: syntax error at token "assign"
3_gram_verilog_file_4350.v:3:331-336: syntax error at token "always"
3_gram_verilog_file_4350.v:3:423-425: syntax error at token "end"
3_gram_verilog_file_4350.v:3:492-494: syntax error at token "end"
3_gram_verilog_file_4350.v:3:526-528: syntax error at token "end"
3_gram_verilog_file_4350.v:3:573-575: syntax error at token "end"
3_gram_verilog_file_4350.v:3:615-623: syntax error at token "endmodule"

3_gram_verilog_file_4354.v: 3_gram_verilog_file_4354.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_4354.v:2:284-289: syntax error at token "assign"
3_gram_verilog_file_4354.v:2:307-315: syntax error at token "endmodule"

3_gram_verilog_file_4354.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 4:18-22:; problematic formatter output is
// Seed: 827499341
`define pp_3 0
`define pp_4 0
`default_nettype `pp_4
`define pp_5 0
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  output id_1;
endmodule
<<EOF>>
3_gram_verilog_file_4360.v: 3_gram_verilog_file_4360.v:2:101-105: syntax error at token "logic"
3_gram_verilog_file_4360.v:2:205: syntax error at token "("
3_gram_verilog_file_4360.v:2:276-284: syntax error at token "endmodule"

3_gram_verilog_file_4360.v: 3_gram_verilog_file_4360.v:11:103-107: syntax error at token "logic"
3_gram_verilog_file_4360.v:11:287: syntax error at token "("
3_gram_verilog_file_4360.v:11:308-316: syntax error at token "endmodule"

3_gram_verilog_file_4374.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3725366161
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4377.v: 3_gram_verilog_file_4377.v:2:148-152: syntax error at token "logic"
3_gram_verilog_file_4377.v:2:346-351: syntax error at token "always"
3_gram_verilog_file_4377.v:2:405: syntax error at token "#"
3_gram_verilog_file_4377.v:2:426-428: syntax error at token "end"

3_gram_verilog_file_4388.v: 3_gram_verilog_file_4388.v:2:134-138: syntax error at token "logic"
3_gram_verilog_file_4388.v:2:169-177: syntax error at token "endmodule"

3_gram_verilog_file_4397.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2260748655
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_4398.v: 3_gram_verilog_file_4398.v:3:86-90: syntax error at token "logic"
3_gram_verilog_file_4398.v:3:254-262: syntax error at token "endmodule"

3_gram_verilog_file_4398.v: 3_gram_verilog_file_4398.v:2:111-115: syntax error at token "logic"
3_gram_verilog_file_4398.v:2:255-260: syntax error at token "assign"
3_gram_verilog_file_4398.v:2:292: syntax error at token "("
3_gram_verilog_file_4398.v:2:329-337: syntax error at token "endmodule"

3_gram_verilog_file_4410.v: 3_gram_verilog_file_4410.v:6:404-408: syntax error at token "logic"
3_gram_verilog_file_4410.v:6:645: syntax error at token "("
3_gram_verilog_file_4410.v:6:686-691: syntax error at token "assign"
3_gram_verilog_file_4410.v:6:726-734: syntax error at token "endmodule"

3_gram_verilog_file_4434.v: 3_gram_verilog_file_4434.v:3:221-225: syntax error at token "logic"
3_gram_verilog_file_4434.v:3:333: syntax error at token "("
3_gram_verilog_file_4434.v:3:373-378: syntax error at token "assign"
3_gram_verilog_file_4434.v:3:400-408: syntax error at token "endmodule"

3_gram_verilog_file_4435.v: 3_gram_verilog_file_4435.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_4435.v:2:463-468: syntax error at token "assign"
3_gram_verilog_file_4435.v:2:498-506: syntax error at token "endmodule"

3_gram_verilog_file_4435.v: 3_gram_verilog_file_4435.v:2:370: syntax error at token "#"

3_gram_verilog_file_4436.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3502341120
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 (  pp_4  )  0
`define pp_5 (  pp_6  ,  pp_7  )  0
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
<<EOF>>
3_gram_verilog_file_4440.v: 3_gram_verilog_file_4440.v:2:236-240: syntax error at token "logic"
3_gram_verilog_file_4440.v:2:380-388: syntax error at token "endmodule"

3_gram_verilog_file_4444.v: 3_gram_verilog_file_4444.v:2:421-425: syntax error at token "logic"
3_gram_verilog_file_4444.v:2:500-508: syntax error at token "endmodule"

3_gram_verilog_file_4452.v: 3_gram_verilog_file_4452.v:3:2: syntax error at token ")"
3_gram_verilog_file_4452.v:4:105-109: syntax error at token "input"
3_gram_verilog_file_4452.v:4:118-122: syntax error at token "input"
3_gram_verilog_file_4452.v:4:131-135: syntax error at token "input"
3_gram_verilog_file_4452.v:4:144-148: syntax error at token "inout"
3_gram_verilog_file_4452.v:4:157-162: syntax error at token "output"
3_gram_verilog_file_4452.v:4:171-176: syntax error at token "output"
3_gram_verilog_file_4452.v:4:185-189: syntax error at token "inout"
3_gram_verilog_file_4452.v:4:198-202: syntax error at token "inout"
3_gram_verilog_file_4452.v:4:211-216: syntax error at token "output"
3_gram_verilog_file_4452.v:4:226-231: syntax error at token "assign"
3_gram_verilog_file_4452.v:4:257-265: syntax error at token "endmodule"

3_gram_verilog_file_4456.v: 3_gram_verilog_file_4456.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_4456.v:2:361-369: syntax error at token "endmodule"

3_gram_verilog_file_4462.v: 3_gram_verilog_file_4462.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_4462.v:2:157-165: syntax error at token "endmodule"

3_gram_verilog_file_4468.v: 3_gram_verilog_file_4468.v:2:258-262: syntax error at token "logic"
3_gram_verilog_file_4468.v:2:711-719: syntax error at token "endmodule"

3_gram_verilog_file_4472.v: 3_gram_verilog_file_4472.v:3:165-169: syntax error at token "logic"
3_gram_verilog_file_4472.v:3:248-256: syntax error at token "endmodule"

3_gram_verilog_file_4485.v: 3_gram_verilog_file_4485.v:2:102-106: syntax error at token "logic"
3_gram_verilog_file_4485.v:2:165: syntax error at token "("
3_gram_verilog_file_4485.v:2:239-244: syntax error at token "assign"
3_gram_verilog_file_4485.v:2:406-411: syntax error at token "assign"
3_gram_verilog_file_4485.v:2:486-494: syntax error at token "endmodule"

3_gram_verilog_file_4485.v: 3_gram_verilog_file_4485.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_4485.v:2:332-340: syntax error at token "endmodule"

3_gram_verilog_file_4487.v: 3_gram_verilog_file_4487.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_4487.v:2:138-146: syntax error at token "endmodule"

3_gram_verilog_file_4492.v: 3_gram_verilog_file_4492.v:5:314-318: syntax error at token "logic"
3_gram_verilog_file_4492.v:5:350-355: syntax error at token "assign"
3_gram_verilog_file_4492.v:5:445-450: syntax error at token "assign"
3_gram_verilog_file_4492.v:5:479: syntax error at token "("
3_gram_verilog_file_4492.v:5:510-517: syntax error at token "defparam"
3_gram_verilog_file_4492.v:5:549-554: syntax error at token "assign"
3_gram_verilog_file_4492.v:5:607-612: syntax error at token "always"
3_gram_verilog_file_4492.v:5:682-684: syntax error at token "end"
3_gram_verilog_file_4492.v:5:710-718: syntax error at token "endmodule"

3_gram_verilog_file_4527.v: 3_gram_verilog_file_4527.v:2:477-481: syntax error at token "logic"
3_gram_verilog_file_4527.v:2:761-766: syntax error at token "always"
3_gram_verilog_file_4527.v:2:892-900: syntax error at token "endmodule"

3_gram_verilog_file_4537.v: 3_gram_verilog_file_4537.v:4:93-97: syntax error at token "logic"
3_gram_verilog_file_4537.v:4:128-133: syntax error at token "assign"
3_gram_verilog_file_4537.v:4:154-162: syntax error at token "endmodule"

3_gram_verilog_file_4558.v: 3_gram_verilog_file_4558.v:2:68-72: syntax error at token "logic"
3_gram_verilog_file_4558.v:2:87-92: syntax error at token "assign"
3_gram_verilog_file_4558.v:2:110-118: syntax error at token "endmodule"

3_gram_verilog_file_4572.v: 3_gram_verilog_file_4572.v:3:140-144: syntax error at token "logic"
3_gram_verilog_file_4572.v:3:295-303: syntax error at token "endmodule"

3_gram_verilog_file_4591.v: 3_gram_verilog_file_4591.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_4591.v:2:121-126: syntax error at token "always"
3_gram_verilog_file_4591.v:2:219-224: syntax error at token "assign"
3_gram_verilog_file_4591.v:2:258: syntax error at token "("
3_gram_verilog_file_4591.v:2:282-290: syntax error at token "endmodule"

3_gram_verilog_file_4594.v: 3_gram_verilog_file_4594.v:2:239-243: syntax error at token "logic"
3_gram_verilog_file_4594.v:2:349-357: syntax error at token "endmodule"

3_gram_verilog_file_4594.v: 3_gram_verilog_file_4594.v:2:415-419: syntax error at token "logic"
3_gram_verilog_file_4594.v:2:484: syntax error at token "("
3_gram_verilog_file_4594.v:2:528-536: syntax error at token "endmodule"

3_gram_verilog_file_4597.v: 3_gram_verilog_file_4597.v:2:161-165: syntax error at token "logic"
3_gram_verilog_file_4597.v:2:268: syntax error at token "("
3_gram_verilog_file_4597.v:2:292-300: syntax error at token "endmodule"

3_gram_verilog_file_4597.v: 3_gram_verilog_file_4597.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_4597.v:3:88-96: syntax error at token "endmodule"

3_gram_verilog_file_4603.v: 3_gram_verilog_file_4603.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_4603.v:2:518-523: syntax error at token "assign"
3_gram_verilog_file_4603.v:2:559: syntax error at token "("
3_gram_verilog_file_4603.v:2:653-658: syntax error at token "assign"
3_gram_verilog_file_4603.v:2:687: syntax error at token "("
3_gram_verilog_file_4603.v:2:721-726: syntax error at token "always"
3_gram_verilog_file_4603.v:2:794-796: syntax error at token "end"

3_gram_verilog_file_4607.v: 3_gram_verilog_file_4607.v:2:59-65: syntax error at token "integer"
3_gram_verilog_file_4607.v:2:314-319: syntax error at token "assign"
3_gram_verilog_file_4607.v:2:357-365: syntax error at token "endmodule"

3_gram_verilog_file_4612.v: 3_gram_verilog_file_4612.v:6:48-52: syntax error at token "`pp_3"
3_gram_verilog_file_4612.v:6:139-140: syntax error at token "<="
3_gram_verilog_file_4612.v:6:169: syntax error at token "="
3_gram_verilog_file_4612.v:6:188-189: syntax error at token "if"
3_gram_verilog_file_4612.v:6:225-227: syntax error at token "end"
3_gram_verilog_file_4612.v:6:259: syntax error at token "#"
3_gram_verilog_file_4612.v:6:342-344: syntax error at token "end"
3_gram_verilog_file_4612.v:6:392-393: syntax error at token "if"
3_gram_verilog_file_4612.v:6:443-446: syntax error at token "else"
3_gram_verilog_file_4612.v:6:473-474: syntax error at token "<="
3_gram_verilog_file_4612.v:6:487-488: syntax error at token "if"
3_gram_verilog_file_4612.v:6:620-621: syntax error at token "<="
3_gram_verilog_file_4612.v:6:634-636: syntax error at token "end"
3_gram_verilog_file_4612.v:6:693-694: syntax error at token "<="
3_gram_verilog_file_4612.v:6:729-731: syntax error at token "end"
3_gram_verilog_file_4612.v:6:796-798: syntax error at token "end"
3_gram_verilog_file_4612.v:6:821-822: syntax error at token "if"
3_gram_verilog_file_4612.v:6:915-925: syntax error at token "endfunction"
3_gram_verilog_file_4612.v:6:998-1002: syntax error at token "`pp_3"
3_gram_verilog_file_4612.v:6:1069-1073: syntax error at token "begin"
3_gram_verilog_file_4612.v:6:1093-1095: syntax error at token "end"

3_gram_verilog_file_4627.v: 3_gram_verilog_file_4627.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_4627.v:2:381-386: syntax error at token "assign"
3_gram_verilog_file_4627.v:2:435-440: syntax error at token "always"
3_gram_verilog_file_4627.v:2:490-491: syntax error at token "<="
3_gram_verilog_file_4627.v:2:504-506: syntax error at token "end"
3_gram_verilog_file_4627.v:2:546: syntax error at token "("
3_gram_verilog_file_4627.v:2:710-715: syntax error at token "assign"
3_gram_verilog_file_4627.v:2:765-773: syntax error at token "endmodule"

3_gram_verilog_file_4632.v: 3_gram_verilog_file_4632.v:2:177-181: syntax error at token "logic"
3_gram_verilog_file_4632.v:2:293-301: syntax error at token "endmodule"

3_gram_verilog_file_4634.v: 3_gram_verilog_file_4634.v:2:68-72: syntax error at token "logic"
3_gram_verilog_file_4634.v:2:534: syntax error at token "("
3_gram_verilog_file_4634.v:2:597-602: syntax error at token "assign"
3_gram_verilog_file_4634.v:2:623-631: syntax error at token "endmodule"

3_gram_verilog_file_4639.v: 3_gram_verilog_file_4639.v:3:69-73: syntax error at token "logic"
3_gram_verilog_file_4639.v:3:205-210: syntax error at token "always"
3_gram_verilog_file_4639.v:3:246-247: syntax error at token "<="
3_gram_verilog_file_4639.v:3:259-261: syntax error at token "end"
3_gram_verilog_file_4639.v:3:307-315: syntax error at token "endmodule"

3_gram_verilog_file_4656.v: 3_gram_verilog_file_4656.v:3:99-103: syntax error at token "logic"
3_gram_verilog_file_4656.v:3:272: syntax error at token "("
3_gram_verilog_file_4656.v:3:407-412: syntax error at token "assign"
3_gram_verilog_file_4656.v:3:430-435: syntax error at token "assign"
3_gram_verilog_file_4656.v:3:454-459: syntax error at token "always"
3_gram_verilog_file_4656.v:3:556-564: syntax error at token "endmodule"

3_gram_verilog_file_4668.v: 3_gram_verilog_file_4668.v:2:438-442: syntax error at token "logic"
3_gram_verilog_file_4668.v:2:560: syntax error at token "("
3_gram_verilog_file_4668.v:2:612-620: syntax error at token "endmodule"

3_gram_verilog_file_4669.v: 3_gram_verilog_file_4669.v:2:451-455: syntax error at token "logic"
3_gram_verilog_file_4669.v:2:662-667: syntax error at token "assign"
3_gram_verilog_file_4669.v:2:689-694: syntax error at token "always"
3_gram_verilog_file_4669.v:2:752-754: syntax error at token "end"
3_gram_verilog_file_4669.v:2:781: syntax error at token "("
3_gram_verilog_file_4669.v:2:806-814: syntax error at token "endmodule"

3_gram_verilog_file_4677.v: 3_gram_verilog_file_4677.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_4677.v:2:128-133: syntax error at token "assign"
3_gram_verilog_file_4677.v:2:157-165: syntax error at token "endmodule"

3_gram_verilog_file_4691.v: 3_gram_verilog_file_4691.v:3:87-91: syntax error at token "logic"
3_gram_verilog_file_4691.v:3:106-111: syntax error at token "always"
3_gram_verilog_file_4691.v:3:135-143: syntax error at token "endmodule"

3_gram_verilog_file_4694.v: 3_gram_verilog_file_4694.v:6:174-178: syntax error at token "logic"
3_gram_verilog_file_4694.v:6:216-221: syntax error at token "always"
3_gram_verilog_file_4694.v:6:306-308: syntax error at token "end"
3_gram_verilog_file_4694.v:6:364-372: syntax error at token "endmodule"

3_gram_verilog_file_4702.v: 3_gram_verilog_file_4702.v:2:283-289: syntax error at token "integer"
3_gram_verilog_file_4702.v:2:546: syntax error at token "("
3_gram_verilog_file_4702.v:2:637: syntax error at token "("
3_gram_verilog_file_4702.v:2:693-700: syntax error at token "defparam"
3_gram_verilog_file_4702.v:2:729-734: syntax error at token "assign"
3_gram_verilog_file_4702.v:2:771-779: syntax error at token "endmodule"

3_gram_verilog_file_4711.v: 3_gram_verilog_file_4711.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_4711.v:2:527-532: syntax error at token "always"
3_gram_verilog_file_4711.v:2:580-582: syntax error at token "end"

3_gram_verilog_file_4718.v: 3_gram_verilog_file_4718.v:3:84-88: syntax error at token "logic"
3_gram_verilog_file_4718.v:3:268-273: syntax error at token "assign"
3_gram_verilog_file_4718.v:3:294-299: syntax error at token "always"
3_gram_verilog_file_4718.v:3:346: syntax error at token "("
3_gram_verilog_file_4718.v:3:527-532: syntax error at token "assign"
3_gram_verilog_file_4718.v:3:559-567: syntax error at token "endmodule"

3_gram_verilog_file_4721.v: 3_gram_verilog_file_4721.v:3:69-73: syntax error at token "logic"
3_gram_verilog_file_4721.v:3:100: syntax error at token "("
3_gram_verilog_file_4721.v:3:247-255: syntax error at token "endmodule"

3_gram_verilog_file_4723.v: 3_gram_verilog_file_4723.v:8:273-277: syntax error at token "logic"
3_gram_verilog_file_4723.v:8:436-444: syntax error at token "endmodule"

3_gram_verilog_file_4754.v: 3_gram_verilog_file_4754.v:2:313-317: syntax error at token "logic"
3_gram_verilog_file_4754.v:2:384-392: syntax error at token "endmodule"

3_gram_verilog_file_4756.v: 3_gram_verilog_file_4756.v:2:92-94: syntax error at token "reg"
3_gram_verilog_file_4756.v:2:229-234: syntax error at token "always"
3_gram_verilog_file_4756.v:2:298: syntax error at token "1"
3_gram_verilog_file_4756.v:2:322: syntax error at token ")"
3_gram_verilog_file_4756.v:2:395-397: syntax error at token "end"
3_gram_verilog_file_4756.v:2:444-446: syntax error at token "end"
3_gram_verilog_file_4756.v:2:478-479: syntax error at token "<="
3_gram_verilog_file_4756.v:2:506-507: syntax error at token "<="
3_gram_verilog_file_4756.v:2:516-518: syntax error at token "end"
3_gram_verilog_file_4756.v:2:537-545: syntax error at token "endmodule"

3_gram_verilog_file_4757.v: 3_gram_verilog_file_4757.v:2:227-231: syntax error at token "logic"
3_gram_verilog_file_4757.v:2:531: syntax error at token "("
3_gram_verilog_file_4757.v:2:581-589: syntax error at token "endmodule"

3_gram_verilog_file_4758.v: 3_gram_verilog_file_4758.v:2:68-72: syntax error at token "logic"
3_gram_verilog_file_4758.v:2:436-444: syntax error at token "endmodule"

3_gram_verilog_file_4758.v: 3_gram_verilog_file_4758.v:2:500-504: syntax error at token "logic"
3_gram_verilog_file_4758.v:2:616-624: syntax error at token "endmodule"

3_gram_verilog_file_4758.v: 3_gram_verilog_file_4758.v:2:289-296: syntax error at token "shortint"
3_gram_verilog_file_4758.v:2:343: syntax error at token "("
3_gram_verilog_file_4758.v:2:390-398: syntax error at token "endmodule"

3_gram_verilog_file_4762.v: 3_gram_verilog_file_4762.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_4762.v:2:411: syntax error at token "("
3_gram_verilog_file_4762.v:2:444-449: syntax error at token "assign"
3_gram_verilog_file_4762.v:2:478-483: syntax error at token "assign"
3_gram_verilog_file_4762.v:2:501-506: syntax error at token "assign"
3_gram_verilog_file_4762.v:2:533-541: syntax error at token "endmodule"

3_gram_verilog_file_4770.v: 3_gram_verilog_file_4770.v:2:51-53: syntax error at token "reg"
3_gram_verilog_file_4770.v:2:92-97: syntax error at token "assign"
3_gram_verilog_file_4770.v:2:270-275: syntax error at token "assign"
3_gram_verilog_file_4770.v:2:309-314: syntax error at token "assign"
3_gram_verilog_file_4770.v:2:399-404: syntax error at token "assign"
3_gram_verilog_file_4770.v:2:426-434: syntax error at token "endmodule"

3_gram_verilog_file_4774.v: 3_gram_verilog_file_4774.v:2:212-216: syntax error at token "logic"
3_gram_verilog_file_4774.v:2:231-236: syntax error at token "assign"
3_gram_verilog_file_4774.v:2:274-279: syntax error at token "assign"
3_gram_verilog_file_4774.v:2:300-308: syntax error at token "endmodule"

3_gram_verilog_file_4775.v: 3_gram_verilog_file_4775.v:13:60-64: syntax error at token "logic"
3_gram_verilog_file_4775.v:13:383-391: syntax error at token "endmodule"

3_gram_verilog_file_4781.v: 3_gram_verilog_file_4781.v:4:69-73: syntax error at token "logic"
3_gram_verilog_file_4781.v:4:127-135: syntax error at token "endmodule"

3_gram_verilog_file_4798.v: 3_gram_verilog_file_4798.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_4798.v:2:105-110: syntax error at token "assign"
3_gram_verilog_file_4798.v:2:137: syntax error at token "("
3_gram_verilog_file_4798.v:2:215-223: syntax error at token "endmodule"

3_gram_verilog_file_4811.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2157889506
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`timescale 1 ps / 1ps
`define pp_2 0
`timescale 1 ps / 1 ps
<<EOF>>
3_gram_verilog_file_4817.v: 3_gram_verilog_file_4817.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_4817.v:3:117: syntax error at token "("
3_gram_verilog_file_4817.v:3:173-181: syntax error at token "endmodule"

3_gram_verilog_file_4834.v: 3_gram_verilog_file_4834.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_4834.v:2:155: syntax error at token "("
3_gram_verilog_file_4834.v:2:230-238: syntax error at token "endmodule"

3_gram_verilog_file_4844.v: 3_gram_verilog_file_4844.v:3:54-58: syntax error at token "logic"
3_gram_verilog_file_4844.v:3:513-520: syntax error at token "defparam"
3_gram_verilog_file_4844.v:3:584-589: syntax error at token "assign"
3_gram_verilog_file_4844.v:3:607-612: syntax error at token "always"
3_gram_verilog_file_4844.v:3:634-642: syntax error at token "endmodule"

3_gram_verilog_file_4856.v: 3_gram_verilog_file_4856.v:2:105-109: syntax error at token "logic"
3_gram_verilog_file_4856.v:2:305: syntax error at token "("
3_gram_verilog_file_4856.v:2:335-340: syntax error at token "assign"
3_gram_verilog_file_4856.v:2:376-384: syntax error at token "endmodule"
3_gram_verilog_file_4856.v:2:832-837: syntax error at token "assign"
3_gram_verilog_file_4856.v:2:859-867: syntax error at token "endmodule"

3_gram_verilog_file_4863.v: 3_gram_verilog_file_4863.v:2:100-106: syntax error at token "integer"
3_gram_verilog_file_4863.v:2:202-210: syntax error at token "endmodule"

3_gram_verilog_file_4886.v: 3_gram_verilog_file_4886.v:3:35-37: syntax error at token "reg"
3_gram_verilog_file_4886.v:3:162-167: syntax error at token "always"
3_gram_verilog_file_4886.v:3:287-289: syntax error at token "end"
3_gram_verilog_file_4886.v:3:327-328: syntax error at token "if"
3_gram_verilog_file_4886.v:3:359: syntax error at token "#"
3_gram_verilog_file_4886.v:3:407-408: syntax error at token "<="
3_gram_verilog_file_4886.v:3:426-428: syntax error at token "end"
3_gram_verilog_file_4886.v:3:446-448: syntax error at token "end"
3_gram_verilog_file_4886.v:3:467-475: syntax error at token "endmodule"

3_gram_verilog_file_4887.v: 3_gram_verilog_file_4887.v:2:135-139: syntax error at token "logic"
3_gram_verilog_file_4887.v:2:668-676: syntax error at token "endmodule"

3_gram_verilog_file_4888.v: 3_gram_verilog_file_4888.v:2:280-284: syntax error at token "logic"
3_gram_verilog_file_4888.v:2:511-516: syntax error at token "always"
3_gram_verilog_file_4888.v:2:588-593: syntax error at token "assign"
3_gram_verilog_file_4888.v:2:633-641: syntax error at token "endmodule"

3_gram_verilog_file_4890.v: 3_gram_verilog_file_4890.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_4890.v:2:235-243: syntax error at token "endmodule"

3_gram_verilog_file_4898.v: 3_gram_verilog_file_4898.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_4898.v:3:889-894: syntax error at token "assign"
3_gram_verilog_file_4898.v:3:948-956: syntax error at token "endmodule"

3_gram_verilog_file_4905.v: 3_gram_verilog_file_4905.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_4905.v:2:509-517: syntax error at token "endmodule"

3_gram_verilog_file_4913.v: 3_gram_verilog_file_4913.v:6:688-692: syntax error at token "logic"
3_gram_verilog_file_4913.v:6:936-941: syntax error at token "assign"
3_gram_verilog_file_4913.v:6:997-1002: syntax error at token "assign"
3_gram_verilog_file_4913.v:6:1024-1032: syntax error at token "endmodule"

3_gram_verilog_file_4913.v: 3_gram_verilog_file_4913.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_4913.v:2:103-108: syntax error at token "always"
3_gram_verilog_file_4913.v:2:148-156: syntax error at token "endmodule"

3_gram_verilog_file_4922.v: 3_gram_verilog_file_4922.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_4922.v:2:313-321: syntax error at token "endmodule"

3_gram_verilog_file_4927.v: 3_gram_verilog_file_4927.v:2:223-227: syntax error at token "logic"
3_gram_verilog_file_4927.v:2:242-250: syntax error at token "endmodule"

3_gram_verilog_file_4931.v: 3_gram_verilog_file_4931.v:2:101-105: syntax error at token "logic"
3_gram_verilog_file_4931.v:2:436-444: syntax error at token "endmodule"

3_gram_verilog_file_4950.v: 3_gram_verilog_file_4950.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_4950.v:2:355-360: syntax error at token "always"
3_gram_verilog_file_4950.v:2:387-395: syntax error at token "endmodule"

3_gram_verilog_file_4955.v: 3_gram_verilog_file_4955.v:2:85-89: syntax error at token "logic"
3_gram_verilog_file_4955.v:2:136-141: syntax error at token "assign"
3_gram_verilog_file_4955.v:2:175-180: syntax error at token "always"
3_gram_verilog_file_4955.v:2:275-277: syntax error at token "end"

3_gram_verilog_file_4958.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 8:39-43:; problematic formatter output is
// Seed: 3493103948
module module_0;
  type_1(
      1, id_0, 1'd0, 1 - 1
  );
endmodule
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
`define pp_1 0
`timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps
module module_1;
  logic
      id_1,
      id_2,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29;
  type_31(
      id_13 ? 1'h0 - 1 : 1, id_2
  );
endmodule
<<EOF>>
3_gram_verilog_file_4974.v: 3_gram_verilog_file_4974.v:14:92-96: syntax error at token "logic"
3_gram_verilog_file_4974.v:14:290: syntax error at token "("
3_gram_verilog_file_4974.v:14:329-334: syntax error at token "assign"
3_gram_verilog_file_4974.v:14:355-363: syntax error at token "endmodule"

3_gram_verilog_file_5006.v: 3_gram_verilog_file_5006.v:2:165-169: syntax error at token "logic"
3_gram_verilog_file_5006.v:2:601-609: syntax error at token "endmodule"

3_gram_verilog_file_5024.v: 3_gram_verilog_file_5024.v:2:453-457: syntax error at token "logic"
3_gram_verilog_file_5024.v:2:506-514: syntax error at token "endmodule"

3_gram_verilog_file_5028.v: 3_gram_verilog_file_5028.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_5028.v:2:94-99: syntax error at token "assign"
3_gram_verilog_file_5028.v:2:136-141: syntax error at token "assign"
3_gram_verilog_file_5028.v:2:212-217: syntax error at token "assign"
3_gram_verilog_file_5028.v:2:254-262: syntax error at token "endmodule"

3_gram_verilog_file_5036.v: 3_gram_verilog_file_5036.v:2:427-431: syntax error at token "logic"
3_gram_verilog_file_5036.v:2:536-544: syntax error at token "endmodule"

3_gram_verilog_file_5038.v: 3_gram_verilog_file_5038.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_5038.v:2:206-211: syntax error at token "always"
3_gram_verilog_file_5038.v:2:291-292: syntax error at token "<="
3_gram_verilog_file_5038.v:2:304-306: syntax error at token "end"

3_gram_verilog_file_5065.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1871227272
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
`define pp_0 0
`define pp_1 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5081.v: 3_gram_verilog_file_5081.v:2:232: syntax error at token "("

3_gram_verilog_file_5083.v: 3_gram_verilog_file_5083.v:2:197-201: syntax error at token "logic"
3_gram_verilog_file_5083.v:2:487: syntax error at token "("
3_gram_verilog_file_5083.v:2:520-528: syntax error at token "endmodule"

3_gram_verilog_file_5089.v: 3_gram_verilog_file_5089.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_5089.v:2:221-226: syntax error at token "assign"
3_gram_verilog_file_5089.v:2:247-252: syntax error at token "assign"
3_gram_verilog_file_5089.v:2:278-286: syntax error at token "endmodule"

3_gram_verilog_file_5116.v: 3_gram_verilog_file_5116.v:3:75-79: syntax error at token "logic"
3_gram_verilog_file_5116.v:3:126-134: syntax error at token "endmodule"

3_gram_verilog_file_5118.v: 3_gram_verilog_file_5118.v:2:406-410: syntax error at token "logic"
3_gram_verilog_file_5118.v:2:624-629: syntax error at token "always"
3_gram_verilog_file_5118.v:2:689-690: syntax error at token "if"
3_gram_verilog_file_5118.v:2:757-759: syntax error at token "end"
3_gram_verilog_file_5118.v:2:812-820: syntax error at token "endmodule"

3_gram_verilog_file_5118.v: 3_gram_verilog_file_5118.v:2:676-680: syntax error at token "logic"
3_gram_verilog_file_5118.v:2:996: syntax error at token "("
3_gram_verilog_file_5118.v:2:1187-1195: syntax error at token "endmodule"

3_gram_verilog_file_5118.v: 3_gram_verilog_file_5118.v:3:54-58: syntax error at token "logic"
3_gram_verilog_file_5118.v:3:108: syntax error at token "("
3_gram_verilog_file_5118.v:3:132-137: syntax error at token "assign"
3_gram_verilog_file_5118.v:3:174-182: syntax error at token "endmodule"

3_gram_verilog_file_5120.v: 3_gram_verilog_file_5120.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_5120.v:3:170-175: syntax error at token "genvar"
3_gram_verilog_file_5120.v:3:194: syntax error at token "("
3_gram_verilog_file_5120.v:3:287-292: syntax error at token "assign"
3_gram_verilog_file_5120.v:3:313-321: syntax error at token "endmodule"

3_gram_verilog_file_5141.v: 3_gram_verilog_file_5141.v:3:149-153: syntax error at token "logic"
3_gram_verilog_file_5141.v:3:216-221: syntax error at token "assign"
3_gram_verilog_file_5141.v:3:239-244: syntax error at token "assign"
3_gram_verilog_file_5141.v:3:290-295: syntax error at token "always"
3_gram_verilog_file_5141.v:3:335-337: syntax error at token "end"
3_gram_verilog_file_5141.v:3:398-406: syntax error at token "endmodule"

3_gram_verilog_file_5155.v: 3_gram_verilog_file_5155.v:2:441-443: syntax error at token "reg"
3_gram_verilog_file_5155.v:2:642-647: syntax error at token "assign"
3_gram_verilog_file_5155.v:2:668-673: syntax error at token "assign"
3_gram_verilog_file_5155.v:2:702-707: syntax error at token "assign"
3_gram_verilog_file_5155.v:2:778-783: syntax error at token "always"
3_gram_verilog_file_5155.v:2:836-844: syntax error at token "endmodule"

3_gram_verilog_file_5177.v: 3_gram_verilog_file_5177.v:2:350-354: syntax error at token "logic"
3_gram_verilog_file_5177.v:2:566-574: syntax error at token "endmodule"

3_gram_verilog_file_5188.v: 3_gram_verilog_file_5188.v:2:299-303: syntax error at token "logic"
3_gram_verilog_file_5188.v:2:332: syntax error at token "("
3_gram_verilog_file_5188.v:2:633-641: syntax error at token "endmodule"

3_gram_verilog_file_5192.v: 3_gram_verilog_file_5192.v:2:99-103: syntax error at token "logic"
3_gram_verilog_file_5192.v:2:249-254: syntax error at token "assign"
3_gram_verilog_file_5192.v:2:275-283: syntax error at token "endmodule"

3_gram_verilog_file_5195.v: 3_gram_verilog_file_5195.v:2:317-321: syntax error at token "logic"
3_gram_verilog_file_5195.v:2:384: syntax error at token "("
3_gram_verilog_file_5195.v:2:667-675: syntax error at token "endmodule"

3_gram_verilog_file_5207.v: 3_gram_verilog_file_5207.v:3:68-72: syntax error at token "logic"
3_gram_verilog_file_5207.v:3:188-193: syntax error at token "assign"
3_gram_verilog_file_5207.v:3:386-394: syntax error at token "endmodule"

3_gram_verilog_file_5213.v: 3_gram_verilog_file_5213.v:2:243-247: syntax error at token "logic"
3_gram_verilog_file_5213.v:2:353: syntax error at token "("
3_gram_verilog_file_5213.v:2:429-434: syntax error at token "assign"
3_gram_verilog_file_5213.v:2:456-464: syntax error at token "endmodule"

3_gram_verilog_file_5217.v: 3_gram_verilog_file_5217.v:2:803-807: syntax error at token "logic"
3_gram_verilog_file_5217.v:2:1132: syntax error at token "("
3_gram_verilog_file_5217.v:2:1256: syntax error at token "("
3_gram_verilog_file_5217.v:2:1460: syntax error at token "("
3_gram_verilog_file_5217.v:2:1583-1591: syntax error at token "endmodule"

3_gram_verilog_file_5240.v: 3_gram_verilog_file_5240.v:3:348-352: syntax error at token "logic"
3_gram_verilog_file_5240.v:3:611-619: syntax error at token "endmodule"

3_gram_verilog_file_5253.v: 3_gram_verilog_file_5253.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_5253.v:2:96-104: syntax error at token "endmodule"

3_gram_verilog_file_5282.v: 3_gram_verilog_file_5282.v:2:284-288: syntax error at token "logic"
3_gram_verilog_file_5282.v:2:552-560: syntax error at token "endmodule"

3_gram_verilog_file_5294.v: 3_gram_verilog_file_5294.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_5294.v:2:176-183: syntax error at token "defparam"
3_gram_verilog_file_5294.v:2:442-450: syntax error at token "endmodule"

3_gram_verilog_file_5298.v: 3_gram_verilog_file_5298.v:2:294-298: syntax error at token "logic"
3_gram_verilog_file_5298.v:2:480-488: syntax error at token "endmodule"

3_gram_verilog_file_5306.v: 3_gram_verilog_file_5306.v:2:124-128: syntax error at token "logic"
3_gram_verilog_file_5306.v:2:414: syntax error at token "("
3_gram_verilog_file_5306.v:2:496-501: syntax error at token "assign"
3_gram_verilog_file_5306.v:2:520-527: syntax error at token "generate"
3_gram_verilog_file_5306.v:2:549-559: syntax error at token "endgenerate"
3_gram_verilog_file_5306.v:2:579-584: syntax error at token "always"
3_gram_verilog_file_5306.v:2:653-658: syntax error at token "assign"
3_gram_verilog_file_5306.v:2:694-699: syntax error at token "assign"
3_gram_verilog_file_5306.v:2:718-723: syntax error at token "assign"
3_gram_verilog_file_5306.v:2:752-757: syntax error at token "assign"
3_gram_verilog_file_5306.v:2:778-786: syntax error at token "endmodule"

3_gram_verilog_file_5313.v: 3_gram_verilog_file_5313.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_5313.v:2:686-691: syntax error at token "assign"
3_gram_verilog_file_5313.v:2:729-734: syntax error at token "assign"
3_gram_verilog_file_5313.v:2:850-855: syntax error at token "assign"
3_gram_verilog_file_5313.v:2:905: syntax error at token "("
3_gram_verilog_file_5313.v:2:1436-1444: syntax error at token "endmodule"

3_gram_verilog_file_5319.v: 3_gram_verilog_file_5319.v:6:86-90: syntax error at token "logic"
3_gram_verilog_file_5319.v:6:368-376: syntax error at token "endmodule"

3_gram_verilog_file_5323.v: 3_gram_verilog_file_5323.v:4:125-129: syntax error at token "logic"
3_gram_verilog_file_5323.v:4:160-168: syntax error at token "endmodule"

3_gram_verilog_file_5326.v: 3_gram_verilog_file_5326.v:3:145-149: syntax error at token "logic"
3_gram_verilog_file_5326.v:3:188-193: syntax error at token "always"
3_gram_verilog_file_5326.v:3:277-285: syntax error at token "endmodule"

3_gram_verilog_file_5333.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:39-43:; problematic formatter output is
// Seed: 1439307568
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps
module module_0;
  integer id_0;
  logic   id_1;
  assign id_1 = 1;
  assign id_1 = 1;
  assign id_1 = id_0 == id_1;
  logic id_2;
  initial begin
    if (id_1) SystemTFIdentifier(1'b0);
  end
  logic id_3;
  type_0 id_4 (
      .id_0(id_3),
      .id_1(1),
      .id_2(id_1),
      .id_3(1'b0 - 1),
      .id_4(1),
      .id_5(id_2),
      .id_6(id_3),
      .id_7(id_3),
      .id_8(id_5),
      .id_9(id_3)
  );
endmodule
<<EOF>>
3_gram_verilog_file_5338.v: 3_gram_verilog_file_5338.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_5338.v:2:134-139: syntax error at token "assign"
3_gram_verilog_file_5338.v:2:172: syntax error at token "("
3_gram_verilog_file_5338.v:2:262-270: syntax error at token "endmodule"

3_gram_verilog_file_5342.v: 3_gram_verilog_file_5342.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_5342.v:2:176: syntax error at token "("
3_gram_verilog_file_5342.v:2:200-208: syntax error at token "endmodule"

3_gram_verilog_file_5346.v: 3_gram_verilog_file_5346.v:2:216-220: syntax error at token "logic"
3_gram_verilog_file_5346.v:2:475-483: syntax error at token "endmodule"

3_gram_verilog_file_5348.v: 3_gram_verilog_file_5348.v:2:164-168: syntax error at token "logic"
3_gram_verilog_file_5348.v:2:216-221: syntax error at token "assign"
3_gram_verilog_file_5348.v:2:259-264: syntax error at token "assign"
3_gram_verilog_file_5348.v:2:330-335: syntax error at token "assign"
3_gram_verilog_file_5348.v:2:371: syntax error at token "("
3_gram_verilog_file_5348.v:2:426-434: syntax error at token "endmodule"

3_gram_verilog_file_5377.v: 3_gram_verilog_file_5377.v:2:87-91: syntax error at token "logic"
3_gram_verilog_file_5377.v:2:211-216: syntax error at token "assign"
3_gram_verilog_file_5377.v:2:237-245: syntax error at token "endmodule"

3_gram_verilog_file_5379.v: 3_gram_verilog_file_5379.v:2:175-179: syntax error at token "logic"
3_gram_verilog_file_5379.v:2:346-353: syntax error at token "defparam"
3_gram_verilog_file_5379.v:2:403-411: syntax error at token "endmodule"

3_gram_verilog_file_5385.v: 3_gram_verilog_file_5385.v:2:61-65: syntax error at token "logic"
3_gram_verilog_file_5385.v:2:151-156: syntax error at token "assign"
3_gram_verilog_file_5385.v:2:231-236: syntax error at token "assign"
3_gram_verilog_file_5385.v:2:271: syntax error at token "("
3_gram_verilog_file_5385.v:2:388-396: syntax error at token "endmodule"

3_gram_verilog_file_5388.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1426027631
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5395.v: 3_gram_verilog_file_5395.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_5395.v:2:85: syntax error at token "("
3_gram_verilog_file_5395.v:2:124-132: syntax error at token "endmodule"

3_gram_verilog_file_5403.v: 3_gram_verilog_file_5403.v:2:428-432: syntax error at token "logic"
3_gram_verilog_file_5403.v:2:737-745: syntax error at token "endmodule"

3_gram_verilog_file_5404.v: 3_gram_verilog_file_5404.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_5404.v:2:262-267: syntax error at token "always"
3_gram_verilog_file_5404.v:2:310-318: syntax error at token "endmodule"

3_gram_verilog_file_5407.v: 3_gram_verilog_file_5407.v:2:232-236: syntax error at token "logic"
3_gram_verilog_file_5407.v:2:716-724: syntax error at token "endmodule"

3_gram_verilog_file_5425.v: 3_gram_verilog_file_5425.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_5425.v:2:172-177: syntax error at token "assign"
3_gram_verilog_file_5425.v:2:198-203: syntax error at token "assign"
3_gram_verilog_file_5425.v:2:221-226: syntax error at token "assign"
3_gram_verilog_file_5425.v:2:244-249: syntax error at token "always"
3_gram_verilog_file_5425.v:2:292-294: syntax error at token "end"
3_gram_verilog_file_5425.v:2:372: syntax error at token "("
3_gram_verilog_file_5425.v:2:409-417: syntax error at token "endmodule"

3_gram_verilog_file_5429.v: 3_gram_verilog_file_5429.v:2:35-37: syntax error at token "reg"
3_gram_verilog_file_5429.v:2:214-219: syntax error at token "assign"
3_gram_verilog_file_5429.v:2:271-276: syntax error at token "assign"
3_gram_verilog_file_5429.v:2:314-319: syntax error at token "always"
3_gram_verilog_file_5429.v:2:381-386: syntax error at token "always"
3_gram_verilog_file_5429.v:2:452-454: syntax error at token "end"
3_gram_verilog_file_5429.v:2:474-479: syntax error at token "assign"
3_gram_verilog_file_5429.v:2:498-503: syntax error at token "assign"
3_gram_verilog_file_5429.v:2:524-529: syntax error at token "assign"
3_gram_verilog_file_5429.v:2:590: syntax error at token "("
3_gram_verilog_file_5429.v:2:708: syntax error at token "("
3_gram_verilog_file_5429.v:2:787: syntax error at token "("
3_gram_verilog_file_5429.v:2:867: syntax error at token "("
3_gram_verilog_file_5429.v:2:896-904: syntax error at token "endmodule"

3_gram_verilog_file_5437.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1830459432
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5437.v: 3_gram_verilog_file_5437.v:3:105-109: syntax error at token "logic"
3_gram_verilog_file_5437.v:3:140-145: syntax error at token "assign"
3_gram_verilog_file_5437.v:3:191-196: syntax error at token "assign"
3_gram_verilog_file_5437.v:3:236-241: syntax error at token "assign"
3_gram_verilog_file_5437.v:3:262-267: syntax error at token "assign"
3_gram_verilog_file_5437.v:3:351-359: syntax error at token "endmodule"

3_gram_verilog_file_5439.v: 3_gram_verilog_file_5439.v:2:157-161: syntax error at token "logic"
3_gram_verilog_file_5439.v:2:402-407: syntax error at token "assign"
3_gram_verilog_file_5439.v:2:428-436: syntax error at token "endmodule"

3_gram_verilog_file_5441.v: 3_gram_verilog_file_5441.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_5441.v:3:87-92: syntax error at token "assign"
3_gram_verilog_file_5441.v:3:113-121: syntax error at token "endmodule"

3_gram_verilog_file_5452.v: 3_gram_verilog_file_5452.v:3:179-183: syntax error at token "logic"
3_gram_verilog_file_5452.v:3:476-481: syntax error at token "assign"
3_gram_verilog_file_5452.v:3:499-507: syntax error at token "endmodule"

3_gram_verilog_file_5453.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 399496207
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5457.v: 3_gram_verilog_file_5457.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_5457.v:2:207-212: syntax error at token "assign"
3_gram_verilog_file_5457.v:2:230-238: syntax error at token "endmodule"

3_gram_verilog_file_5457.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1730881791
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5464.v: 3_gram_verilog_file_5464.v:3:528-532: syntax error at token "logic"
3_gram_verilog_file_5464.v:3:749: syntax error at token "("
3_gram_verilog_file_5464.v:3:777-785: syntax error at token "endmodule"

3_gram_verilog_file_5464.v: 3_gram_verilog_file_5464.v:2:138-142: syntax error at token "logic"
3_gram_verilog_file_5464.v:2:270: syntax error at token "("
3_gram_verilog_file_5464.v:2:326-334: syntax error at token "endmodule"

3_gram_verilog_file_5474.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_3" at 8:18-22:; problematic formatter output is
// Seed: 455367734
`define pp_0 0
`define pp_1 0
`define pp_2 0
`define pp_3 0
`define pp_4 0
localparam `pp_1 = 1;
`default_nettype `pp_3
`define pp_5 0
`define pp_6 0
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1 ps
`define pp_9 0
<<EOF>>
3_gram_verilog_file_5485.v: 3_gram_verilog_file_5485.v:2:559-563: syntax error at token "logic"
3_gram_verilog_file_5485.v:2:603: syntax error at token "("
3_gram_verilog_file_5485.v:2:634-639: syntax error at token "assign"
3_gram_verilog_file_5485.v:2:675: syntax error at token "("
3_gram_verilog_file_5485.v:2:1242-1250: syntax error at token "endmodule"

3_gram_verilog_file_5517.v: 3_gram_verilog_file_5517.v:3:86-90: syntax error at token "logic"
3_gram_verilog_file_5517.v:3:224-229: syntax error at token "assign"
3_gram_verilog_file_5517.v:3:247-252: syntax error at token "assign"
3_gram_verilog_file_5517.v:3:270-275: syntax error at token "always"
3_gram_verilog_file_5517.v:3:352: syntax error at token "("
3_gram_verilog_file_5517.v:3:390-398: syntax error at token "endmodule"

3_gram_verilog_file_5518.v: 3_gram_verilog_file_5518.v:3:103: syntax error at token "#"

3_gram_verilog_file_5553.v: 3_gram_verilog_file_5553.v:2:161-165: syntax error at token "logic"
3_gram_verilog_file_5553.v:2:594-602: syntax error at token "endmodule"

3_gram_verilog_file_5563.v: 3_gram_verilog_file_5563.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_5563.v:2:226-234: syntax error at token "endmodule"

3_gram_verilog_file_5578.v: 3_gram_verilog_file_5578.v:2:329-333: syntax error at token "logic"
3_gram_verilog_file_5578.v:2:383-388: syntax error at token "assign"
3_gram_verilog_file_5578.v:2:426-431: syntax error at token "always"
3_gram_verilog_file_5578.v:2:488-490: syntax error at token "end"
3_gram_verilog_file_5578.v:2:510-518: syntax error at token "endmodule"

3_gram_verilog_file_5596.v: 3_gram_verilog_file_5596.v:2:141-145: syntax error at token "logic"
3_gram_verilog_file_5596.v:2:322-330: syntax error at token "endmodule"

3_gram_verilog_file_5596.v: 3_gram_verilog_file_5596.v:2:205-209: syntax error at token "logic"
3_gram_verilog_file_5596.v:2:259-267: syntax error at token "endmodule"

3_gram_verilog_file_5604.v: 3_gram_verilog_file_5604.v:2:387-393: syntax error at token "integer"
3_gram_verilog_file_5604.v:2:508-516: syntax error at token "endmodule"

3_gram_verilog_file_5615.v: 3_gram_verilog_file_5615.v:3:180-184: syntax error at token "logic"
3_gram_verilog_file_5615.v:3:264: syntax error at token "("
3_gram_verilog_file_5615.v:3:285-290: syntax error at token "assign"
3_gram_verilog_file_5615.v:3:308-316: syntax error at token "endmodule"

3_gram_verilog_file_5618.v: 3_gram_verilog_file_5618.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_5618.v:2:289-294: syntax error at token "assign"
3_gram_verilog_file_5618.v:2:316-321: syntax error at token "assign"
3_gram_verilog_file_5618.v:2:339-344: syntax error at token "assign"
3_gram_verilog_file_5618.v:2:365-370: syntax error at token "always"
3_gram_verilog_file_5618.v:2:422: syntax error at token "("
3_gram_verilog_file_5618.v:2:462-470: syntax error at token "endmodule"

3_gram_verilog_file_5622.v: 3_gram_verilog_file_5622.v:3:278-282: syntax error at token "logic"
3_gram_verilog_file_5622.v:3:609-614: syntax error at token "assign"
3_gram_verilog_file_5622.v:3:650-658: syntax error at token "endmodule"

3_gram_verilog_file_5626.v: 3_gram_verilog_file_5626.v:3:171-175: syntax error at token "logic"
3_gram_verilog_file_5626.v:3:190-195: syntax error at token "assign"
3_gram_verilog_file_5626.v:3:248-256: syntax error at token "endmodule"

3_gram_verilog_file_5626.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 484489322
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5642.v: 3_gram_verilog_file_5642.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_5642.v:2:142-147: syntax error at token "genvar"
3_gram_verilog_file_5642.v:2:175-180: syntax error at token "always"
3_gram_verilog_file_5642.v:2:210-215: syntax error at token "assign"
3_gram_verilog_file_5642.v:2:233-241: syntax error at token "endmodule"

3_gram_verilog_file_5643.v: 3_gram_verilog_file_5643.v:4:172-175: syntax error at token "real"
3_gram_verilog_file_5643.v:4:784: syntax error at token "("
3_gram_verilog_file_5643.v:4:831: syntax error at token "("
3_gram_verilog_file_5643.v:4:908-913: syntax error at token "assign"
3_gram_verilog_file_5643.v:4:954-959: syntax error at token "assign"
3_gram_verilog_file_5643.v:4:980-985: syntax error at token "assign"
3_gram_verilog_file_5643.v:4:1043-1048: syntax error at token "assign"
3_gram_verilog_file_5643.v:4:1069-1077: syntax error at token "endmodule"

3_gram_verilog_file_5644.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3820757634
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5669.v: 3_gram_verilog_file_5669.v:3:194-198: syntax error at token "logic"
3_gram_verilog_file_5669.v:3:570-577: syntax error at token "generate"
3_gram_verilog_file_5669.v:3:633-636: syntax error at token "else"
3_gram_verilog_file_5669.v:3:682-684: syntax error at token "end"
3_gram_verilog_file_5669.v:3:726-736: syntax error at token "endgenerate"
3_gram_verilog_file_5669.v:3:756-761: syntax error at token "assign"
3_gram_verilog_file_5669.v:3:780-785: syntax error at token "always"
3_gram_verilog_file_5669.v:3:855-857: syntax error at token "end"

3_gram_verilog_file_5680.v: 3_gram_verilog_file_5680.v:3:87-91: syntax error at token "logic"
3_gram_verilog_file_5680.v:3:224: syntax error at token "("
3_gram_verilog_file_5680.v:3:273-281: syntax error at token "endmodule"

3_gram_verilog_file_5696.v: 3_gram_verilog_file_5696.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_5696.v:2:373-381: syntax error at token "endmodule"

3_gram_verilog_file_5711.v: 3_gram_verilog_file_5711.v:2:94-98: syntax error at token "logic"
3_gram_verilog_file_5711.v:2:263-268: syntax error at token "always"
3_gram_verilog_file_5711.v:2:305-307: syntax error at token "end"
3_gram_verilog_file_5711.v:2:431: syntax error at token "("
3_gram_verilog_file_5711.v:2:484-492: syntax error at token "endmodule"

3_gram_verilog_file_5721.v: 3_gram_verilog_file_5721.v:2:413-417: syntax error at token "logic"
3_gram_verilog_file_5721.v:2:497-505: syntax error at token "endmodule"

3_gram_verilog_file_5733.v: 3_gram_verilog_file_5733.v:2:145-149: syntax error at token "logic"
3_gram_verilog_file_5733.v:2:386: syntax error at token "("
3_gram_verilog_file_5733.v:2:537-542: syntax error at token "assign"
3_gram_verilog_file_5733.v:2:667-675: syntax error at token "endmodule"

3_gram_verilog_file_5746.v: 3_gram_verilog_file_5746.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_5746.v:3:429-437: syntax error at token "endmodule"

3_gram_verilog_file_5748.v: 3_gram_verilog_file_5748.v:2:147-151: syntax error at token "logic"
3_gram_verilog_file_5748.v:2:775-780: syntax error at token "assign"
3_gram_verilog_file_5748.v:2:833-841: syntax error at token "endmodule"

3_gram_verilog_file_5748.v: 3_gram_verilog_file_5748.v:2:583-587: syntax error at token "logic"
3_gram_verilog_file_5748.v:2:764: syntax error at token "("
3_gram_verilog_file_5748.v:2:815-823: syntax error at token "endmodule"

3_gram_verilog_file_5749.v: 3_gram_verilog_file_5749.v:2:145-149: syntax error at token "logic"
3_gram_verilog_file_5749.v:2:531-536: syntax error at token "assign"
3_gram_verilog_file_5749.v:2:554-562: syntax error at token "endmodule"

3_gram_verilog_file_5754.v: 3_gram_verilog_file_5754.v:3:43-47: syntax error at token "logic"
3_gram_verilog_file_5754.v:3:399-404: syntax error at token "assign"
3_gram_verilog_file_5754.v:3:425-433: syntax error at token "endmodule"

3_gram_verilog_file_5770.v: 3_gram_verilog_file_5770.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_5770.v:3:452-460: syntax error at token "endmodule"

3_gram_verilog_file_5774.v: 3_gram_verilog_file_5774.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_5774.v:2:556-561: syntax error at token "always"
3_gram_verilog_file_5774.v:2:651-652: syntax error at token "<="
3_gram_verilog_file_5774.v:2:683-684: syntax error at token "<="
3_gram_verilog_file_5774.v:2:696-698: syntax error at token "end"

3_gram_verilog_file_5775.v: 3_gram_verilog_file_5775.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_5775.v:2:150: syntax error at token "("
3_gram_verilog_file_5775.v:2:234: syntax error at token "("
3_gram_verilog_file_5775.v:2:346-351: syntax error at token "assign"
3_gram_verilog_file_5775.v:2:373-381: syntax error at token "endmodule"

3_gram_verilog_file_5795.v: 3_gram_verilog_file_5795.v:3:98-102: syntax error at token "logic"
3_gram_verilog_file_5795.v:3:166-171: syntax error at token "assign"
3_gram_verilog_file_5795.v:3:247-255: syntax error at token "endmodule"

3_gram_verilog_file_5807.v: 3_gram_verilog_file_5807.v:3:70-74: syntax error at token "logic"
3_gram_verilog_file_5807.v:3:240-248: syntax error at token "endmodule"

3_gram_verilog_file_5812.v: 3_gram_verilog_file_5812.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_5812.v:2:692-700: syntax error at token "endmodule"

3_gram_verilog_file_5826.v: 3_gram_verilog_file_5826.v:3:102-106: syntax error at token "logic"
3_gram_verilog_file_5826.v:3:380: syntax error at token "("
3_gram_verilog_file_5826.v:3:402-407: syntax error at token "assign"
3_gram_verilog_file_5826.v:3:480-488: syntax error at token "endmodule"

3_gram_verilog_file_5847.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3497693627
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_5848.v: 3_gram_verilog_file_5848.v:6:368-372: syntax error at token "logic"
3_gram_verilog_file_5848.v:6:549-554: syntax error at token "always"
3_gram_verilog_file_5848.v:6:601-609: syntax error at token "endmodule"

3_gram_verilog_file_5883.v: 3_gram_verilog_file_5883.v:3:130-134: syntax error at token "logic"
3_gram_verilog_file_5883.v:3:800: syntax error at token "("
3_gram_verilog_file_5883.v:3:908-913: syntax error at token "assign"
3_gram_verilog_file_5883.v:3:932-937: syntax error at token "always"
3_gram_verilog_file_5883.v:3:949-954: syntax error at token "assign"
3_gram_verilog_file_5883.v:3:976-981: syntax error at token "assign"
3_gram_verilog_file_5883.v:3:1026: syntax error at token "("
3_gram_verilog_file_5883.v:3:1064-1072: syntax error at token "endmodule"

3_gram_verilog_file_5901.v: 3_gram_verilog_file_5901.v:2:285-289: syntax error at token "logic"
3_gram_verilog_file_5901.v:2:319: syntax error at token "("
3_gram_verilog_file_5901.v:2:349-357: syntax error at token "endmodule"

3_gram_verilog_file_5911.v: 3_gram_verilog_file_5911.v:2:82-86: syntax error at token "logic"
3_gram_verilog_file_5911.v:2:107: syntax error at token "("
3_gram_verilog_file_5911.v:2:203-208: syntax error at token "assign"
3_gram_verilog_file_5911.v:2:226-231: syntax error at token "assign"
3_gram_verilog_file_5911.v:2:287-295: syntax error at token "endmodule"

3_gram_verilog_file_5926.v: 3_gram_verilog_file_5926.v:2:58-62: syntax error at token "logic"
3_gram_verilog_file_5926.v:2:198-203: syntax error at token "assign"
3_gram_verilog_file_5926.v:2:224-232: syntax error at token "endmodule"

3_gram_verilog_file_5944.v: 3_gram_verilog_file_5944.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_5944.v:2:95-103: syntax error at token "endmodule"

3_gram_verilog_file_5945.v: 3_gram_verilog_file_5945.v:3:407-411: syntax error at token "logic"
3_gram_verilog_file_5945.v:3:886: syntax error at token "("
3_gram_verilog_file_5945.v:3:960-968: syntax error at token "endmodule"

3_gram_verilog_file_5946.v: 3_gram_verilog_file_5946.v:2:258-262: syntax error at token "logic"
3_gram_verilog_file_5946.v:2:414-419: syntax error at token "assign"
3_gram_verilog_file_5946.v:2:442-450: syntax error at token "endmodule"

3_gram_verilog_file_5989.v: 3_gram_verilog_file_5989.v:2:91-95: syntax error at token "logic"
3_gram_verilog_file_5989.v:2:338-343: syntax error at token "assign"
3_gram_verilog_file_5989.v:2:378-386: syntax error at token "endmodule"

3_gram_verilog_file_5995.v: 3_gram_verilog_file_5995.v:2:218-222: syntax error at token "logic"
3_gram_verilog_file_5995.v:2:372: syntax error at token "("
3_gram_verilog_file_5995.v:2:479-484: syntax error at token "assign"
3_gram_verilog_file_5995.v:2:506-511: syntax error at token "assign"
3_gram_verilog_file_5995.v:2:530-538: syntax error at token "endmodule"

3_gram_verilog_file_6002.v: 3_gram_verilog_file_6002.v:2:304-308: syntax error at token "logic"
3_gram_verilog_file_6002.v:2:869: syntax error at token "("
3_gram_verilog_file_6002.v:2:1022-1027: syntax error at token "assign"
3_gram_verilog_file_6002.v:2:1113: syntax error at token "("
3_gram_verilog_file_6002.v:2:1379-1387: syntax error at token "endmodule"

3_gram_verilog_file_6008.v: 3_gram_verilog_file_6008.v:2:119-123: syntax error at token "logic"
3_gram_verilog_file_6008.v:2:273-278: syntax error at token "assign"
3_gram_verilog_file_6008.v:2:296-304: syntax error at token "endmodule"

3_gram_verilog_file_6016.v: 3_gram_verilog_file_6016.v:2:312-316: syntax error at token "logic"
3_gram_verilog_file_6016.v:2:601-609: syntax error at token "endmodule"

3_gram_verilog_file_6025.v: 3_gram_verilog_file_6025.v:3:229-233: syntax error at token "logic"
3_gram_verilog_file_6025.v:3:349-354: syntax error at token "assign"
3_gram_verilog_file_6025.v:3:397: syntax error at token "("
3_gram_verilog_file_6025.v:3:556: syntax error at token "("
3_gram_verilog_file_6025.v:3:628-636: syntax error at token "endmodule"

3_gram_verilog_file_6026.v: 3_gram_verilog_file_6026.v:2:198-202: syntax error at token "logic"
3_gram_verilog_file_6026.v:2:241: syntax error at token "("
3_gram_verilog_file_6026.v:2:274-279: syntax error at token "always"
3_gram_verilog_file_6026.v:2:333-335: syntax error at token "end"
3_gram_verilog_file_6026.v:2:378: syntax error at token "("
3_gram_verilog_file_6026.v:2:390-395: syntax error at token "assign"
3_gram_verilog_file_6026.v:2:441-446: syntax error at token "always"
3_gram_verilog_file_6026.v:2:519-527: syntax error at token "endmodule"

3_gram_verilog_file_6031.v: 3_gram_verilog_file_6031.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_6031.v:2:147-152: syntax error at token "assign"
3_gram_verilog_file_6031.v:2:186-191: syntax error at token "assign"
3_gram_verilog_file_6031.v:2:209-217: syntax error at token "endmodule"

3_gram_verilog_file_6031.v: 3_gram_verilog_file_6031.v:2:191-195: syntax error at token "logic"
3_gram_verilog_file_6031.v:2:368-373: syntax error at token "assign"
3_gram_verilog_file_6031.v:2:401-406: syntax error at token "assign"
3_gram_verilog_file_6031.v:2:424-432: syntax error at token "endmodule"

3_gram_verilog_file_6031.v: 3_gram_verilog_file_6031.v:3:551-555: syntax error at token "logic"
3_gram_verilog_file_6031.v:3:708-713: syntax error at token "assign"
3_gram_verilog_file_6031.v:3:732-740: syntax error at token "endmodule"

3_gram_verilog_file_6031.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1376125747
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6036.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 52608650
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6037.v: 3_gram_verilog_file_6037.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_6037.v:2:264-272: syntax error at token "endmodule"

3_gram_verilog_file_6046.v: 3_gram_verilog_file_6046.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_6046.v:2:152-157: syntax error at token "assign"
3_gram_verilog_file_6046.v:2:178-183: syntax error at token "assign"
3_gram_verilog_file_6046.v:2:226: syntax error at token "("
3_gram_verilog_file_6046.v:2:250-258: syntax error at token "endmodule"

3_gram_verilog_file_6059.v: 3_gram_verilog_file_6059.v:3:270-274: syntax error at token "logic"
3_gram_verilog_file_6059.v:3:452-457: syntax error at token "assign"
3_gram_verilog_file_6059.v:3:501-506: syntax error at token "assign"
3_gram_verilog_file_6059.v:3:547-552: syntax error at token "assign"
3_gram_verilog_file_6059.v:3:583-588: syntax error at token "assign"
3_gram_verilog_file_6059.v:3:650-658: syntax error at token "endmodule"

3_gram_verilog_file_6070.v: 3_gram_verilog_file_6070.v:2:61-65: syntax error at token "logic"
3_gram_verilog_file_6070.v:2:347-352: syntax error at token "assign"
3_gram_verilog_file_6070.v:2:374-382: syntax error at token "endmodule"

3_gram_verilog_file_6074.v: 3_gram_verilog_file_6074.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_6074.v:2:174-182: syntax error at token "endmodule"

3_gram_verilog_file_6076.v: 3_gram_verilog_file_6076.v:2:322-325: syntax error at token "real"
3_gram_verilog_file_6076.v:2:392-397: syntax error at token "assign"
3_gram_verilog_file_6076.v:2:462-467: syntax error at token "assign"
3_gram_verilog_file_6076.v:2:488-493: syntax error at token "always"
3_gram_verilog_file_6076.v:2:543: syntax error at token "("
3_gram_verilog_file_6076.v:2:640-645: syntax error at token "assign"
3_gram_verilog_file_6076.v:2:707-712: syntax error at token "always"
3_gram_verilog_file_6076.v:2:782: syntax error at token "("
3_gram_verilog_file_6076.v:2:851: syntax error at token "("
3_gram_verilog_file_6076.v:2:943-951: syntax error at token "endmodule"

3_gram_verilog_file_6082.v: 3_gram_verilog_file_6082.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_6082.v:2:444-452: syntax error at token "endmodule"

3_gram_verilog_file_6089.v: 3_gram_verilog_file_6089.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_6089.v:2:289-297: syntax error at token "endmodule"

3_gram_verilog_file_6089.v: 3_gram_verilog_file_6089.v:6:53-57: syntax error at token "logic"
3_gram_verilog_file_6089.v:6:214: syntax error at token "("
3_gram_verilog_file_6089.v:6:277-282: syntax error at token "assign"
3_gram_verilog_file_6089.v:6:318-323: syntax error at token "always"
3_gram_verilog_file_6089.v:6:371-379: syntax error at token "endmodule"

3_gram_verilog_file_6098.v: 3_gram_verilog_file_6098.v:8:283-289: syntax error at token "supply0"
3_gram_verilog_file_6098.v:8:305-310: syntax error at token "assign"
3_gram_verilog_file_6098.v:8:376-384: syntax error at token "endmodule"

3_gram_verilog_file_6108.v: 3_gram_verilog_file_6108.v:3:215-219: syntax error at token "logic"
3_gram_verilog_file_6108.v:3:309-314: syntax error at token "assign"
3_gram_verilog_file_6108.v:3:333-341: syntax error at token "endmodule"

3_gram_verilog_file_6111.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:18-22:; problematic formatter output is
// Seed: 3476230399
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_6113.v: 3_gram_verilog_file_6113.v:2:172-176: syntax error at token "logic"
3_gram_verilog_file_6113.v:2:219-227: syntax error at token "endmodule"

3_gram_verilog_file_6118.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4042515295
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6118.v: 3_gram_verilog_file_6118.v:4:37-41: syntax error at token "logic"
3_gram_verilog_file_6118.v:4:85: syntax error at token "("
3_gram_verilog_file_6118.v:4:133-141: syntax error at token "endmodule"

3_gram_verilog_file_6126.v: 3_gram_verilog_file_6126.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_6126.v:3:142-147: syntax error at token "assign"
3_gram_verilog_file_6126.v:3:168-176: syntax error at token "endmodule"

3_gram_verilog_file_6148.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:41-45:; problematic formatter output is
// Seed: 2274319795
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_2 `default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6156.v: 3_gram_verilog_file_6156.v:2:177-181: syntax error at token "logic"
3_gram_verilog_file_6156.v:2:513-521: syntax error at token "endmodule"

3_gram_verilog_file_6168.v: 3_gram_verilog_file_6168.v:3:179-185: syntax error at token "integer"
3_gram_verilog_file_6168.v:3:336-344: syntax error at token "endmodule"

3_gram_verilog_file_6168.v: 3_gram_verilog_file_6168.v:2:173-177: syntax error at token "logic"
3_gram_verilog_file_6168.v:2:465-473: syntax error at token "endmodule"

3_gram_verilog_file_6181.v: 3_gram_verilog_file_6181.v:2:258-262: syntax error at token "logic"
3_gram_verilog_file_6181.v:2:699: syntax error at token "("
3_gram_verilog_file_6181.v:2:721-726: syntax error at token "always"
3_gram_verilog_file_6181.v:2:864-866: syntax error at token "end"
3_gram_verilog_file_6181.v:2:900-908: syntax error at token "endmodule"

3_gram_verilog_file_6210.v: 3_gram_verilog_file_6210.v:3:98-102: syntax error at token "logic"
3_gram_verilog_file_6210.v:3:150-158: syntax error at token "endmodule"
3_gram_verilog_file_6210.v:7:238-246: syntax error at token "endmodule"

3_gram_verilog_file_6219.v: 3_gram_verilog_file_6219.v:3:233-237: syntax error at token "logic"
3_gram_verilog_file_6219.v:3:253-258: syntax error at token "assign"
3_gram_verilog_file_6219.v:3:279-284: syntax error at token "assign"
3_gram_verilog_file_6219.v:3:319-327: syntax error at token "endmodule"

3_gram_verilog_file_6223.v: 3_gram_verilog_file_6223.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_6223.v:2:223-231: syntax error at token "endmodule"

3_gram_verilog_file_6232.v: 3_gram_verilog_file_6232.v:3:147-151: syntax error at token "logic"
3_gram_verilog_file_6232.v:3:407-415: syntax error at token "endmodule"

3_gram_verilog_file_6233.v: 3_gram_verilog_file_6233.v:3:263-267: syntax error at token "logic"
3_gram_verilog_file_6233.v:3:325-330: syntax error at token "assign"
3_gram_verilog_file_6233.v:3:365: syntax error at token "("
3_gram_verilog_file_6233.v:3:392-397: syntax error at token "assign"
3_gram_verilog_file_6233.v:3:442-450: syntax error at token "endmodule"

3_gram_verilog_file_6249.v: 3_gram_verilog_file_6249.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_6249.v:2:71-79: syntax error at token "endmodule"

3_gram_verilog_file_6295.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 4:18-22:; problematic formatter output is
// Seed: 421073476
`timescale 1ps / 1 ps
`define pp_2 0
`default_nettype `pp_2
`define pp_3 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  assign id_1 = (1);
  assign id_2 = 1;
  logic id_2;
  logic id_3;
  assign id_3 = 1 - 1;
endmodule
<<EOF>>
3_gram_verilog_file_6302.v: 3_gram_verilog_file_6302.v:3:68-72: syntax error at token "logic"
3_gram_verilog_file_6302.v:3:168: syntax error at token "("
3_gram_verilog_file_6302.v:3:437-442: syntax error at token "always"
3_gram_verilog_file_6302.v:3:454-462: syntax error at token "endmodule"

3_gram_verilog_file_6307.v: 3_gram_verilog_file_6307.v:3:375-381: syntax error at token "integer"
3_gram_verilog_file_6307.v:3:870-878: syntax error at token "endmodule"

3_gram_verilog_file_6323.v: 3_gram_verilog_file_6323.v:5:53-57: syntax error at token "logic"
3_gram_verilog_file_6323.v:5:283: syntax error at token "("
3_gram_verilog_file_6323.v:5:321-326: syntax error at token "always"
3_gram_verilog_file_6323.v:5:363: syntax error at token "("
3_gram_verilog_file_6323.v:5:449-457: syntax error at token "endmodule"

3_gram_verilog_file_6324.v: 3_gram_verilog_file_6324.v:2:87-91: syntax error at token "logic"
3_gram_verilog_file_6324.v:2:228-233: syntax error at token "always"
3_gram_verilog_file_6324.v:2:287-292: syntax error at token "assign"
3_gram_verilog_file_6324.v:2:341-346: syntax error at token "assign"
3_gram_verilog_file_6324.v:2:373-381: syntax error at token "endmodule"

3_gram_verilog_file_6338.v: 3_gram_verilog_file_6338.v:4:133-137: syntax error at token "logic"
3_gram_verilog_file_6338.v:4:393-398: syntax error at token "assign"
3_gram_verilog_file_6338.v:4:421-429: syntax error at token "endmodule"

3_gram_verilog_file_6341.v: 3_gram_verilog_file_6341.v:3:220-224: syntax error at token "logic"
3_gram_verilog_file_6341.v:3:298-303: syntax error at token "assign"
3_gram_verilog_file_6341.v:3:322-330: syntax error at token "endmodule"

3_gram_verilog_file_6352.v: 3_gram_verilog_file_6352.v:2:91-95: syntax error at token "logic"
3_gram_verilog_file_6352.v:2:381: syntax error at token "("
3_gram_verilog_file_6352.v:2:426: syntax error at token "("
3_gram_verilog_file_6352.v:2:473: syntax error at token "("
3_gram_verilog_file_6352.v:2:691-696: syntax error at token "assign"
3_gram_verilog_file_6352.v:2:730-738: syntax error at token "endmodule"

3_gram_verilog_file_6355.v: 3_gram_verilog_file_6355.v:2:697-701: syntax error at token "logic"
3_gram_verilog_file_6355.v:2:793-800: syntax error at token "generate"
3_gram_verilog_file_6355.v:2:821-831: syntax error at token "endgenerate"

3_gram_verilog_file_6357.v: 3_gram_verilog_file_6357.v:5:272-276: syntax error at token "logic"
3_gram_verilog_file_6357.v:5:309-313: syntax error at token "rpmos"
3_gram_verilog_file_6357.v:5:349-357: syntax error at token "endmodule"

3_gram_verilog_file_6357.v: 3_gram_verilog_file_6357.v:2:188-192: syntax error at token "logic"
3_gram_verilog_file_6357.v:2:307-315: syntax error at token "endmodule"

3_gram_verilog_file_6374.v: 3_gram_verilog_file_6374.v:2:113-117: syntax error at token "logic"
3_gram_verilog_file_6374.v:2:132-137: syntax error at token "always"
3_gram_verilog_file_6374.v:2:184-186: syntax error at token "end"

3_gram_verilog_file_6375.v: 3_gram_verilog_file_6375.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_6375.v:3:148: syntax error at token "("
3_gram_verilog_file_6375.v:3:172-180: syntax error at token "endmodule"

3_gram_verilog_file_6379.v: 3_gram_verilog_file_6379.v:3:59-63: syntax error at token "logic"
3_gram_verilog_file_6379.v:3:378-383: syntax error at token "always"
3_gram_verilog_file_6379.v:3:410-418: syntax error at token "endmodule"

3_gram_verilog_file_6383.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:40-44:; problematic formatter output is
// Seed: 3668494204
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1 ps `default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6392.v: 3_gram_verilog_file_6392.v:2:71-75: syntax error at token "logic"
3_gram_verilog_file_6392.v:2:153-161: syntax error at token "endmodule"

3_gram_verilog_file_6392.v: 3_gram_verilog_file_6392.v:3:82-86: syntax error at token "logic"
3_gram_verilog_file_6392.v:3:107: syntax error at token "("
3_gram_verilog_file_6392.v:3:184: syntax error at token "("
3_gram_verilog_file_6392.v:3:269-274: syntax error at token "assign"
3_gram_verilog_file_6392.v:3:307-315: syntax error at token "endmodule"

3_gram_verilog_file_6398.v: 3_gram_verilog_file_6398.v:2:87-91: syntax error at token "logic"
3_gram_verilog_file_6398.v:2:321-326: syntax error at token "always"
3_gram_verilog_file_6398.v:2:395-397: syntax error at token "end"
3_gram_verilog_file_6398.v:2:491-496: syntax error at token "assign"
3_gram_verilog_file_6398.v:2:531: syntax error at token "("
3_gram_verilog_file_6398.v:2:583-588: syntax error at token "assign"
3_gram_verilog_file_6398.v:2:669-677: syntax error at token "endmodule"

3_gram_verilog_file_6404.v: 3_gram_verilog_file_6404.v:2:103-107: syntax error at token "logic"
3_gram_verilog_file_6404.v:2:378: syntax error at token "("
3_gram_verilog_file_6404.v:2:474-479: syntax error at token "assign"
3_gram_verilog_file_6404.v:2:518-526: syntax error at token "endmodule"

3_gram_verilog_file_6431.v: 3_gram_verilog_file_6431.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_6431.v:2:307-315: syntax error at token "endmodule"

3_gram_verilog_file_6444.v: 3_gram_verilog_file_6444.v:6:335-336: syntax error at token "\'"

3_gram_verilog_file_6462.v: 3_gram_verilog_file_6462.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_6462.v:2:250: syntax error at token "("
3_gram_verilog_file_6462.v:2:405-413: syntax error at token "endmodule"

3_gram_verilog_file_6473.v: 3_gram_verilog_file_6473.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_6473.v:2:78-83: syntax error at token "always"
3_gram_verilog_file_6473.v:2:139-142: syntax error at token "else"
3_gram_verilog_file_6473.v:2:173-174: syntax error at token "<="
3_gram_verilog_file_6473.v:2:206: syntax error at token "("
3_gram_verilog_file_6473.v:2:221-223: syntax error at token "end"
3_gram_verilog_file_6473.v:2:242-247: syntax error at token "assign"
3_gram_verilog_file_6473.v:2:290-295: syntax error at token "assign"
3_gram_verilog_file_6473.v:2:313-321: syntax error at token "endmodule"

3_gram_verilog_file_6502.v: 3_gram_verilog_file_6502.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_6502.v:2:294: syntax error at token "("
3_gram_verilog_file_6502.v:2:339-347: syntax error at token "endmodule"

3_gram_verilog_file_6524.v: 3_gram_verilog_file_6524.v:2:467-471: syntax error at token "logic"
3_gram_verilog_file_6524.v:2:522-527: syntax error at token "always"
3_gram_verilog_file_6524.v:2:612-620: syntax error at token "endmodule"

3_gram_verilog_file_6548.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:39-43:; problematic formatter output is
// Seed: 229736391
`define pp_0 0
`timescale 1ps / 1ps `default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6551.v: 3_gram_verilog_file_6551.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_6551.v:2:180-185: syntax error at token "always"
3_gram_verilog_file_6551.v:2:234-239: syntax error at token "assign"
3_gram_verilog_file_6551.v:2:260-265: syntax error at token "always"
3_gram_verilog_file_6551.v:2:501-506: syntax error at token "assign"
3_gram_verilog_file_6551.v:2:545-550: syntax error at token "always"
3_gram_verilog_file_6551.v:2:615-617: syntax error at token "end"
3_gram_verilog_file_6551.v:2:637-642: syntax error at token "assign"
3_gram_verilog_file_6551.v:2:680: syntax error at token "("
3_gram_verilog_file_6551.v:2:745-753: syntax error at token "endmodule"

3_gram_verilog_file_6562.v: 3_gram_verilog_file_6562.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_6562.v:2:313-320: syntax error at token "defparam"
3_gram_verilog_file_6562.v:2:352-357: syntax error at token "always"
3_gram_verilog_file_6562.v:2:438-443: syntax error at token "always"
3_gram_verilog_file_6562.v:2:542-550: syntax error at token "endmodule"

3_gram_verilog_file_6564.v: 3_gram_verilog_file_6564.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_6564.v:3:97-105: syntax error at token "endmodule"

3_gram_verilog_file_6574.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 917189467
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_6578.v: 3_gram_verilog_file_6578.v:2:135-139: syntax error at token "logic"
3_gram_verilog_file_6578.v:2:261-269: syntax error at token "endmodule"

3_gram_verilog_file_6588.v: 3_gram_verilog_file_6588.v:2:427-431: syntax error at token "logic"
3_gram_verilog_file_6588.v:2:713-718: syntax error at token "assign"
3_gram_verilog_file_6588.v:2:765: syntax error at token "("
3_gram_verilog_file_6588.v:2:800-808: syntax error at token "endmodule"

3_gram_verilog_file_6593.v: 3_gram_verilog_file_6593.v:2:744-748: syntax error at token "logic"

3_gram_verilog_file_6598.v: 3_gram_verilog_file_6598.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_6598.v:3:103-111: syntax error at token "endmodule"

3_gram_verilog_file_6599.v: 3_gram_verilog_file_6599.v:2:378-382: syntax error at token "logic"
3_gram_verilog_file_6599.v:2:498-506: syntax error at token "endmodule"

3_gram_verilog_file_6610.v: 3_gram_verilog_file_6610.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_6610.v:2:295-303: syntax error at token "endmodule"

3_gram_verilog_file_6635.v: 3_gram_verilog_file_6635.v:3:140-144: syntax error at token "logic"
3_gram_verilog_file_6635.v:3:306-311: syntax error at token "always"
3_gram_verilog_file_6635.v:3:341-349: syntax error at token "endmodule"

3_gram_verilog_file_6641.v: 3_gram_verilog_file_6641.v:2:452: syntax error at token "#"

3_gram_verilog_file_6646.v: 3_gram_verilog_file_6646.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_6646.v:2:166: syntax error at token "("
3_gram_verilog_file_6646.v:2:234-242: syntax error at token "endmodule"

3_gram_verilog_file_6666.v: 3_gram_verilog_file_6666.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_6666.v:2:294-302: syntax error at token "endmodule"

3_gram_verilog_file_6669.v: 3_gram_verilog_file_6669.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_6669.v:2:251-259: syntax error at token "endmodule"

3_gram_verilog_file_6682.v: 3_gram_verilog_file_6682.v:2:187-191: syntax error at token "logic"
3_gram_verilog_file_6682.v:2:315: syntax error at token "("
3_gram_verilog_file_6682.v:2:373: syntax error at token "("
3_gram_verilog_file_6682.v:2:529: syntax error at token "("
3_gram_verilog_file_6682.v:2:553-561: syntax error at token "endmodule"

3_gram_verilog_file_6700.v: 3_gram_verilog_file_6700.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_6700.v:2:504-512: syntax error at token "endmodule"

3_gram_verilog_file_6700.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1953168309
`define pp_0 0
`default_nettype wire
`define pp_1 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6701.v: 3_gram_verilog_file_6701.v:2:122-126: syntax error at token "logic"
3_gram_verilog_file_6701.v:2:141-146: syntax error at token "assign"
3_gram_verilog_file_6701.v:2:164-169: syntax error at token "assign"
3_gram_verilog_file_6701.v:2:190-195: syntax error at token "assign"
3_gram_verilog_file_6701.v:2:223: syntax error at token "("
3_gram_verilog_file_6701.v:2:325-330: syntax error at token "assign"
3_gram_verilog_file_6701.v:2:380-388: syntax error at token "endmodule"

3_gram_verilog_file_6702.v: 3_gram_verilog_file_6702.v:3:52-58: syntax error at token "integer"
3_gram_verilog_file_6702.v:3:293-301: syntax error at token "endmodule"

3_gram_verilog_file_6714.v: 3_gram_verilog_file_6714.v:2:115-119: syntax error at token "logic"
3_gram_verilog_file_6714.v:2:235-240: syntax error at token "assign"
3_gram_verilog_file_6714.v:2:261-269: syntax error at token "endmodule"

3_gram_verilog_file_6719.v: 3_gram_verilog_file_6719.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_6719.v:2:164-172: syntax error at token "endmodule"

3_gram_verilog_file_6722.v: 3_gram_verilog_file_6722.v:2:236-240: syntax error at token "logic"
3_gram_verilog_file_6722.v:2:269: syntax error at token "("
3_gram_verilog_file_6722.v:2:358-366: syntax error at token "endmodule"

3_gram_verilog_file_6725.v: 3_gram_verilog_file_6725.v:3:167-173: syntax error at token "integer"
3_gram_verilog_file_6725.v:3:391: syntax error at token "("
3_gram_verilog_file_6725.v:3:471-476: syntax error at token "assign"
3_gram_verilog_file_6725.v:3:529-534: syntax error at token "always"
3_gram_verilog_file_6725.v:3:579: syntax error at token "("
3_gram_verilog_file_6725.v:3:857-865: syntax error at token "endmodule"

3_gram_verilog_file_6729.v: 3_gram_verilog_file_6729.v:3:140-143: syntax error at token "wand"
3_gram_verilog_file_6729.v:3:379: syntax error at token "("
3_gram_verilog_file_6729.v:3:489-494: syntax error at token "assign"
3_gram_verilog_file_6729.v:3:523: syntax error at token "("
3_gram_verilog_file_6729.v:3:541-549: syntax error at token "endmodule"

3_gram_verilog_file_6734.v: 3_gram_verilog_file_6734.v:2:133-139: syntax error at token "supply1"
3_gram_verilog_file_6734.v:2:218-223: syntax error at token "always"
3_gram_verilog_file_6734.v:2:287-289: syntax error at token "end"
3_gram_verilog_file_6734.v:2:325: syntax error at token "("
3_gram_verilog_file_6734.v:2:409: syntax error at token "("
3_gram_verilog_file_6734.v:2:488: syntax error at token "("
3_gram_verilog_file_6734.v:2:530-538: syntax error at token "endmodule"

3_gram_verilog_file_6750.v: 3_gram_verilog_file_6750.v:2:75-79: syntax error at token "logic"
3_gram_verilog_file_6750.v:2:166-171: syntax error at token "assign"
3_gram_verilog_file_6750.v:2:189-194: syntax error at token "pullup"
3_gram_verilog_file_6750.v:2:247: syntax error at token "("
3_gram_verilog_file_6750.v:2:271-279: syntax error at token "endmodule"

3_gram_verilog_file_6757.v: 3_gram_verilog_file_6757.v:2:92-96: syntax error at token "logic"
3_gram_verilog_file_6757.v:2:472: syntax error at token "("
3_gram_verilog_file_6757.v:2:494-502: syntax error at token "endmodule"

3_gram_verilog_file_6763.v: 3_gram_verilog_file_6763.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_6763.v:3:592-600: syntax error at token "endmodule"

3_gram_verilog_file_6770.v: 3_gram_verilog_file_6770.v:2:134-136: syntax error at token "wor"
3_gram_verilog_file_6770.v:2:214-219: syntax error at token "assign"
3_gram_verilog_file_6770.v:2:261: syntax error at token "("
3_gram_verilog_file_6770.v:2:299: syntax error at token "("
3_gram_verilog_file_6770.v:2:378: syntax error at token "("
3_gram_verilog_file_6770.v:2:435-443: syntax error at token "endmodule"

3_gram_verilog_file_6791.v: 3_gram_verilog_file_6791.v:3:664-668: syntax error at token "logic"
3_gram_verilog_file_6791.v:3:945: syntax error at token "("
3_gram_verilog_file_6791.v:3:996: syntax error at token "("
3_gram_verilog_file_6791.v:3:1168-1176: syntax error at token "endmodule"

3_gram_verilog_file_6801.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 938549810
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_6801.v: 3_gram_verilog_file_6801.v:2:58-62: syntax error at token "logic"
3_gram_verilog_file_6801.v:2:155-160: syntax error at token "always"
3_gram_verilog_file_6801.v:2:203-208: syntax error at token "assign"
3_gram_verilog_file_6801.v:2:229-234: syntax error at token "assign"
3_gram_verilog_file_6801.v:2:255-260: syntax error at token "always"
3_gram_verilog_file_6801.v:2:297-302: syntax error at token "assign"
3_gram_verilog_file_6801.v:2:320-325: syntax error at token "assign"
3_gram_verilog_file_6801.v:2:349-357: syntax error at token "endmodule"

3_gram_verilog_file_6810.v: 3_gram_verilog_file_6810.v:2:79-83: syntax error at token "logic"
3_gram_verilog_file_6810.v:2:661-666: syntax error at token "assign"
3_gram_verilog_file_6810.v:2:697-702: syntax error at token "assign"
3_gram_verilog_file_6810.v:2:757-765: syntax error at token "endmodule"

3_gram_verilog_file_6818.v: 3_gram_verilog_file_6818.v:4:108-112: syntax error at token "logic"
3_gram_verilog_file_6818.v:4:425-430: syntax error at token "assign"
3_gram_verilog_file_6818.v:4:452-460: syntax error at token "endmodule"

3_gram_verilog_file_6830.v: 3_gram_verilog_file_6830.v:3:94-98: syntax error at token "logic"
3_gram_verilog_file_6830.v:3:259-264: syntax error at token "assign"
3_gram_verilog_file_6830.v:3:285-293: syntax error at token "endmodule"

3_gram_verilog_file_6849.v: 3_gram_verilog_file_6849.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_6849.v:2:559-564: syntax error at token "assign"
3_gram_verilog_file_6849.v:2:586-594: syntax error at token "endmodule"

3_gram_verilog_file_6862.v: 3_gram_verilog_file_6862.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_6862.v:2:595-600: syntax error at token "assign"
3_gram_verilog_file_6862.v:2:622-627: syntax error at token "assign"
3_gram_verilog_file_6862.v:2:652: syntax error at token "("
3_gram_verilog_file_6862.v:2:664-672: syntax error at token "endmodule"

3_gram_verilog_file_6868.v: 3_gram_verilog_file_6868.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_6868.v:2:495: syntax error at token "("
3_gram_verilog_file_6868.v:2:561-566: syntax error at token "assign"
3_gram_verilog_file_6868.v:2:619-627: syntax error at token "endmodule"

3_gram_verilog_file_6869.v: 3_gram_verilog_file_6869.v:3:149-152: syntax error at token "tri0"
3_gram_verilog_file_6869.v:3:380-385: syntax error at token "always"
3_gram_verilog_file_6869.v:3:418-420: syntax error at token "end"
3_gram_verilog_file_6869.v:3:457-462: syntax error at token "assign"
3_gram_verilog_file_6869.v:3:484-489: syntax error at token "assign"
3_gram_verilog_file_6869.v:3:532-540: syntax error at token "endmodule"

3_gram_verilog_file_6879.v: 3_gram_verilog_file_6879.v:2:368-372: syntax error at token "logic"
3_gram_verilog_file_6879.v:2:1036-1041: syntax error at token "assign"
3_gram_verilog_file_6879.v:2:1064-1072: syntax error at token "endmodule"

3_gram_verilog_file_6891.v: 3_gram_verilog_file_6891.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_6891.v:2:161-166: syntax error at token "assign"
3_gram_verilog_file_6891.v:2:187-192: syntax error at token "assign"
3_gram_verilog_file_6891.v:2:210-218: syntax error at token "endmodule"

3_gram_verilog_file_6893.v: 3_gram_verilog_file_6893.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_6893.v:3:105-110: syntax error at token "always"
3_gram_verilog_file_6893.v:3:140-148: syntax error at token "endmodule"

3_gram_verilog_file_6897.v: 3_gram_verilog_file_6897.v:3:192-196: syntax error at token "logic"
3_gram_verilog_file_6897.v:3:443-448: syntax error at token "assign"
3_gram_verilog_file_6897.v:3:488-493: syntax error at token "always"
3_gram_verilog_file_6897.v:3:614-616: syntax error at token "end"

3_gram_verilog_file_6911.v: 3_gram_verilog_file_6911.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_6911.v:2:118-126: syntax error at token "endmodule"

3_gram_verilog_file_6912.v: 3_gram_verilog_file_6912.v:3:59-63: syntax error at token "logic"
3_gram_verilog_file_6912.v:3:148-153: syntax error at token "always"
3_gram_verilog_file_6912.v:3:203-208: syntax error at token "assign"
3_gram_verilog_file_6912.v:3:233: syntax error at token "("
3_gram_verilog_file_6912.v:3:275-283: syntax error at token "endmodule"

3_gram_verilog_file_6925.v: 3_gram_verilog_file_6925.v:2:125-131: syntax error at token "integer"
3_gram_verilog_file_6925.v:2:499: syntax error at token "("
3_gram_verilog_file_6925.v:2:548-556: syntax error at token "endmodule"

3_gram_verilog_file_6926.v: 3_gram_verilog_file_6926.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_6926.v:3:471-476: syntax error at token "assign"
3_gram_verilog_file_6926.v:3:494-502: syntax error at token "endmodule"

3_gram_verilog_file_6974.v: 3_gram_verilog_file_6974.v:2:278-282: syntax error at token "logic"
3_gram_verilog_file_6974.v:2:312: syntax error at token "("
3_gram_verilog_file_6974.v:2:451-459: syntax error at token "endmodule"

3_gram_verilog_file_6981.v: 3_gram_verilog_file_6981.v:2:588-592: syntax error at token "logic"
3_gram_verilog_file_6981.v:2:852-857: syntax error at token "assign"
3_gram_verilog_file_6981.v:2:879-887: syntax error at token "endmodule"

3_gram_verilog_file_6989.v: 3_gram_verilog_file_6989.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_6989.v:2:251: syntax error at token "("
3_gram_verilog_file_6989.v:2:386-391: syntax error at token "assign"
3_gram_verilog_file_6989.v:2:429-437: syntax error at token "endmodule"

3_gram_verilog_file_7033.v: 3_gram_verilog_file_7033.v:2:139-143: syntax error at token "logic"
3_gram_verilog_file_7033.v:2:198-206: syntax error at token "endmodule"

3_gram_verilog_file_7052.v: 3_gram_verilog_file_7052.v:8:70-74: syntax error at token "logic"
3_gram_verilog_file_7052.v:8:288-296: syntax error at token "endmodule"

3_gram_verilog_file_7065.v: 3_gram_verilog_file_7065.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_7065.v:2:104-109: syntax error at token "assign"
3_gram_verilog_file_7065.v:2:127-135: syntax error at token "endmodule"

3_gram_verilog_file_7093.v: 3_gram_verilog_file_7093.v:4:77-81: syntax error at token "logic"
3_gram_verilog_file_7093.v:4:193-198: syntax error at token "assign"
3_gram_verilog_file_7093.v:4:219-224: syntax error at token "assign"
3_gram_verilog_file_7093.v:4:284-289: syntax error at token "assign"
3_gram_verilog_file_7093.v:4:441-446: syntax error at token "assign"
3_gram_verilog_file_7093.v:4:467-475: syntax error at token "endmodule"

3_gram_verilog_file_7111.v: 3_gram_verilog_file_7111.v:3:126-130: syntax error at token "logic"
3_gram_verilog_file_7111.v:3:313-318: syntax error at token "always"
3_gram_verilog_file_7111.v:3:403-408: syntax error at token "assign"
3_gram_verilog_file_7111.v:3:433-441: syntax error at token "endmodule"

3_gram_verilog_file_7117.v: 3_gram_verilog_file_7117.v:2:165-169: syntax error at token "logic"
3_gram_verilog_file_7117.v:2:324: syntax error at token "("
3_gram_verilog_file_7117.v:2:367: syntax error at token "("
3_gram_verilog_file_7117.v:2:474: syntax error at token "("
3_gram_verilog_file_7117.v:2:541-549: syntax error at token "endmodule"

3_gram_verilog_file_7131.v: 3_gram_verilog_file_7131.v:2:119-123: syntax error at token "logic"
3_gram_verilog_file_7131.v:2:278-286: syntax error at token "endmodule"

3_gram_verilog_file_7143.v: 3_gram_verilog_file_7143.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_7143.v:2:183-188: syntax error at token "assign"
3_gram_verilog_file_7143.v:2:225-233: syntax error at token "endmodule"

3_gram_verilog_file_7154.v: 3_gram_verilog_file_7154.v:2:148-152: syntax error at token "logic"
3_gram_verilog_file_7154.v:2:206-211: syntax error at token "assign"
3_gram_verilog_file_7154.v:2:232-237: syntax error at token "assign"
3_gram_verilog_file_7154.v:2:258-266: syntax error at token "endmodule"

3_gram_verilog_file_7169.v: 3_gram_verilog_file_7169.v:2:199-203: syntax error at token "logic"
3_gram_verilog_file_7169.v:2:303: syntax error at token "("
3_gram_verilog_file_7169.v:2:392: syntax error at token "("
3_gram_verilog_file_7169.v:2:441-449: syntax error at token "endmodule"

3_gram_verilog_file_7174.v: 3_gram_verilog_file_7174.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_7174.v:3:129-134: syntax error at token "assign"
3_gram_verilog_file_7174.v:3:164-172: syntax error at token "endmodule"

3_gram_verilog_file_7176.v: 3_gram_verilog_file_7176.v:5:86-90: syntax error at token "logic"
3_gram_verilog_file_7176.v:5:378-383: syntax error at token "assign"
3_gram_verilog_file_7176.v:5:413-421: syntax error at token "endmodule"

3_gram_verilog_file_7180.v: 3_gram_verilog_file_7180.v:3:406-410: syntax error at token "logic"
3_gram_verilog_file_7180.v:3:516-524: syntax error at token "endmodule"

3_gram_verilog_file_7181.v: 3_gram_verilog_file_7181.v:2:100-104: syntax error at token "logic"
3_gram_verilog_file_7181.v:2:210-218: syntax error at token "endmodule"

3_gram_verilog_file_7198.v: 3_gram_verilog_file_7198.v:3:786-790: syntax error at token "logic"
3_gram_verilog_file_7198.v:3:806-811: syntax error at token "always"
3_gram_verilog_file_7198.v:3:874-879: syntax error at token "assign"
3_gram_verilog_file_7198.v:3:901-906: syntax error at token "assign"
3_gram_verilog_file_7198.v:3:954-962: syntax error at token "endmodule"

3_gram_verilog_file_7200.v: 3_gram_verilog_file_7200.v:2:374-378: syntax error at token "logic"
3_gram_verilog_file_7200.v:2:631: syntax error at token "("
3_gram_verilog_file_7200.v:2:747-752: syntax error at token "assign"
3_gram_verilog_file_7200.v:2:808-816: syntax error at token "endmodule"

3_gram_verilog_file_7210.v: 3_gram_verilog_file_7210.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_7210.v:2:582-587: syntax error at token "assign"
3_gram_verilog_file_7210.v:2:626-634: syntax error at token "endmodule"

3_gram_verilog_file_7216.v: 3_gram_verilog_file_7216.v:3:373-377: syntax error at token "logic"
3_gram_verilog_file_7216.v:3:410-415: syntax error at token "assign"
3_gram_verilog_file_7216.v:3:504-509: syntax error at token "assign"
3_gram_verilog_file_7216.v:3:536-541: syntax error at token "always"
3_gram_verilog_file_7216.v:3:603-605: syntax error at token "end"
3_gram_verilog_file_7216.v:3:669-674: syntax error at token "assign"
3_gram_verilog_file_7216.v:3:704: syntax error at token "("
3_gram_verilog_file_7216.v:3:771-779: syntax error at token "endmodule"

3_gram_verilog_file_7220.v: 3_gram_verilog_file_7220.v:4:36-40: syntax error at token "logic"
3_gram_verilog_file_7220.v:4:262-267: syntax error at token "assign"
3_gram_verilog_file_7220.v:4:288-296: syntax error at token "endmodule"

3_gram_verilog_file_7222.v: 3_gram_verilog_file_7222.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_7222.v:2:230-238: syntax error at token "endmodule"

3_gram_verilog_file_7222.v: 3_gram_verilog_file_7222.v:2:317-321: syntax error at token "logic"
3_gram_verilog_file_7222.v:2:1482-1490: syntax error at token "endmodule"

3_gram_verilog_file_7223.v: 3_gram_verilog_file_7223.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_7223.v:2:377-385: syntax error at token "endmodule"

3_gram_verilog_file_7236.v: 3_gram_verilog_file_7236.v:2:288-294: syntax error at token "integer"
3_gram_verilog_file_7236.v:2:409: syntax error at token "("
3_gram_verilog_file_7236.v:2:485: syntax error at token "("
3_gram_verilog_file_7236.v:2:574-582: syntax error at token "endmodule"

3_gram_verilog_file_7238.v: 3_gram_verilog_file_7238.v:2:154-158: syntax error at token "logic"
3_gram_verilog_file_7238.v:2:299-307: syntax error at token "endmodule"

3_gram_verilog_file_7241.v: 3_gram_verilog_file_7241.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_7241.v:3:260: syntax error at token "("
3_gram_verilog_file_7241.v:3:380: syntax error at token "("
3_gram_verilog_file_7241.v:3:428-436: syntax error at token "endmodule"

3_gram_verilog_file_7242.v: 3_gram_verilog_file_7242.v:2:194-198: syntax error at token "logic"
3_gram_verilog_file_7242.v:2:259: syntax error at token "("
3_gram_verilog_file_7242.v:2:298-303: syntax error at token "assign"
3_gram_verilog_file_7242.v:2:341-349: syntax error at token "endmodule"

3_gram_verilog_file_7252.v: 3_gram_verilog_file_7252.v:2:197-201: syntax error at token "logic"
3_gram_verilog_file_7252.v:2:316-321: syntax error at token "assign"
3_gram_verilog_file_7252.v:2:340-345: syntax error at token "assign"
3_gram_verilog_file_7252.v:2:370: syntax error at token "("
3_gram_verilog_file_7252.v:2:438-446: syntax error at token "endmodule"

3_gram_verilog_file_7263.v: 3_gram_verilog_file_7263.v:3:143-147: syntax error at token "logic"
3_gram_verilog_file_7263.v:3:324-329: syntax error at token "always"
3_gram_verilog_file_7263.v:3:381-383: syntax error at token "end"
3_gram_verilog_file_7263.v:3:410: syntax error at token "("
3_gram_verilog_file_7263.v:3:426-431: syntax error at token "assign"
3_gram_verilog_file_7263.v:3:453-461: syntax error at token "endmodule"

3_gram_verilog_file_7281.v: 3_gram_verilog_file_7281.v:2:984-988: syntax error at token "logic"
3_gram_verilog_file_7281.v:2:1128: syntax error at token "("
3_gram_verilog_file_7281.v:2:1253-1258: syntax error at token "always"
3_gram_verilog_file_7281.v:2:1330-1332: syntax error at token "end"
3_gram_verilog_file_7281.v:2:1369-1377: syntax error at token "endmodule"

3_gram_verilog_file_7283.v: 3_gram_verilog_file_7283.v:2:246-250: syntax error at token "logic"
3_gram_verilog_file_7283.v:2:300-305: syntax error at token "always"
3_gram_verilog_file_7283.v:2:329-334: syntax error at token "assign"
3_gram_verilog_file_7283.v:2:353-358: syntax error at token "assign"
3_gram_verilog_file_7283.v:2:376-384: syntax error at token "endmodule"

3_gram_verilog_file_7289.v: 3_gram_verilog_file_7289.v:2:273-277: syntax error at token "logic"
3_gram_verilog_file_7289.v:2:317: syntax error at token "("
3_gram_verilog_file_7289.v:2:453-461: syntax error at token "endmodule"

3_gram_verilog_file_7292.v: 3_gram_verilog_file_7292.v:3:226-230: syntax error at token "logic"
3_gram_verilog_file_7292.v:3:346-351: syntax error at token "always"
3_gram_verilog_file_7292.v:3:416-424: syntax error at token "endmodule"

3_gram_verilog_file_7303.v: 3_gram_verilog_file_7303.v:3:59-63: syntax error at token "logic"
3_gram_verilog_file_7303.v:3:444: syntax error at token "("
3_gram_verilog_file_7303.v:3:490-498: syntax error at token "endmodule"

3_gram_verilog_file_7303.v: 3_gram_verilog_file_7303.v:2:352-356: syntax error at token "logic"
3_gram_verilog_file_7303.v:2:651-656: syntax error at token "assign"
3_gram_verilog_file_7303.v:2:696-703: syntax error at token "defparam"
3_gram_verilog_file_7303.v:2:738-746: syntax error at token "endmodule"

3_gram_verilog_file_7304.v: 3_gram_verilog_file_7304.v:2:117-121: syntax error at token "logic"
3_gram_verilog_file_7304.v:2:355: syntax error at token "("
3_gram_verilog_file_7304.v:2:412-420: syntax error at token "endmodule"

3_gram_verilog_file_7307.v: 3_gram_verilog_file_7307.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_7307.v:2:144-149: syntax error at token "assign"
3_gram_verilog_file_7307.v:2:170-175: syntax error at token "always"
3_gram_verilog_file_7307.v:2:232: syntax error at token "("
3_gram_verilog_file_7307.v:2:253-258: syntax error at token "always"
3_gram_verilog_file_7307.v:2:276-284: syntax error at token "endmodule"

3_gram_verilog_file_7320.v: 3_gram_verilog_file_7320.v:7:196-200: syntax error at token "logic"
3_gram_verilog_file_7320.v:7:926: syntax error at token "("
3_gram_verilog_file_7320.v:7:1042-1050: syntax error at token "endmodule"

3_gram_verilog_file_7344.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 3:18-22:; problematic formatter output is
// Seed: 2269980575
`define pp_2 0
`default_nettype `pp_2
module module_0 (
    input id_0,
    output tri1 id_1
);
  assign id_1[1'b0 : 1] = id_0;
  logic id_2;
endmodule
`define pp_3 0
`define pp_4 0
`timescale 1 ps / 1ps
<<EOF>>
3_gram_verilog_file_7354.v: 3_gram_verilog_file_7354.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_7354.v:2:495-500: syntax error at token "assign"
3_gram_verilog_file_7354.v:2:535-543: syntax error at token "endmodule"

3_gram_verilog_file_7359.v: 3_gram_verilog_file_7359.v:2:101-105: syntax error at token "logic"
3_gram_verilog_file_7359.v:2:224-229: syntax error at token "assign"
3_gram_verilog_file_7359.v:2:250-255: syntax error at token "always"
3_gram_verilog_file_7359.v:2:304-306: syntax error at token "end"
3_gram_verilog_file_7359.v:2:326-334: syntax error at token "endmodule"

3_gram_verilog_file_7372.v: 3_gram_verilog_file_7372.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_7372.v:2:275-283: syntax error at token "endmodule"

3_gram_verilog_file_7375.v: 3_gram_verilog_file_7375.v:2:230-234: syntax error at token "logic"
3_gram_verilog_file_7375.v:2:478: syntax error at token "("
3_gram_verilog_file_7375.v:2:552-557: syntax error at token "assign"
3_gram_verilog_file_7375.v:2:576-581: syntax error at token "always"
3_gram_verilog_file_7375.v:2:658-666: syntax error at token "endmodule"

3_gram_verilog_file_7399.v: 3_gram_verilog_file_7399.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_7399.v:2:202: syntax error at token "("
3_gram_verilog_file_7399.v:2:248-256: syntax error at token "endmodule"

3_gram_verilog_file_7403.v: 3_gram_verilog_file_7403.v:3:155-159: syntax error at token "logic"
3_gram_verilog_file_7403.v:3:240: syntax error at token "("
3_gram_verilog_file_7403.v:3:295-303: syntax error at token "endmodule"

3_gram_verilog_file_7403.v: 3_gram_verilog_file_7403.v:2:215-219: syntax error at token "logic"
3_gram_verilog_file_7403.v:2:398-403: syntax error at token "assign"
3_gram_verilog_file_7403.v:2:437-445: syntax error at token "endmodule"

3_gram_verilog_file_7405.v: 3_gram_verilog_file_7405.v:3:54-60: syntax error at token "integer"
3_gram_verilog_file_7405.v:3:122: syntax error at token "("
3_gram_verilog_file_7405.v:3:162-170: syntax error at token "endmodule"

3_gram_verilog_file_7408.v: 3_gram_verilog_file_7408.v:2:298-304: syntax error at token "integer"
3_gram_verilog_file_7408.v:2:579-584: syntax error at token "assign"
3_gram_verilog_file_7408.v:2:613: syntax error at token "("
3_gram_verilog_file_7408.v:2:652-660: syntax error at token "endmodule"

3_gram_verilog_file_7409.v: 3_gram_verilog_file_7409.v:2:39-45: syntax error at token "supply0"
3_gram_verilog_file_7409.v:2:379-384: syntax error at token "assign"
3_gram_verilog_file_7409.v:2:437-442: syntax error at token "assign"
3_gram_verilog_file_7409.v:2:714: syntax error at token "("
3_gram_verilog_file_7409.v:2:740-745: syntax error at token "always"
3_gram_verilog_file_7409.v:2:813-821: syntax error at token "endmodule"
3_gram_verilog_file_7409.v:2:867-872: syntax error at token "assign"
3_gram_verilog_file_7409.v:2:925-930: syntax error at token "assign"
3_gram_verilog_file_7409.v:2:969-977: syntax error at token "endmodule"

3_gram_verilog_file_7419.v: 3_gram_verilog_file_7419.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_7419.v:3:248: syntax error at token "("
3_gram_verilog_file_7419.v:3:275-280: syntax error at token "assign"
3_gram_verilog_file_7419.v:3:336-344: syntax error at token "endmodule"

3_gram_verilog_file_7445.v: 3_gram_verilog_file_7445.v:3:148-152: syntax error at token "logic"
3_gram_verilog_file_7445.v:3:222-230: syntax error at token "endmodule"

3_gram_verilog_file_7447.v: 3_gram_verilog_file_7447.v:4:53-57: syntax error at token "logic"
3_gram_verilog_file_7447.v:4:321: syntax error at token "("
3_gram_verilog_file_7447.v:4:622-627: syntax error at token "assign"
3_gram_verilog_file_7447.v:4:710-715: syntax error at token "assign"
3_gram_verilog_file_7447.v:4:733-741: syntax error at token "endmodule"
3_gram_verilog_file_7447.v:7:236: syntax error at token "("
3_gram_verilog_file_7447.v:7:271-279: syntax error at token "endmodule"

3_gram_verilog_file_7452.v: 3_gram_verilog_file_7452.v:2:341-345: syntax error at token "logic"
3_gram_verilog_file_7452.v:2:677-685: syntax error at token "endmodule"

3_gram_verilog_file_7453.v: 3_gram_verilog_file_7453.v:4:53-57: syntax error at token "logic"
3_gram_verilog_file_7453.v:4:305-310: syntax error at token "always"
3_gram_verilog_file_7453.v:4:363-365: syntax error at token "end"
3_gram_verilog_file_7453.v:4:385-393: syntax error at token "endmodule"

3_gram_verilog_file_7477.v: 3_gram_verilog_file_7477.v:2:390-394: syntax error at token "logic"
3_gram_verilog_file_7477.v:2:528-536: syntax error at token "endmodule"

3_gram_verilog_file_7477.v: 3_gram_verilog_file_7477.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_7477.v:2:507-515: syntax error at token "endmodule"

3_gram_verilog_file_7491.v: 3_gram_verilog_file_7491.v:3:70-74: syntax error at token "logic"
3_gram_verilog_file_7491.v:3:129-134: syntax error at token "assign"
3_gram_verilog_file_7491.v:3:155-163: syntax error at token "endmodule"

3_gram_verilog_file_7497.v: 3_gram_verilog_file_7497.v:3:189-193: syntax error at token "logic"
3_gram_verilog_file_7497.v:3:425-433: syntax error at token "endmodule"

3_gram_verilog_file_7516.v: 3_gram_verilog_file_7516.v:8:357-361: syntax error at token "logic"
3_gram_verilog_file_7516.v:8:442-450: syntax error at token "endmodule"

3_gram_verilog_file_7536.v: 3_gram_verilog_file_7536.v:2:405-409: syntax error at token "logic"
3_gram_verilog_file_7536.v:2:439: syntax error at token "("
3_gram_verilog_file_7536.v:2:789-794: syntax error at token "assign"
3_gram_verilog_file_7536.v:2:816-824: syntax error at token "endmodule"

3_gram_verilog_file_7537.v: 3_gram_verilog_file_7537.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_7537.v:2:131: syntax error at token "("
3_gram_verilog_file_7537.v:2:244: syntax error at token "("
3_gram_verilog_file_7537.v:2:575: syntax error at token "("
3_gram_verilog_file_7537.v:2:644-652: syntax error at token "endmodule"

3_gram_verilog_file_7552.v: 3_gram_verilog_file_7552.v:2:268-272: syntax error at token "logic"
3_gram_verilog_file_7552.v:2:322-330: syntax error at token "endmodule"

3_gram_verilog_file_7563.v: 3_gram_verilog_file_7563.v:2:200-204: syntax error at token "logic"
3_gram_verilog_file_7563.v:2:335: syntax error at token "("
3_gram_verilog_file_7563.v:2:453-458: syntax error at token "assign"
3_gram_verilog_file_7563.v:2:480-485: syntax error at token "always"
3_gram_verilog_file_7563.v:2:512-517: syntax error at token "always"
3_gram_verilog_file_7563.v:2:555-557: syntax error at token "end"
3_gram_verilog_file_7563.v:2:602-607: syntax error at token "assign"
3_gram_verilog_file_7563.v:2:628-636: syntax error at token "endmodule"

3_gram_verilog_file_7565.v: 3_gram_verilog_file_7565.v:2:421-424: syntax error at token "real"
3_gram_verilog_file_7565.v:2:636-641: syntax error at token "assign"
3_gram_verilog_file_7565.v:2:672-680: syntax error at token "endmodule"

3_gram_verilog_file_7565.v: 3_gram_verilog_file_7565.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_7565.v:2:203-208: syntax error at token "assign"
3_gram_verilog_file_7565.v:2:260-265: syntax error at token "always"
3_gram_verilog_file_7565.v:2:277-282: syntax error at token "always"
3_gram_verilog_file_7565.v:2:340-342: syntax error at token "end"
3_gram_verilog_file_7565.v:2:390: syntax error at token "("
3_gram_verilog_file_7565.v:2:409-417: syntax error at token "endmodule"

3_gram_verilog_file_7574.v: 3_gram_verilog_file_7574.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_7574.v:3:119-124: syntax error at token "assign"
3_gram_verilog_file_7574.v:3:177-185: syntax error at token "endmodule"

3_gram_verilog_file_7575.v: 3_gram_verilog_file_7575.v:6:119-123: syntax error at token "logic"
3_gram_verilog_file_7575.v:6:282: syntax error at token "("
3_gram_verilog_file_7575.v:6:466-474: syntax error at token "endmodule"

3_gram_verilog_file_7576.v: 3_gram_verilog_file_7576.v:2:142-146: syntax error at token "logic"
3_gram_verilog_file_7576.v:2:327-332: syntax error at token "always"
3_gram_verilog_file_7576.v:2:364-372: syntax error at token "endmodule"

3_gram_verilog_file_7576.v: 3_gram_verilog_file_7576.v:2:183-187: syntax error at token "logic"
3_gram_verilog_file_7576.v:2:452-460: syntax error at token "endmodule"

3_gram_verilog_file_7586.v: 3_gram_verilog_file_7586.v:2:130-134: syntax error at token "logic"
3_gram_verilog_file_7586.v:2:249-254: syntax error at token "assign"
3_gram_verilog_file_7586.v:2:289-297: syntax error at token "endmodule"

3_gram_verilog_file_7587.v: 3_gram_verilog_file_7587.v:2:99-103: syntax error at token "logic"
3_gram_verilog_file_7587.v:2:481-486: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:509-514: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:635-640: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:663-668: syntax error at token "always"
3_gram_verilog_file_7587.v:2:719-724: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:763-768: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:787-792: syntax error at token "assign"
3_gram_verilog_file_7587.v:2:862-870: syntax error at token "endmodule"

3_gram_verilog_file_7590.v: 3_gram_verilog_file_7590.v:2:400-404: syntax error at token "logic"
3_gram_verilog_file_7590.v:2:438-443: syntax error at token "assign"
3_gram_verilog_file_7590.v:2:465-473: syntax error at token "endmodule"

3_gram_verilog_file_7601.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2493286830
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7610.v: 3_gram_verilog_file_7610.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_7610.v:2:140: syntax error at token "("
3_gram_verilog_file_7610.v:2:182-190: syntax error at token "endmodule"

3_gram_verilog_file_7615.v: 3_gram_verilog_file_7615.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_7615.v:2:78-83: syntax error at token "assign"
3_gram_verilog_file_7615.v:2:101-109: syntax error at token "endmodule"

3_gram_verilog_file_7622.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1146400773
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7626.v: 3_gram_verilog_file_7626.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_7626.v:2:385-390: syntax error at token "always"
3_gram_verilog_file_7626.v:2:427-435: syntax error at token "endmodule"

3_gram_verilog_file_7646.v: 3_gram_verilog_file_7646.v:2:74-78: syntax error at token "logic"
3_gram_verilog_file_7646.v:2:486-491: syntax error at token "assign"
3_gram_verilog_file_7646.v:2:528-533: syntax error at token "assign"
3_gram_verilog_file_7646.v:2:551-556: syntax error at token "assign"
3_gram_verilog_file_7646.v:2:611-619: syntax error at token "endmodule"

3_gram_verilog_file_7653.v: 3_gram_verilog_file_7653.v:3:272-276: syntax error at token "logic"
3_gram_verilog_file_7653.v:3:695-700: syntax error at token "assign"
3_gram_verilog_file_7653.v:3:737-742: syntax error at token "assign"
3_gram_verilog_file_7653.v:3:778-783: syntax error at token "assign"
3_gram_verilog_file_7653.v:3:802-810: syntax error at token "endmodule"

3_gram_verilog_file_7655.v: 3_gram_verilog_file_7655.v:2:519-523: syntax error at token "logic"
3_gram_verilog_file_7655.v:2:580-588: syntax error at token "endmodule"

3_gram_verilog_file_7655.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_6" at 8:18-22:; problematic formatter output is
// Seed: 2782541924
`timescale 1 ps / 1ps `default_nettype id_2 `timescale 1 ps / 1 ps `timescale 1ps / 1ps
`define pp_2 0
`define pp_3 0
`define pp_4 0
`define pp_5 0
`define pp_6 0
`default_nettype `pp_6
`define pp_7 0
`define pp_8 0
`timescale 1ps / 1ps `default_nettype `pp_2 `timescale 1ps / 1 ps `timescale 1 ps / 1 ps
    `timescale 1ps / 1 ps
localparam `pp_8 = `pp_4 - `pp_8 == `pp_5 * 1;
`define pp_9 0
`resetall
`define pp_10 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  type_6(
      1'b0, id_2, 1, id_2, id_2, id_2
  );
  assign id_1 = id_2;
  type_7(
      1, 1
  );
  assign id_2 = 1;
  assign id_2 = 1'b0;
  logic id_2, id_3, id_4;
  type_0 id_5 (
      .id_0(id_3),
      .id_1(id_4)
  );
endmodule
<<EOF>>
3_gram_verilog_file_7664.v: 3_gram_verilog_file_7664.v:2:99-101: syntax error at token "tri"
3_gram_verilog_file_7664.v:2:305-310: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:357-362: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:406: syntax error at token "("
3_gram_verilog_file_7664.v:2:529-534: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:564-569: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:628-633: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:652-657: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:728-736: syntax error at token "endmodule"

3_gram_verilog_file_7664.v: 3_gram_verilog_file_7664.v:2:406-408: syntax error at token "wor"
3_gram_verilog_file_7664.v:2:484-489: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:530-535: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:571: syntax error at token "("
3_gram_verilog_file_7664.v:2:723: syntax error at token "("
3_gram_verilog_file_7664.v:2:843-848: syntax error at token "assign"
3_gram_verilog_file_7664.v:2:870-878: syntax error at token "endmodule"

3_gram_verilog_file_7688.v: 3_gram_verilog_file_7688.v:2:692-696: syntax error at token "logic"
3_gram_verilog_file_7688.v:2:1033: syntax error at token "("
3_gram_verilog_file_7688.v:2:1092-1100: syntax error at token "endmodule"

3_gram_verilog_file_7703.v: 3_gram_verilog_file_7703.v:2:158-162: syntax error at token "logic"
3_gram_verilog_file_7703.v:2:201-206: syntax error at token "assign"
3_gram_verilog_file_7703.v:2:236: syntax error at token "("
3_gram_verilog_file_7703.v:2:593-598: syntax error at token "assign"
3_gram_verilog_file_7703.v:2:616-621: syntax error at token "assign"
3_gram_verilog_file_7703.v:2:651-659: syntax error at token "endmodule"

3_gram_verilog_file_7709.v: 3_gram_verilog_file_7709.v:4:117-121: syntax error at token "logic"
3_gram_verilog_file_7709.v:4:273-278: syntax error at token "assign"
3_gram_verilog_file_7709.v:4:313-318: syntax error at token "assign"
3_gram_verilog_file_7709.v:4:345-353: syntax error at token "endmodule"

3_gram_verilog_file_7712.v: 3_gram_verilog_file_7712.v:2:211-215: syntax error at token "logic"
3_gram_verilog_file_7712.v:2:305-313: syntax error at token "endmodule"

3_gram_verilog_file_7717.v: 3_gram_verilog_file_7717.v:2:61-65: syntax error at token "logic"
3_gram_verilog_file_7717.v:2:445-453: syntax error at token "endmodule"

3_gram_verilog_file_7719.v: 3_gram_verilog_file_7719.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_7719.v:3:360-365: syntax error at token "genvar"
3_gram_verilog_file_7719.v:3:378-386: syntax error at token "endmodule"

3_gram_verilog_file_7737.v: 3_gram_verilog_file_7737.v:3:224-228: syntax error at token "logic"
3_gram_verilog_file_7737.v:3:302-310: syntax error at token "endmodule"

3_gram_verilog_file_7740.v: 3_gram_verilog_file_7740.v:2:186-190: syntax error at token "logic"
3_gram_verilog_file_7740.v:2:288-293: syntax error at token "assign"
3_gram_verilog_file_7740.v:2:335: syntax error at token "("
3_gram_verilog_file_7740.v:2:395-403: syntax error at token "endmodule"

3_gram_verilog_file_7761.v: 3_gram_verilog_file_7761.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_7761.v:2:151-159: syntax error at token "endmodule"

3_gram_verilog_file_7766.v: 3_gram_verilog_file_7766.v:3:138-142: syntax error at token "logic"
3_gram_verilog_file_7766.v:3:432-437: syntax error at token "assign"
3_gram_verilog_file_7766.v:3:475: syntax error at token "("
3_gram_verilog_file_7766.v:3:793-800: syntax error at token "defparam"
3_gram_verilog_file_7766.v:3:1193-1201: syntax error at token "endmodule"

3_gram_verilog_file_7770.v: 3_gram_verilog_file_7770.v:3:310-314: syntax error at token "logic"
3_gram_verilog_file_7770.v:3:382-387: syntax error at token "assign"
3_gram_verilog_file_7770.v:3:430: syntax error at token "("
3_gram_verilog_file_7770.v:3:482-487: syntax error at token "assign"
3_gram_verilog_file_7770.v:3:587-595: syntax error at token "endmodule"

3_gram_verilog_file_7783.v: 3_gram_verilog_file_7783.v:2:94-98: syntax error at token "logic"
3_gram_verilog_file_7783.v:2:129-137: syntax error at token "endmodule"

3_gram_verilog_file_7787.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 1261371114
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7798.v: 3_gram_verilog_file_7798.v:3:78-82: syntax error at token "logic"
3_gram_verilog_file_7798.v:3:244-252: syntax error at token "endmodule"

3_gram_verilog_file_7811.v: 3_gram_verilog_file_7811.v:2:98-102: syntax error at token "logic"
3_gram_verilog_file_7811.v:2:228-236: syntax error at token "endmodule"

3_gram_verilog_file_7817.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3957516289
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7834.v: 3_gram_verilog_file_7834.v:4:207-211: syntax error at token "logic"
3_gram_verilog_file_7834.v:4:426-434: syntax error at token "endmodule"

3_gram_verilog_file_7834.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2059756806
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7837.v: 3_gram_verilog_file_7837.v:2:631-635: syntax error at token "logic"
3_gram_verilog_file_7837.v:2:904-909: syntax error at token "assign"
3_gram_verilog_file_7837.v:2:992: syntax error at token "("
3_gram_verilog_file_7837.v:2:1088-1096: syntax error at token "endmodule"

3_gram_verilog_file_7865.v: 3_gram_verilog_file_7865.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_7865.v:2:111-116: syntax error at token "assign"
3_gram_verilog_file_7865.v:2:137-145: syntax error at token "endmodule"

3_gram_verilog_file_7870.v: 3_gram_verilog_file_7870.v:2:433-437: syntax error at token "logic"
3_gram_verilog_file_7870.v:2:648-653: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:690-695: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:750-755: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:795-800: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:818-823: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:879-884: syntax error at token "assign"
3_gram_verilog_file_7870.v:2:906-911: syntax error at token "always"
3_gram_verilog_file_7870.v:2:956-964: syntax error at token "endmodule"

3_gram_verilog_file_7879.v: 3_gram_verilog_file_7879.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_7879.v:2:192-197: syntax error at token "assign"
3_gram_verilog_file_7879.v:2:214-222: syntax error at token "endmodule"

3_gram_verilog_file_7881.v: 3_gram_verilog_file_7881.v:2:151-155: syntax error at token "logic"
3_gram_verilog_file_7881.v:2:309-314: syntax error at token "assign"
3_gram_verilog_file_7881.v:2:339-344: syntax error at token "assign"
3_gram_verilog_file_7881.v:2:362-370: syntax error at token "endmodule"

3_gram_verilog_file_7890.v: 3_gram_verilog_file_7890.v:3:489-493: syntax error at token "logic"
3_gram_verilog_file_7890.v:3:619: syntax error at token "("
3_gram_verilog_file_7890.v:3:680-688: syntax error at token "endmodule"

3_gram_verilog_file_7918.v: 3_gram_verilog_file_7918.v:2:73-77: syntax error at token "logic"
3_gram_verilog_file_7918.v:2:162-170: syntax error at token "endmodule"

3_gram_verilog_file_7923.v: 3_gram_verilog_file_7923.v:2:211-215: syntax error at token "logic"
3_gram_verilog_file_7923.v:2:649-657: syntax error at token "endmodule"

3_gram_verilog_file_7941.v: 3_gram_verilog_file_7941.v:3:188-192: syntax error at token "logic"
3_gram_verilog_file_7941.v:3:259-267: syntax error at token "endmodule"
3_gram_verilog_file_7941.v:3:373-377: syntax error at token "inout"
3_gram_verilog_file_7941.v:3:386-391: syntax error at token "output"
3_gram_verilog_file_7941.v:3:400-404: syntax error at token "input"
3_gram_verilog_file_7941.v:3:413-417: syntax error at token "input"
3_gram_verilog_file_7941.v:3:426-430: syntax error at token "input"
3_gram_verilog_file_7941.v:3:439-443: syntax error at token "inout"
3_gram_verilog_file_7941.v:3:452-457: syntax error at token "output"
3_gram_verilog_file_7941.v:3:466-470: syntax error at token "inout"
3_gram_verilog_file_7941.v:3:479-484: syntax error at token "output"
3_gram_verilog_file_7941.v:3:541-549: syntax error at token "endmodule"

3_gram_verilog_file_7946.v: 3_gram_verilog_file_7946.v:2:182-186: syntax error at token "logic"
3_gram_verilog_file_7946.v:2:340: syntax error at token "("
3_gram_verilog_file_7946.v:2:405: syntax error at token "("
3_gram_verilog_file_7946.v:2:485-490: syntax error at token "assign"
3_gram_verilog_file_7946.v:2:522: syntax error at token "("
3_gram_verilog_file_7946.v:2:553: syntax error at token "("
3_gram_verilog_file_7946.v:2:637-645: syntax error at token "endmodule"

3_gram_verilog_file_7948.v: 3_gram_verilog_file_7948.v:3:92-96: syntax error at token "logic"
3_gram_verilog_file_7948.v:3:300: syntax error at token "("
3_gram_verilog_file_7948.v:3:363-371: syntax error at token "endmodule"

3_gram_verilog_file_7953.v: 3_gram_verilog_file_7953.v:3:34-36: syntax error at token "reg"
3_gram_verilog_file_7953.v:3:120-125: syntax error at token "always"
3_gram_verilog_file_7953.v:3:162-170: syntax error at token "endmodule"

3_gram_verilog_file_7953.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 443765031
`define pp_0 0
`default_nettype `pp_0
`define pp_1 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_7966.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_4" at 4:82-86:; problematic formatter output is
// Seed: 541756990
`timescale 1 ps / 1 ps
`define pp_4 0
`timescale 1ps / 1ps `timescale 1 ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_4
    `timescale 1ps / 1ps
`define pp_5 0
`define pp_6 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  input id_3;
  input id_2;
  inout id_1;
  type_4(
      1, {~id_1, id_4}, 1
  );
  always @(1)
    if (id_2) id_1 <= 1'b0 == 1;
    else id_1 = id_3;
endmodule
<<EOF>>
3_gram_verilog_file_7970.v: 3_gram_verilog_file_7970.v:2:68-72: syntax error at token "logic"
3_gram_verilog_file_7970.v:2:151-159: syntax error at token "endmodule"

3_gram_verilog_file_7972.v: 3_gram_verilog_file_7972.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_7972.v:2:199: syntax error at token "("
3_gram_verilog_file_7972.v:2:223-231: syntax error at token "endmodule"

3_gram_verilog_file_7980.v: 3_gram_verilog_file_7980.v:7:270-274: syntax error at token "logic"
3_gram_verilog_file_7980.v:7:418-423: syntax error at token "assign"
3_gram_verilog_file_7980.v:7:444-452: syntax error at token "endmodule"

3_gram_verilog_file_7983.v: 3_gram_verilog_file_7983.v:2:326-330: syntax error at token "logic"
3_gram_verilog_file_7983.v:2:346-351: syntax error at token "always"
3_gram_verilog_file_7983.v:2:422-424: syntax error at token "end"
3_gram_verilog_file_7983.v:2:444-452: syntax error at token "endmodule"

3_gram_verilog_file_7990.v: 3_gram_verilog_file_7990.v:2:334-336: syntax error at token "reg"
3_gram_verilog_file_7990.v:2:741: syntax error at token "("
3_gram_verilog_file_7990.v:2:793-798: syntax error at token "always"
3_gram_verilog_file_7990.v:2:857-865: syntax error at token "endmodule"

3_gram_verilog_file_8004.v: 3_gram_verilog_file_8004.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_8004.v:2:177: syntax error at token "("
3_gram_verilog_file_8004.v:2:207-212: syntax error at token "assign"
3_gram_verilog_file_8004.v:2:230-237: syntax error at token "defparam"
3_gram_verilog_file_8004.v:2:264-269: syntax error at token "assign"
3_gram_verilog_file_8004.v:2:297: syntax error at token "("
3_gram_verilog_file_8004.v:2:318-323: syntax error at token "always"
3_gram_verilog_file_8004.v:2:404-406: syntax error at token "end"
3_gram_verilog_file_8004.v:2:482-490: syntax error at token "endmodule"

3_gram_verilog_file_8005.v: 3_gram_verilog_file_8005.v:3:420-424: syntax error at token "logic"
3_gram_verilog_file_8005.v:3:514: syntax error at token "("
3_gram_verilog_file_8005.v:3:776-781: syntax error at token "assign"
3_gram_verilog_file_8005.v:3:800-808: syntax error at token "endmodule"

3_gram_verilog_file_8009.v: 3_gram_verilog_file_8009.v:2:57-61: syntax error at token "logic"
3_gram_verilog_file_8009.v:2:295-303: syntax error at token "endmodule"

3_gram_verilog_file_8009.v: 3_gram_verilog_file_8009.v:3:298-302: syntax error at token "logic"
3_gram_verilog_file_8009.v:3:353-358: syntax error at token "assign"
3_gram_verilog_file_8009.v:3:393: syntax error at token "("
3_gram_verilog_file_8009.v:3:445-450: syntax error at token "assign"
3_gram_verilog_file_8009.v:3:536-541: syntax error at token "assign"
3_gram_verilog_file_8009.v:3:588-593: syntax error at token "assign"
3_gram_verilog_file_8009.v:3:629-637: syntax error at token "endmodule"

3_gram_verilog_file_8016.v: 3_gram_verilog_file_8016.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_8016.v:2:136-141: syntax error at token "assign"
3_gram_verilog_file_8016.v:2:172: syntax error at token "("
3_gram_verilog_file_8016.v:2:276-284: syntax error at token "endmodule"

3_gram_verilog_file_8017.v: 3_gram_verilog_file_8017.v:3:53-57: syntax error at token "logic"
3_gram_verilog_file_8017.v:3:128: syntax error at token "("
3_gram_verilog_file_8017.v:3:165-173: syntax error at token "endmodule"

3_gram_verilog_file_8017.v: 3_gram_verilog_file_8017.v:2:363-367: syntax error at token "logic"
3_gram_verilog_file_8017.v:2:511-516: syntax error at token "always"
3_gram_verilog_file_8017.v:2:594-596: syntax error at token "end"
3_gram_verilog_file_8017.v:2:689-697: syntax error at token "endmodule"

3_gram_verilog_file_8033.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1489047181
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8033.v: 3_gram_verilog_file_8033.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_8033.v:2:207-215: syntax error at token "endmodule"

3_gram_verilog_file_8045.v: 3_gram_verilog_file_8045.v:2:251-255: syntax error at token "logic"
3_gram_verilog_file_8045.v:2:413-418: syntax error at token "assign"
3_gram_verilog_file_8045.v:2:439-447: syntax error at token "endmodule"

3_gram_verilog_file_8069.v: 3_gram_verilog_file_8069.v:3:88-92: syntax error at token "logic"
3_gram_verilog_file_8069.v:3:403: syntax error at token "("
3_gram_verilog_file_8069.v:3:453-458: syntax error at token "assign"
3_gram_verilog_file_8069.v:3:493-501: syntax error at token "endmodule"

3_gram_verilog_file_8071.v: 3_gram_verilog_file_8071.v:2:122-126: syntax error at token "logic"
3_gram_verilog_file_8071.v:2:214-219: syntax error at token "assign"
3_gram_verilog_file_8071.v:2:259-267: syntax error at token "endmodule"

3_gram_verilog_file_8082.v: 3_gram_verilog_file_8082.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_8082.v:3:232-237: syntax error at token "assign"
3_gram_verilog_file_8082.v:3:299: syntax error at token "("
3_gram_verilog_file_8082.v:3:324-332: syntax error at token "endmodule"

3_gram_verilog_file_8082.v: 3_gram_verilog_file_8082.v:3:579-583: syntax error at token "logic"
3_gram_verilog_file_8082.v:3:650-655: syntax error at token "assign"
3_gram_verilog_file_8082.v:3:691-699: syntax error at token "endmodule"

3_gram_verilog_file_8087.v: 3_gram_verilog_file_8087.v:2:515-519: syntax error at token "logic"
3_gram_verilog_file_8087.v:2:773-781: syntax error at token "endmodule"

3_gram_verilog_file_8096.v: 3_gram_verilog_file_8096.v:3:213-217: syntax error at token "logic"
3_gram_verilog_file_8096.v:3:669-674: syntax error at token "assign"
3_gram_verilog_file_8096.v:3:714-719: syntax error at token "assign"
3_gram_verilog_file_8096.v:3:740-745: syntax error at token "assign"
3_gram_verilog_file_8096.v:3:784-792: syntax error at token "endmodule"

3_gram_verilog_file_8116.v: 3_gram_verilog_file_8116.v:2:139-143: syntax error at token "logic"
3_gram_verilog_file_8116.v:2:222-229: syntax error at token "defparam"
3_gram_verilog_file_8116.v:2:261-269: syntax error at token "endmodule"

3_gram_verilog_file_8126.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3610375180
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8133.v: 3_gram_verilog_file_8133.v:2:162-166: syntax error at token "logic"
3_gram_verilog_file_8133.v:2:231: syntax error at token "("
3_gram_verilog_file_8133.v:2:266-271: syntax error at token "assign"
3_gram_verilog_file_8133.v:2:357-365: syntax error at token "endmodule"

3_gram_verilog_file_8146.v: 3_gram_verilog_file_8146.v:2:299-303: syntax error at token "logic"
3_gram_verilog_file_8146.v:2:332: syntax error at token "("
3_gram_verilog_file_8146.v:2:411: syntax error at token "("
3_gram_verilog_file_8146.v:2:433-441: syntax error at token "endmodule"

3_gram_verilog_file_8165.v: 3_gram_verilog_file_8165.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_8165.v:2:78-85: syntax error at token "generate"
3_gram_verilog_file_8165.v:2:125-135: syntax error at token "endgenerate"
3_gram_verilog_file_8165.v:2:176: syntax error at token "("
3_gram_verilog_file_8165.v:2:374-379: syntax error at token "assign"
3_gram_verilog_file_8165.v:2:411: syntax error at token "("
3_gram_verilog_file_8165.v:2:440-448: syntax error at token "endmodule"

3_gram_verilog_file_8170.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 471277295
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8179.v: 3_gram_verilog_file_8179.v:2:59-63: syntax error at token "logic"
3_gram_verilog_file_8179.v:2:111-116: syntax error at token "assign"
3_gram_verilog_file_8179.v:2:146-151: syntax error at token "always"
3_gram_verilog_file_8179.v:2:184-192: syntax error at token "endmodule"

3_gram_verilog_file_8181.v: 3_gram_verilog_file_8181.v:2:153-156: syntax error at token "real"
3_gram_verilog_file_8181.v:2:326-331: syntax error at token "assign"
3_gram_verilog_file_8181.v:2:373-378: syntax error at token "genvar"
3_gram_verilog_file_8181.v:2:408-416: syntax error at token "endmodule"

3_gram_verilog_file_8181.v: 3_gram_verilog_file_8181.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_8181.v:2:235: syntax error at token "("
3_gram_verilog_file_8181.v:2:291-299: syntax error at token "endmodule"

3_gram_verilog_file_8182.v: 3_gram_verilog_file_8182.v:2:120-124: syntax error at token "logic"
3_gram_verilog_file_8182.v:2:312-317: syntax error at token "assign"
3_gram_verilog_file_8182.v:2:342: syntax error at token "("
3_gram_verilog_file_8182.v:2:364-372: syntax error at token "endmodule"

3_gram_verilog_file_8185.v: 3_gram_verilog_file_8185.v:2:36-42: syntax error at token "integer"
3_gram_verilog_file_8185.v:2:295-300: syntax error at token "assign"
3_gram_verilog_file_8185.v:2:322-330: syntax error at token "endmodule"

3_gram_verilog_file_8190.v: 3_gram_verilog_file_8190.v:2:139-143: syntax error at token "logic"
3_gram_verilog_file_8190.v:2:515-520: syntax error at token "assign"
3_gram_verilog_file_8190.v:2:543-548: syntax error at token "assign"
3_gram_verilog_file_8190.v:2:573-581: syntax error at token "endmodule"

3_gram_verilog_file_8191.v: 3_gram_verilog_file_8191.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_8191.v:3:110-115: syntax error at token "assign"
3_gram_verilog_file_8191.v:3:149-154: syntax error at token "assign"
3_gram_verilog_file_8191.v:3:182: syntax error at token "("
3_gram_verilog_file_8191.v:3:218-223: syntax error at token "always"
3_gram_verilog_file_8191.v:3:302: syntax error at token "("
3_gram_verilog_file_8191.v:3:332-337: syntax error at token "assign"
3_gram_verilog_file_8191.v:3:362: syntax error at token "("
3_gram_verilog_file_8191.v:3:386-394: syntax error at token "endmodule"

3_gram_verilog_file_8221.v: 3_gram_verilog_file_8221.v:3:82-86: syntax error at token "logic"
3_gram_verilog_file_8221.v:3:867-872: syntax error at token "assign"
3_gram_verilog_file_8221.v:3:921-926: syntax error at token "always"
3_gram_verilog_file_8221.v:3:973-975: syntax error at token "end"
3_gram_verilog_file_8221.v:3:1005-1013: syntax error at token "endmodule"

3_gram_verilog_file_8222.v: 3_gram_verilog_file_8222.v:3:237-243: syntax error at token "supply1"
3_gram_verilog_file_8222.v:3:258-263: syntax error at token "assign"
3_gram_verilog_file_8222.v:3:281-286: syntax error at token "assign"
3_gram_verilog_file_8222.v:3:303-308: syntax error at token "assign"
3_gram_verilog_file_8222.v:3:329-334: syntax error at token "assign"
3_gram_verilog_file_8222.v:3:407-416: syntax error at token "endprogram"

3_gram_verilog_file_8225.v: 3_gram_verilog_file_8225.v:2:198-202: syntax error at token "logic"
3_gram_verilog_file_8225.v:2:234-239: syntax error at token "assign"
3_gram_verilog_file_8225.v:2:260-268: syntax error at token "endmodule"

3_gram_verilog_file_8235.v: 3_gram_verilog_file_8235.v:2:116-120: syntax error at token "logic"
3_gram_verilog_file_8235.v:2:201-206: syntax error at token "assign"
3_gram_verilog_file_8235.v:2:227-235: syntax error at token "endmodule"

3_gram_verilog_file_8243.v: 3_gram_verilog_file_8243.v:2:73-77: syntax error at token "logic"
3_gram_verilog_file_8243.v:2:212-220: syntax error at token "endmodule"

3_gram_verilog_file_8248.v: 3_gram_verilog_file_8248.v:9:110-114: syntax error at token "logic"
3_gram_verilog_file_8248.v:9:547-552: syntax error at token "always"
3_gram_verilog_file_8248.v:9:626-628: syntax error at token "end"

3_gram_verilog_file_8251.v: 3_gram_verilog_file_8251.v:2:188-192: syntax error at token "logic"
3_gram_verilog_file_8251.v:2:280-285: syntax error at token "assign"
3_gram_verilog_file_8251.v:2:329-334: syntax error at token "assign"
3_gram_verilog_file_8251.v:2:385: syntax error at token "("
3_gram_verilog_file_8251.v:2:483-491: syntax error at token "endmodule"

3_gram_verilog_file_8261.v: 3_gram_verilog_file_8261.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_8261.v:2:293-301: syntax error at token "endmodule"

3_gram_verilog_file_8264.v: 3_gram_verilog_file_8264.v:4:59-63: syntax error at token "logic"
3_gram_verilog_file_8264.v:4:407: syntax error at token "("
3_gram_verilog_file_8264.v:4:431-439: syntax error at token "endmodule"

3_gram_verilog_file_8266.v: 3_gram_verilog_file_8266.v:2:85-89: syntax error at token "logic"
3_gram_verilog_file_8266.v:2:104-112: syntax error at token "endmodule"

3_gram_verilog_file_8269.v: 3_gram_verilog_file_8269.v:2:209-213: syntax error at token "logic"
3_gram_verilog_file_8269.v:2:262-267: syntax error at token "assign"
3_gram_verilog_file_8269.v:2:330: syntax error at token "("
3_gram_verilog_file_8269.v:2:412-420: syntax error at token "endmodule"

3_gram_verilog_file_8272.v: 3_gram_verilog_file_8272.v:3:421-425: syntax error at token "logic"
3_gram_verilog_file_8272.v:3:800-808: syntax error at token "endmodule"

3_gram_verilog_file_8276.v: 3_gram_verilog_file_8276.v:3:91-95: syntax error at token "logic"
3_gram_verilog_file_8276.v:3:333: syntax error at token "("
3_gram_verilog_file_8276.v:3:374-379: syntax error at token "assign"
3_gram_verilog_file_8276.v:3:428-433: syntax error at token "always"
3_gram_verilog_file_8276.v:3:477-485: syntax error at token "endmodule"

3_gram_verilog_file_8276.v: 3_gram_verilog_file_8276.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_8276.v:2:522: syntax error at token "("
3_gram_verilog_file_8276.v:2:568-576: syntax error at token "endmodule"

3_gram_verilog_file_8305.v: 3_gram_verilog_file_8305.v:2:186-190: syntax error at token "logic"
3_gram_verilog_file_8305.v:2:642: syntax error at token "("
3_gram_verilog_file_8305.v:2:695-700: syntax error at token "assign"
3_gram_verilog_file_8305.v:2:729: syntax error at token "("
3_gram_verilog_file_8305.v:2:762: syntax error at token "("
3_gram_verilog_file_8305.v:2:836-841: syntax error at token "assign"
3_gram_verilog_file_8305.v:2:864-872: syntax error at token "endmodule"

3_gram_verilog_file_8306.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:18-22:; problematic formatter output is
// Seed: 3387567695
`define pp_0 0
`define pp_1 0
`default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_8317.v: 3_gram_verilog_file_8317.v:2:166-170: syntax error at token "logic"
3_gram_verilog_file_8317.v:2:271: syntax error at token "("
3_gram_verilog_file_8317.v:2:302-310: syntax error at token "endmodule"

3_gram_verilog_file_8321.v: 3_gram_verilog_file_8321.v:2:253-257: syntax error at token "logic"
3_gram_verilog_file_8321.v:2:542-550: syntax error at token "endmodule"

3_gram_verilog_file_8332.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:18-22:; problematic formatter output is
// Seed: 2404439856
`define pp_0 0
`timescale 1ps / 1ps
`define pp_1 0
`default_nettype `pp_0
module module_0;
  logic id_1;
endmodule
<<EOF>>
3_gram_verilog_file_8339.v: 3_gram_verilog_file_8339.v:2:98-102: syntax error at token "logic"
3_gram_verilog_file_8339.v:2:117-122: syntax error at token "always"
3_gram_verilog_file_8339.v:2:173-175: syntax error at token "end"
3_gram_verilog_file_8339.v:2:206: syntax error at token "("
3_gram_verilog_file_8339.v:2:310: syntax error at token "("
3_gram_verilog_file_8339.v:2:331-336: syntax error at token "assign"
3_gram_verilog_file_8339.v:2:408-416: syntax error at token "endmodule"

3_gram_verilog_file_8362.v: 3_gram_verilog_file_8362.v:2:323-327: syntax error at token "logic"
3_gram_verilog_file_8362.v:2:436-441: syntax error at token "assign"
3_gram_verilog_file_8362.v:2:469-477: syntax error at token "endmodule"

3_gram_verilog_file_8364.v: 3_gram_verilog_file_8364.v:2:179-183: syntax error at token "logic"
3_gram_verilog_file_8364.v:2:198-203: syntax error at token "assign"
3_gram_verilog_file_8364.v:2:233-241: syntax error at token "endmodule"

3_gram_verilog_file_8365.v: 3_gram_verilog_file_8365.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_8365.v:3:257-265: syntax error at token "endmodule"

3_gram_verilog_file_8377.v: 3_gram_verilog_file_8377.v:2:190-194: syntax error at token "logic"
3_gram_verilog_file_8377.v:2:447-452: syntax error at token "assign"
3_gram_verilog_file_8377.v:2:470-478: syntax error at token "endmodule"

3_gram_verilog_file_8378.v: 3_gram_verilog_file_8378.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_8378.v:2:192: syntax error at token "("
3_gram_verilog_file_8378.v:2:359: syntax error at token "("
3_gram_verilog_file_8378.v:2:380-388: syntax error at token "endmodule"

3_gram_verilog_file_8378.v: 3_gram_verilog_file_8378.v:2:400-404: syntax error at token "logic"
3_gram_verilog_file_8378.v:2:420-428: syntax error at token "endmodule"

3_gram_verilog_file_8396.v: 3_gram_verilog_file_8396.v:2:75-79: syntax error at token "logic"
3_gram_verilog_file_8396.v:2:453-461: syntax error at token "endmodule"

3_gram_verilog_file_8400.v: 3_gram_verilog_file_8400.v:2:51-54: syntax error at token "real"
3_gram_verilog_file_8400.v:2:276: syntax error at token "("
3_gram_verilog_file_8400.v:2:304-309: syntax error at token "assign"
3_gram_verilog_file_8400.v:2:378-386: syntax error at token "endmodule"

3_gram_verilog_file_8434.v: 3_gram_verilog_file_8434.v:3:33: syntax error at token "#"

3_gram_verilog_file_8435.v: 3_gram_verilog_file_8435.v:2:231-235: syntax error at token "logic"
3_gram_verilog_file_8435.v:2:341-349: syntax error at token "endmodule"

3_gram_verilog_file_8470.v: 3_gram_verilog_file_8470.v:3:125-129: syntax error at token "logic"
3_gram_verilog_file_8470.v:3:177-185: syntax error at token "endmodule"

3_gram_verilog_file_8471.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 804358557
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8475.v: 3_gram_verilog_file_8475.v:2:182-186: syntax error at token "logic"
3_gram_verilog_file_8475.v:2:475-480: syntax error at token "assign"
3_gram_verilog_file_8475.v:2:507-512: syntax error at token "assign"
3_gram_verilog_file_8475.v:2:537: syntax error at token "("
3_gram_verilog_file_8475.v:2:578-583: syntax error at token "assign"
3_gram_verilog_file_8475.v:2:626: syntax error at token "("
3_gram_verilog_file_8475.v:2:692-700: syntax error at token "endmodule"

3_gram_verilog_file_8482.v: 3_gram_verilog_file_8482.v:2:132-136: syntax error at token "logic"
3_gram_verilog_file_8482.v:2:898-903: syntax error at token "always"
3_gram_verilog_file_8482.v:2:949-951: syntax error at token "end"
3_gram_verilog_file_8482.v:2:986: syntax error at token "("
3_gram_verilog_file_8482.v:2:1125: syntax error at token "("
3_gram_verilog_file_8482.v:2:1549-1557: syntax error at token "endmodule"

3_gram_verilog_file_8494.v: 3_gram_verilog_file_8494.v:3:204-208: syntax error at token "logic"
3_gram_verilog_file_8494.v:3:292-300: syntax error at token "endmodule"

3_gram_verilog_file_8538.v: 3_gram_verilog_file_8538.v:3:312-316: syntax error at token "logic"
3_gram_verilog_file_8538.v:3:380-385: syntax error at token "assign"
3_gram_verilog_file_8538.v:3:402-410: syntax error at token "endmodule"

3_gram_verilog_file_8541.v: 3_gram_verilog_file_8541.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_8541.v:3:216-224: syntax error at token "endmodule"

3_gram_verilog_file_8543.v: 3_gram_verilog_file_8543.v:8:830-836: syntax error at token "supply0"
3_gram_verilog_file_8543.v:8:887-892: syntax error at token "assign"
3_gram_verilog_file_8543.v:8:914-919: syntax error at token "assign"
3_gram_verilog_file_8543.v:8:958-963: syntax error at token "assign"
3_gram_verilog_file_8543.v:8:994-1002: syntax error at token "endmodule"

3_gram_verilog_file_8546.v: 3_gram_verilog_file_8546.v:2:132-136: syntax error at token "logic"
3_gram_verilog_file_8546.v:2:209-214: syntax error at token "assign"
3_gram_verilog_file_8546.v:2:242: syntax error at token "("
3_gram_verilog_file_8546.v:2:272-277: syntax error at token "always"
3_gram_verilog_file_8546.v:2:302-310: syntax error at token "endmodule"

3_gram_verilog_file_8552.v: 3_gram_verilog_file_8552.v:2:430-434: syntax error at token "logic"
3_gram_verilog_file_8552.v:2:633-638: syntax error at token "always"
3_gram_verilog_file_8552.v:2:759-767: syntax error at token "endmodule"

3_gram_verilog_file_8554.v: 3_gram_verilog_file_8554.v:2:202-206: syntax error at token "logic"
3_gram_verilog_file_8554.v:2:428-433: syntax error at token "assign"
3_gram_verilog_file_8554.v:2:455-463: syntax error at token "endmodule"
3_gram_verilog_file_8554.v:2:704-712: syntax error at token "endmodule"

3_gram_verilog_file_8559.v: 3_gram_verilog_file_8559.v:2:142-146: syntax error at token "logic"
3_gram_verilog_file_8559.v:2:216-224: syntax error at token "endmodule"

3_gram_verilog_file_8560.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 4:55-59:; problematic formatter output is
// Seed: 1081606574
`timescale 1ps / 1ps `timescale 1 ps / 1 ps
`define pp_0 0
`endcelldefine `timescale 1ps / 1 ps `default_nettype `pp_0
`define pp_1 0
`timescale 1ps / 1ps
<<EOF>>
3_gram_verilog_file_8560.v: 3_gram_verilog_file_8560.v:3:65-69: syntax error at token "`pp_0"
3_gram_verilog_file_8560.v:3:141: syntax error at token "("
3_gram_verilog_file_8560.v:3:263-273: syntax error at token "endfunction"
3_gram_verilog_file_8560.v:3:816-820: syntax error at token "`pp_0"
3_gram_verilog_file_8560.v:3:936: syntax error at token "#"
3_gram_verilog_file_8560.v:3:945-955: syntax error at token "endfunction"

3_gram_verilog_file_8568.v: 3_gram_verilog_file_8568.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_8568.v:2:110: syntax error at token "("
3_gram_verilog_file_8568.v:2:163-168: syntax error at token "assign"
3_gram_verilog_file_8568.v:2:196: syntax error at token "("
3_gram_verilog_file_8568.v:2:217-225: syntax error at token "endmodule"

3_gram_verilog_file_8568.v: 3_gram_verilog_file_8568.v:2:77-81: syntax error at token "logic"
3_gram_verilog_file_8568.v:2:185-190: syntax error at token "always"
3_gram_verilog_file_8568.v:2:253-255: syntax error at token "end"
3_gram_verilog_file_8568.v:2:274-279: syntax error at token "assign"
3_gram_verilog_file_8568.v:2:307: syntax error at token "("
3_gram_verilog_file_8568.v:2:833-838: syntax error at token "assign"
3_gram_verilog_file_8568.v:2:856-864: syntax error at token "endmodule"

3_gram_verilog_file_8575.v: 3_gram_verilog_file_8575.v:3:380-384: syntax error at token "logic"
3_gram_verilog_file_8575.v:3:645: syntax error at token "("
3_gram_verilog_file_8575.v:3:711-716: syntax error at token "assign"
3_gram_verilog_file_8575.v:3:824-832: syntax error at token "endmodule"

3_gram_verilog_file_8580.v: 3_gram_verilog_file_8580.v:3:59-65: syntax error at token "integer"
3_gram_verilog_file_8580.v:3:224: syntax error at token "("
3_gram_verilog_file_8580.v:3:284-289: syntax error at token "assign"
3_gram_verilog_file_8580.v:3:503-508: syntax error at token "assign"
3_gram_verilog_file_8580.v:3:604: syntax error at token "("
3_gram_verilog_file_8580.v:3:654-659: syntax error at token "always"
3_gram_verilog_file_8580.v:3:728-733: syntax error at token "assign"
3_gram_verilog_file_8580.v:3:771-779: syntax error at token "endmodule"

3_gram_verilog_file_8582.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 5:18-22:; problematic formatter output is
// Seed: 3956325713
`define pp_0 0
`define pp_1 0
`define pp_2 0
`default_nettype `pp_1
`define pp_3 0
`timescale 1ps / 1 ps
<<EOF>>
3_gram_verilog_file_8584.v: 3_gram_verilog_file_8584.v:2:336-340: syntax error at token "logic"
3_gram_verilog_file_8584.v:2:390-395: syntax error at token "assign"
3_gram_verilog_file_8584.v:2:425-433: syntax error at token "endmodule"

3_gram_verilog_file_8593.v: 3_gram_verilog_file_8593.v:2:212-216: syntax error at token "logic"
3_gram_verilog_file_8593.v:2:354: syntax error at token "("
3_gram_verilog_file_8593.v:2:389-397: syntax error at token "endmodule"

3_gram_verilog_file_8598.v: 3_gram_verilog_file_8598.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_8598.v:2:56-61: syntax error at token "assign"
3_gram_verilog_file_8598.v:2:89-97: syntax error at token "endmodule"

3_gram_verilog_file_8602.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_1" at 4:40-44:; problematic formatter output is
// Seed: 302987038
localparam id_0 = 1;
`define pp_1 0
`default_nettype id_0 `default_nettype `pp_1
<<EOF>>
3_gram_verilog_file_8605.v: 3_gram_verilog_file_8605.v:2:232-236: syntax error at token "logic"
3_gram_verilog_file_8605.v:2:354-359: syntax error at token "assign"
3_gram_verilog_file_8605.v:2:386-394: syntax error at token "endmodule"

3_gram_verilog_file_8638.v: 3_gram_verilog_file_8638.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_8638.v:2:95-100: syntax error at token "assign"
3_gram_verilog_file_8638.v:2:127-135: syntax error at token "endmodule"

3_gram_verilog_file_8642.v: 3_gram_verilog_file_8642.v:2:221-225: syntax error at token "logic"
3_gram_verilog_file_8642.v:2:258-263: syntax error at token "assign"
3_gram_verilog_file_8642.v:2:281-286: syntax error at token "assign"
3_gram_verilog_file_8642.v:2:331-336: syntax error at token "assign"
3_gram_verilog_file_8642.v:2:354-359: syntax error at token "always"
3_gram_verilog_file_8642.v:2:419-421: syntax error at token "end"
3_gram_verilog_file_8642.v:2:454-462: syntax error at token "endmodule"

3_gram_verilog_file_8642.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:40-44:; problematic formatter output is
// Seed: 95007884
`define pp_0 0
`timescale 1 ps / 1ps `default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8646.v: 3_gram_verilog_file_8646.v:2:179-183: syntax error at token "logic"
3_gram_verilog_file_8646.v:2:351-356: syntax error at token "assign"
3_gram_verilog_file_8646.v:2:378-386: syntax error at token "endmodule"

3_gram_verilog_file_8661.v: 3_gram_verilog_file_8661.v:2:164-168: syntax error at token "logic"
3_gram_verilog_file_8661.v:2:241-249: syntax error at token "endmodule"

3_gram_verilog_file_8673.v: 3_gram_verilog_file_8673.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_8673.v:3:105-113: syntax error at token "endmodule"

3_gram_verilog_file_8685.v: 3_gram_verilog_file_8685.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_8685.v:3:142-147: syntax error at token "genvar"
3_gram_verilog_file_8685.v:3:159-164: syntax error at token "assign"
3_gram_verilog_file_8685.v:3:182-190: syntax error at token "endmodule"

3_gram_verilog_file_8699.v: 3_gram_verilog_file_8699.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_8699.v:2:280-288: syntax error at token "endmodule"

3_gram_verilog_file_8717.v: 3_gram_verilog_file_8717.v:2:145-149: syntax error at token "logic"
3_gram_verilog_file_8717.v:2:451-456: syntax error at token "assign"
3_gram_verilog_file_8717.v:2:477-482: syntax error at token "assign"
3_gram_verilog_file_8717.v:2:535-540: syntax error at token "always"
3_gram_verilog_file_8717.v:2:602-604: syntax error at token "end"
3_gram_verilog_file_8717.v:2:648: syntax error at token "("
3_gram_verilog_file_8717.v:2:676-681: syntax error at token "assign"
3_gram_verilog_file_8717.v:2:743-751: syntax error at token "endmodule"

3_gram_verilog_file_8724.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 1463765436
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8729.v: 3_gram_verilog_file_8729.v:2:256-260: syntax error at token "logic"
3_gram_verilog_file_8729.v:2:290: syntax error at token "("
3_gram_verilog_file_8729.v:2:418-426: syntax error at token "endmodule"

3_gram_verilog_file_8735.v: 3_gram_verilog_file_8735.v:2:127-131: syntax error at token "logic"
3_gram_verilog_file_8735.v:2:208-213: syntax error at token "always"
3_gram_verilog_file_8735.v:2:268-276: syntax error at token "endmodule"

3_gram_verilog_file_8747.v: 3_gram_verilog_file_8747.v:2:133-137: syntax error at token "logic"
3_gram_verilog_file_8747.v:2:357-364: syntax error at token "defparam"
3_gram_verilog_file_8747.v:2:393-401: syntax error at token "endmodule"

3_gram_verilog_file_8749.v: 3_gram_verilog_file_8749.v:3:69-73: syntax error at token "logic"
3_gram_verilog_file_8749.v:3:162-170: syntax error at token "endmodule"

3_gram_verilog_file_8770.v: 3_gram_verilog_file_8770.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_8770.v:2:350: syntax error at token "("
3_gram_verilog_file_8770.v:2:820-828: syntax error at token "endmodule"

3_gram_verilog_file_8777.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2077219036
`define pp_0 0
`default_nettype `pp_0
module module_0;
  logic id_1;
  assign id_0 = 1;
  logic id_2;
endmodule
<<EOF>>
3_gram_verilog_file_8777.v: 3_gram_verilog_file_8777.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_8777.v:2:1079-1087: syntax error at token "endmodule"

3_gram_verilog_file_8785.v: 3_gram_verilog_file_8785.v:2:209-213: syntax error at token "logic"

3_gram_verilog_file_8785.v: 3_gram_verilog_file_8785.v:2:81-85: syntax error at token "logic"
3_gram_verilog_file_8785.v:2:297-305: syntax error at token "endmodule"

3_gram_verilog_file_8788.v: 3_gram_verilog_file_8788.v:2:250-254: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:267-271: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:284-288: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:301-305: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:318-322: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:335-339: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:352-356: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:369-373: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:386-390: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:403-407: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:420-424: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:437-441: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:454-458: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:471-475: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:488-492: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:505-509: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:522-526: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:539-543: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:556-560: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:573-577: syntax error at token "logic"
3_gram_verilog_file_8788.v:2:583: syntax error at token "}"

3_gram_verilog_file_8794.v: 3_gram_verilog_file_8794.v:2:367-371: syntax error at token "logic"
3_gram_verilog_file_8794.v:2:431-439: syntax error at token "endmodule"

3_gram_verilog_file_8810.v: 3_gram_verilog_file_8810.v:2:209-213: syntax error at token "logic"
3_gram_verilog_file_8810.v:2:252-257: syntax error at token "always"
3_gram_verilog_file_8810.v:2:312-317: syntax error at token "assign"
3_gram_verilog_file_8810.v:2:351: syntax error at token "("
3_gram_verilog_file_8810.v:2:392-397: syntax error at token "assign"
3_gram_verilog_file_8810.v:2:436-444: syntax error at token "endmodule"

3_gram_verilog_file_8816.v: 3_gram_verilog_file_8816.v:2:201-207: syntax error at token "integer"
3_gram_verilog_file_8816.v:2:254-259: syntax error at token "assign"
3_gram_verilog_file_8816.v:2:280-288: syntax error at token "endmodule"

3_gram_verilog_file_8819.v: 3_gram_verilog_file_8819.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_8819.v:2:473-478: syntax error at token "always"
3_gram_verilog_file_8819.v:2:524-532: syntax error at token "endmodule"

3_gram_verilog_file_8831.v: 3_gram_verilog_file_8831.v:2:37-41: syntax error at token "logic"
3_gram_verilog_file_8831.v:2:118-123: syntax error at token "always"
3_gram_verilog_file_8831.v:2:187-195: syntax error at token "endmodule"

3_gram_verilog_file_8833.v: 3_gram_verilog_file_8833.v:3:205-209: syntax error at token "logic"
3_gram_verilog_file_8833.v:3:545-553: syntax error at token "endmodule"

3_gram_verilog_file_8835.v: 3_gram_verilog_file_8835.v:2:38-43: syntax error at token "string"
3_gram_verilog_file_8835.v:2:126: syntax error at token "("
3_gram_verilog_file_8835.v:2:162-170: syntax error at token "endmodule"

3_gram_verilog_file_8870.v: 3_gram_verilog_file_8870.v:6:37-41: syntax error at token "logic"
3_gram_verilog_file_8870.v:6:277: syntax error at token "("
3_gram_verilog_file_8870.v:6:339: syntax error at token "("
3_gram_verilog_file_8870.v:6:372-377: syntax error at token "assign"
3_gram_verilog_file_8870.v:6:449: syntax error at token "("
3_gram_verilog_file_8870.v:6:580: syntax error at token "("
3_gram_verilog_file_8870.v:6:610-618: syntax error at token "endmodule"

3_gram_verilog_file_8878.v: 3_gram_verilog_file_8878.v:2:69-73: syntax error at token "logic"
3_gram_verilog_file_8878.v:2:283-288: syntax error at token "assign"
3_gram_verilog_file_8878.v:2:371: syntax error at token "("
3_gram_verilog_file_8878.v:2:477-485: syntax error at token "endmodule"

3_gram_verilog_file_8885.v: 3_gram_verilog_file_8885.v:2:188-191: syntax error at token "real"
3_gram_verilog_file_8885.v:2:303: syntax error at token "("
3_gram_verilog_file_8885.v:2:323-331: syntax error at token "endmodule"

3_gram_verilog_file_8890.v: 3_gram_verilog_file_8890.v:3:167-170: syntax error at token "wire"
3_gram_verilog_file_8890.v:3:208: syntax error at token "("
3_gram_verilog_file_8890.v:3:229-234: syntax error at token "assign"
3_gram_verilog_file_8890.v:3:280-288: syntax error at token "endmodule"

3_gram_verilog_file_8894.v: 3_gram_verilog_file_8894.v:2:118-124: syntax error at token "integer"
3_gram_verilog_file_8894.v:2:320-325: syntax error at token "assign"
3_gram_verilog_file_8894.v:2:346-354: syntax error at token "endmodule"

3_gram_verilog_file_8900.v: 3_gram_verilog_file_8900.v:3:164-168: syntax error at token "logic"
3_gram_verilog_file_8900.v:3:199-204: syntax error at token "always"
3_gram_verilog_file_8900.v:3:262-267: syntax error at token "assign"
3_gram_verilog_file_8900.v:3:299: syntax error at token "("
3_gram_verilog_file_8900.v:3:368-376: syntax error at token "endmodule"

3_gram_verilog_file_8902.v: 3_gram_verilog_file_8902.v:3:78-82: syntax error at token "`pp_0"

3_gram_verilog_file_8929.v: 3_gram_verilog_file_8929.v:2:76-80: syntax error at token "logic"
3_gram_verilog_file_8929.v:2:255: syntax error at token "("
3_gram_verilog_file_8929.v:2:273-278: syntax error at token "assign"
3_gram_verilog_file_8929.v:2:296-301: syntax error at token "assign"
3_gram_verilog_file_8929.v:2:320-328: syntax error at token "endmodule"

3_gram_verilog_file_8941.v: 3_gram_verilog_file_8941.v:2:270-274: syntax error at token "logic"
3_gram_verilog_file_8941.v:2:446: syntax error at token "("
3_gram_verilog_file_8941.v:2:486-494: syntax error at token "endmodule"

3_gram_verilog_file_8946.v: 3_gram_verilog_file_8946.v:3:433-436: syntax error at token "real"
3_gram_verilog_file_8946.v:3:545: syntax error at token "("
3_gram_verilog_file_8946.v:3:630-635: syntax error at token "assign"
3_gram_verilog_file_8946.v:3:656-661: syntax error at token "assign"
3_gram_verilog_file_8946.v:3:682-690: syntax error at token "endmodule"

3_gram_verilog_file_8966.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3940342699
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8967.v: 3_gram_verilog_file_8967.v:7:123-127: syntax error at token "logic"
3_gram_verilog_file_8967.v:7:264-272: syntax error at token "endmodule"

3_gram_verilog_file_8968.v: 3_gram_verilog_file_8968.v:2:126-130: syntax error at token "logic"
3_gram_verilog_file_8968.v:2:177-182: syntax error at token "assign"
3_gram_verilog_file_8968.v:2:280-288: syntax error at token "endmodule"

3_gram_verilog_file_8975.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2298464675
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_8977.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 7:18-22:; problematic formatter output is
// Seed: 3496746557
`define pp_0 0
`timescale 1 ps / 1ps
`define pp_1 0
`define pp_2 0
localparam [1 : `pp_0[1]] `pp_0 = 1;
`default_nettype `pp_0
module module_0 ();
  assign id_0#(.id_0(1'b0)) = id_0[1];
  type_0 id_1 (
      .id_0 (id_0),
      .id_1 (1),
      .id_2 (id_0),
      .id_3 (1'b0),
      .id_4 (id_0),
      .id_5 (id_0),
      .id_6 (id_2),
      .id_7 (1 - (1)),
      .id_8 (id_2),
      .id_9 (id_0),
      .id_10(1'b0),
      .id_11(id_0),
      .id_12(id_0),
      .id_13(1),
      .id_14(1),
      .id_15(id_2),
      .id_16(id_2),
      .id_17(1),
      .id_18(id_3),
      .id_19(id_0),
      .id_20(1),
      .id_21(id_3)
  );
  logic id_4;
  logic id_5;
endmodule
<<EOF>>
3_gram_verilog_file_8994.v: 3_gram_verilog_file_8994.v:5:65-69: syntax error at token "logic"
3_gram_verilog_file_8994.v:5:181-186: syntax error at token "always"
3_gram_verilog_file_8994.v:5:251-259: syntax error at token "endmodule"

3_gram_verilog_file_9003.v: 3_gram_verilog_file_9003.v:5:163-167: syntax error at token "logic"
3_gram_verilog_file_9003.v:5:270-275: syntax error at token "always"
3_gram_verilog_file_9003.v:5:327-332: syntax error at token "assign"
3_gram_verilog_file_9003.v:5:353-358: syntax error at token "assign"
3_gram_verilog_file_9003.v:5:376-384: syntax error at token "endmodule"

3_gram_verilog_file_9003.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 76438150
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_9010.v: 3_gram_verilog_file_9010.v:3:293-297: syntax error at token "logic"
3_gram_verilog_file_9010.v:3:400: syntax error at token "("
3_gram_verilog_file_9010.v:3:426-431: syntax error at token "assign"
3_gram_verilog_file_9010.v:3:453-458: syntax error at token "always"
3_gram_verilog_file_9010.v:3:539: syntax error at token "("
3_gram_verilog_file_9010.v:3:576-584: syntax error at token "endmodule"

3_gram_verilog_file_9010.v: 3_gram_verilog_file_9010.v:2:165-169: syntax error at token "logic"
3_gram_verilog_file_9010.v:2:240-245: syntax error at token "assign"
3_gram_verilog_file_9010.v:2:283-288: syntax error at token "assign"
3_gram_verilog_file_9010.v:2:306-311: syntax error at token "assign"
3_gram_verilog_file_9010.v:2:383-391: syntax error at token "endmodule"

3_gram_verilog_file_9041.v: 3_gram_verilog_file_9041.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_9041.v:2:126-131: syntax error at token "assign"
3_gram_verilog_file_9041.v:2:149-157: syntax error at token "endmodule"

3_gram_verilog_file_9042.v: 3_gram_verilog_file_9042.v:3:181-185: syntax error at token "logic"
3_gram_verilog_file_9042.v:3:276-281: syntax error at token "always"
3_gram_verilog_file_9042.v:3:484-492: syntax error at token "endmodule"

3_gram_verilog_file_9051.v: 3_gram_verilog_file_9051.v:3:355-359: syntax error at token "logic"
3_gram_verilog_file_9051.v:3:464-469: syntax error at token "assign"
3_gram_verilog_file_9051.v:3:495: syntax error at token "("
3_gram_verilog_file_9051.v:3:541-546: syntax error at token "assign"
3_gram_verilog_file_9051.v:3:565-573: syntax error at token "endmodule"

3_gram_verilog_file_9052.v: 3_gram_verilog_file_9052.v:3:2: syntax error at token ")"
3_gram_verilog_file_9052.v:4:28: syntax error at token "("
3_gram_verilog_file_9052.v:4:83-88: syntax error at token "assign"
3_gram_verilog_file_9052.v:4:109-114: syntax error at token "assign"
3_gram_verilog_file_9052.v:4:141-146: syntax error at token "assign"
3_gram_verilog_file_9052.v:4:222-227: syntax error at token "assign"
3_gram_verilog_file_9052.v:4:263-271: syntax error at token "endmodule"
3_gram_verilog_file_9052.v:4:332-336: syntax error at token "inout"
3_gram_verilog_file_9052.v:4:345-350: syntax error at token "output"
3_gram_verilog_file_9052.v:4:359-363: syntax error at token "inout"
3_gram_verilog_file_9052.v:4:372-377: syntax error at token "output"
3_gram_verilog_file_9052.v:4:387-392: syntax error at token "assign"
3_gram_verilog_file_9052.v:4:410-418: syntax error at token "endmodule"

3_gram_verilog_file_9076.v: 3_gram_verilog_file_9076.v:2:110-116: syntax error at token "integer"
3_gram_verilog_file_9076.v:2:305-313: syntax error at token "endmodule"

3_gram_verilog_file_9108.v: 3_gram_verilog_file_9108.v:3:77-81: syntax error at token "logic"
3_gram_verilog_file_9108.v:3:119-124: syntax error at token "assign"
3_gram_verilog_file_9108.v:3:154-162: syntax error at token "endmodule"

3_gram_verilog_file_9109.v: 3_gram_verilog_file_9109.v:2:377-381: syntax error at token "logic"
3_gram_verilog_file_9109.v:2:724-729: syntax error at token "assign"
3_gram_verilog_file_9109.v:2:761-766: syntax error at token "assign"
3_gram_verilog_file_9109.v:2:788-793: syntax error at token "assign"
3_gram_verilog_file_9109.v:2:812-817: syntax error at token "assign"
3_gram_verilog_file_9109.v:2:836-841: syntax error at token "assign"
3_gram_verilog_file_9109.v:2:907-915: syntax error at token "endmodule"

3_gram_verilog_file_9114.v: 3_gram_verilog_file_9114.v:2:283-287: syntax error at token "logic"
3_gram_verilog_file_9114.v:2:444: syntax error at token "("
3_gram_verilog_file_9114.v:2:506-511: syntax error at token "assign"
3_gram_verilog_file_9114.v:2:541: syntax error at token "("
3_gram_verilog_file_9114.v:2:590-598: syntax error at token "endmodule"

3_gram_verilog_file_9120.v: 3_gram_verilog_file_9120.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_9120.v:2:869-874: syntax error at token "assign"
3_gram_verilog_file_9120.v:2:929-934: syntax error at token "assign"
3_gram_verilog_file_9120.v:2:964: syntax error at token "("
3_gram_verilog_file_9120.v:2:1049-1057: syntax error at token "endmodule"

3_gram_verilog_file_9121.v: 3_gram_verilog_file_9121.v:2:226-232: syntax error at token "integer"
3_gram_verilog_file_9121.v:2:414-422: syntax error at token "endmodule"

3_gram_verilog_file_9123.v: 3_gram_verilog_file_9123.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_9123.v:2:158-163: syntax error at token "always"
3_gram_verilog_file_9123.v:2:206-211: syntax error at token "assign"
3_gram_verilog_file_9123.v:2:271-276: syntax error at token "assign"
3_gram_verilog_file_9123.v:2:306-311: syntax error at token "assign"
3_gram_verilog_file_9123.v:2:345-350: syntax error at token "always"
3_gram_verilog_file_9123.v:2:391-396: syntax error at token "assign"
3_gram_verilog_file_9123.v:2:434-439: syntax error at token "assign"
3_gram_verilog_file_9123.v:2:471-479: syntax error at token "endmodule"

3_gram_verilog_file_9127.v: 3_gram_verilog_file_9127.v:3:189-193: syntax error at token "logic"
3_gram_verilog_file_9127.v:3:374-379: syntax error at token "assign"
3_gram_verilog_file_9127.v:3:397-405: syntax error at token "endmodule"

3_gram_verilog_file_9133.v: 3_gram_verilog_file_9133.v:2:73-77: syntax error at token "logic"
3_gram_verilog_file_9133.v:2:156: syntax error at token "("
3_gram_verilog_file_9133.v:2:201-206: syntax error at token "always"
3_gram_verilog_file_9133.v:2:241-246: syntax error at token "assign"
3_gram_verilog_file_9133.v:2:267-272: syntax error at token "assign"
3_gram_verilog_file_9133.v:2:309-317: syntax error at token "endmodule"

3_gram_verilog_file_9138.v: 3_gram_verilog_file_9138.v:2:52-56: syntax error at token "logic"
3_gram_verilog_file_9138.v:2:217-225: syntax error at token "endmodule"

3_gram_verilog_file_9148.v: 3_gram_verilog_file_9148.v:2:222-228: syntax error at token "integer"
3_gram_verilog_file_9148.v:2:313-318: syntax error at token "assign"
3_gram_verilog_file_9148.v:2:360: syntax error at token "("
3_gram_verilog_file_9148.v:2:382-387: syntax error at token "always"
3_gram_verilog_file_9148.v:2:451-453: syntax error at token "end"

3_gram_verilog_file_9154.v: 3_gram_verilog_file_9154.v:2:260-264: syntax error at token "logic"
3_gram_verilog_file_9154.v:2:410-415: syntax error at token "assign"
3_gram_verilog_file_9154.v:2:437-442: syntax error at token "always"
3_gram_verilog_file_9154.v:2:495-497: syntax error at token "end"
3_gram_verilog_file_9154.v:2:581-586: syntax error at token "assign"
3_gram_verilog_file_9154.v:2:615: syntax error at token "("
3_gram_verilog_file_9154.v:2:650-658: syntax error at token "endmodule"

3_gram_verilog_file_9165.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 5:39-43:; problematic formatter output is
// Seed: 2386235926
`timescale 1ps / 1 ps
`define pp_0 0
`define pp_1 0
`timescale 1ps / 1ps `default_nettype `pp_0
`define pp_2 0
module module_0;
endmodule
<<EOF>>
3_gram_verilog_file_9174.v: 3_gram_verilog_file_9174.v:3:158-162: syntax error at token "logic"
3_gram_verilog_file_9174.v:3:684-689: syntax error at token "assign"
3_gram_verilog_file_9174.v:3:770: syntax error at token "("
3_gram_verilog_file_9174.v:3:810-818: syntax error at token "endmodule"

3_gram_verilog_file_9189.v: 3_gram_verilog_file_9189.v:3:60-64: syntax error at token "logic"
3_gram_verilog_file_9189.v:3:481-489: syntax error at token "endmodule"

3_gram_verilog_file_9197.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_2" at 4:18-22:; problematic formatter output is
// Seed: 2066893920
`define pp_2 0
`define pp_3 0
`default_nettype `pp_2
`define pp_4 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
endmodule
<<EOF>>
3_gram_verilog_file_9217.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 3645875768
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_9217.v: 3_gram_verilog_file_9217.v:3:221-225: syntax error at token "logic"
3_gram_verilog_file_9217.v:3:349-354: syntax error at token "assign"
3_gram_verilog_file_9217.v:3:419-427: syntax error at token "endmodule"

3_gram_verilog_file_9222.v: 3_gram_verilog_file_9222.v:2:266-270: syntax error at token "logic"
3_gram_verilog_file_9222.v:2:411-418: syntax error at token "generate"
3_gram_verilog_file_9222.v:2:447-457: syntax error at token "endgenerate"
3_gram_verilog_file_9222.v:2:528-530: syntax error at token "end"
3_gram_verilog_file_9222.v:2:635-640: syntax error at token "always"
3_gram_verilog_file_9222.v:2:790-798: syntax error at token "endmodule"

3_gram_verilog_file_9231.v: 3_gram_verilog_file_9231.v:2:60-64: syntax error at token "logic"
3_gram_verilog_file_9231.v:2:155: syntax error at token "("
3_gram_verilog_file_9231.v:2:347-355: syntax error at token "endmodule"

3_gram_verilog_file_9258.v: 3_gram_verilog_file_9258.v:2:164-168: syntax error at token "logic"
3_gram_verilog_file_9258.v:2:249-257: syntax error at token "endmodule"

3_gram_verilog_file_9264.v: 3_gram_verilog_file_9264.v:3:68-72: syntax error at token "logic"
3_gram_verilog_file_9264.v:3:103-111: syntax error at token "endmodule"

3_gram_verilog_file_9267.v: 3_gram_verilog_file_9267.v:3:83-87: syntax error at token "logic"
3_gram_verilog_file_9267.v:3:158-163: syntax error at token "always"
3_gram_verilog_file_9267.v:3:196-204: syntax error at token "endmodule"

3_gram_verilog_file_9292.v: 3_gram_verilog_file_9292.v:2:349-353: syntax error at token "logic"
3_gram_verilog_file_9292.v:2:603-611: syntax error at token "endmodule"

3_gram_verilog_file_9305.v: 3_gram_verilog_file_9305.v:2:66-69: syntax error at token "wand"
3_gram_verilog_file_9305.v:2:99-100: syntax error at token "<="
3_gram_verilog_file_9305.v:2:108-118: syntax error at token "endfunction"

3_gram_verilog_file_9314.v: 3_gram_verilog_file_9314.v:2:107-111: syntax error at token "logic"
3_gram_verilog_file_9314.v:2:215-220: syntax error at token "assign"
3_gram_verilog_file_9314.v:2:241-249: syntax error at token "endmodule"

3_gram_verilog_file_9315.v: 3_gram_verilog_file_9315.v:2:115-119: syntax error at token "logic"
3_gram_verilog_file_9315.v:2:241-246: syntax error at token "assign"
3_gram_verilog_file_9315.v:2:302-307: syntax error at token "assign"
3_gram_verilog_file_9315.v:2:329-337: syntax error at token "endmodule"

3_gram_verilog_file_9359.v: 3_gram_verilog_file_9359.v:2:164-168: syntax error at token "logic"
3_gram_verilog_file_9359.v:2:239-244: syntax error at token "assign"
3_gram_verilog_file_9359.v:2:262-270: syntax error at token "endmodule"

3_gram_verilog_file_9370.v: 3_gram_verilog_file_9370.v:3:281-285: syntax error at token "logic"
3_gram_verilog_file_9370.v:3:554-559: syntax error at token "assign"
3_gram_verilog_file_9370.v:3:581-589: syntax error at token "endmodule"

3_gram_verilog_file_9377.v: 3_gram_verilog_file_9377.v:2:140-144: syntax error at token "logic"
3_gram_verilog_file_9377.v:2:213-218: syntax error at token "assign"
3_gram_verilog_file_9377.v:2:246: syntax error at token "("
3_gram_verilog_file_9377.v:2:273-278: syntax error at token "assign"
3_gram_verilog_file_9377.v:2:418-426: syntax error at token "endmodule"

3_gram_verilog_file_9379.v: 3_gram_verilog_file_9379.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_9379.v:2:112-117: syntax error at token "assign"
3_gram_verilog_file_9379.v:2:154-162: syntax error at token "endmodule"

3_gram_verilog_file_9385.v: 3_gram_verilog_file_9385.v:3:156-160: syntax error at token "logic"
3_gram_verilog_file_9385.v:3:333-338: syntax error at token "assign"
3_gram_verilog_file_9385.v:3:361-366: syntax error at token "assign"
3_gram_verilog_file_9385.v:3:388-396: syntax error at token "endmodule"
3_gram_verilog_file_9385.v:3:475-480: syntax error at token "output"
3_gram_verilog_file_9385.v:3:489-493: syntax error at token "input"
3_gram_verilog_file_9385.v:3:502-506: syntax error at token "inout"
3_gram_verilog_file_9385.v:3:515-519: syntax error at token "inout"
3_gram_verilog_file_9385.v:3:528-532: syntax error at token "inout"
3_gram_verilog_file_9385.v:3:541-546: syntax error at token "output"
3_gram_verilog_file_9385.v:3:563: syntax error at token "("
3_gram_verilog_file_9385.v:3:662-670: syntax error at token "endmodule"

3_gram_verilog_file_9388.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:61-65:; problematic formatter output is
// Seed: 2084302171
`define pp_0 0
`timescale 1 ps / 1ps `timescale 1ps / 1ps `default_nettype `pp_0
`define pp_1 0
`define pp_2 0
`timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps `timescale 1ps / 1ps
    `timescale 1ps / 1 ps `timescale 1ps / 1ps
`define pp_3 0
`timescale 1ps / 1 ps
`define pp_4 0
`timescale 1 ps / 1ps
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
`define pp_7 0
`resetall `timescale 1ps / 1 ps
module module_0 ();
  defparam id_0.id_1 = 1'b0;
  logic id_2;
  assign id_2 = 1;
endmodule
<<EOF>>
3_gram_verilog_file_9388.v: 3_gram_verilog_file_9388.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9388.v:2:226-231: syntax error at token "assign"
3_gram_verilog_file_9388.v:2:253-261: syntax error at token "endmodule"

3_gram_verilog_file_9394.v: 3_gram_verilog_file_9394.v:2:573-577: syntax error at token "logic"
3_gram_verilog_file_9394.v:2:656-661: syntax error at token "assign"
3_gram_verilog_file_9394.v:2:727-732: syntax error at token "always"
3_gram_verilog_file_9394.v:2:826-829: syntax error at token "else"
3_gram_verilog_file_9394.v:2:881-889: syntax error at token "endmodule"

3_gram_verilog_file_9394.v: 3_gram_verilog_file_9394.v:2:814-818: syntax error at token "logic"
3_gram_verilog_file_9394.v:2:928-933: syntax error at token "always"
3_gram_verilog_file_9394.v:2:979-984: syntax error at token "assign"
3_gram_verilog_file_9394.v:2:1012-1017: syntax error at token "assign"
3_gram_verilog_file_9394.v:2:1054: syntax error at token "("
3_gram_verilog_file_9394.v:2:1090-1094: syntax error at token "rnmos"
3_gram_verilog_file_9394.v:2:1243-1251: syntax error at token "endmodule"

3_gram_verilog_file_9419.v: 3_gram_verilog_file_9419.v:3:68-72: syntax error at token "logic"
3_gram_verilog_file_9419.v:3:147: syntax error at token "("
3_gram_verilog_file_9419.v:3:196-204: syntax error at token "endmodule"

3_gram_verilog_file_9426.v: 3_gram_verilog_file_9426.v:2:211-215: syntax error at token "logic"
3_gram_verilog_file_9426.v:2:403-411: syntax error at token "endmodule"

3_gram_verilog_file_9431.v: 3_gram_verilog_file_9431.v:3:154-158: syntax error at token "logic"
3_gram_verilog_file_9431.v:3:189-197: syntax error at token "endmodule"

3_gram_verilog_file_9434.v: 3_gram_verilog_file_9434.v:2:279-283: syntax error at token "logic"
3_gram_verilog_file_9434.v:2:316-321: syntax error at token "assign"
3_gram_verilog_file_9434.v:2:366-374: syntax error at token "endmodule"

3_gram_verilog_file_9439.v: 3_gram_verilog_file_9439.v:2:117-121: syntax error at token "logic"
3_gram_verilog_file_9439.v:2:136-141: syntax error at token "assign"
3_gram_verilog_file_9439.v:2:184-189: syntax error at token "assign"
3_gram_verilog_file_9439.v:2:220: syntax error at token "("
3_gram_verilog_file_9439.v:2:413-421: syntax error at token "endmodule"

3_gram_verilog_file_9450.v: 3_gram_verilog_file_9450.v:2:142-146: syntax error at token "logic"
3_gram_verilog_file_9450.v:2:550: syntax error at token "("
3_gram_verilog_file_9450.v:2:615-620: syntax error at token "always"
3_gram_verilog_file_9450.v:2:740-742: syntax error at token "end"
3_gram_verilog_file_9450.v:2:800-801: syntax error at token "<="
3_gram_verilog_file_9450.v:2:843-845: syntax error at token "end"
3_gram_verilog_file_9450.v:2:865-873: syntax error at token "endmodule"

3_gram_verilog_file_9459.v: 3_gram_verilog_file_9459.v:3:97-101: syntax error at token "logic"
3_gram_verilog_file_9459.v:3:173-181: syntax error at token "endmodule"

3_gram_verilog_file_9464.v: 3_gram_verilog_file_9464.v:2:84-88: syntax error at token "logic"
3_gram_verilog_file_9464.v:2:395-403: syntax error at token "endmodule"

3_gram_verilog_file_9464.v: 3_gram_verilog_file_9464.v:2:369-373: syntax error at token "logic"
3_gram_verilog_file_9464.v:2:554-559: syntax error at token "assign"
3_gram_verilog_file_9464.v:2:581-586: syntax error at token "assign"
3_gram_verilog_file_9464.v:2:622-630: syntax error at token "endmodule"

3_gram_verilog_file_9473.v: 3_gram_verilog_file_9473.v:3:250-254: syntax error at token "logic"
3_gram_verilog_file_9473.v:3:419-424: syntax error at token "assign"
3_gram_verilog_file_9473.v:3:481: syntax error at token "("
3_gram_verilog_file_9473.v:3:624-632: syntax error at token "endmodule"

3_gram_verilog_file_9476.v: 3_gram_verilog_file_9476.v:2:345-349: syntax error at token "logic"
3_gram_verilog_file_9476.v:2:654-659: syntax error at token "assign"
3_gram_verilog_file_9476.v:2:678-683: syntax error at token "assign"
3_gram_verilog_file_9476.v:2:705-713: syntax error at token "endmodule"
3_gram_verilog_file_9476.v:2:765-770: syntax error at token "output"
3_gram_verilog_file_9476.v:2:779-783: syntax error at token "input"
3_gram_verilog_file_9476.v:2:792-797: syntax error at token "output"
3_gram_verilog_file_9476.v:2:807-815: syntax error at token "endmodule"

3_gram_verilog_file_9482.v: 3_gram_verilog_file_9482.v:3:173-177: syntax error at token "logic"
3_gram_verilog_file_9482.v:3:199: syntax error at token "("
3_gram_verilog_file_9482.v:3:220-228: syntax error at token "endmodule"

3_gram_verilog_file_9490.v: 3_gram_verilog_file_9490.v:2:238-242: syntax error at token "logic"
3_gram_verilog_file_9490.v:2:381: syntax error at token "("
3_gram_verilog_file_9490.v:2:406-414: syntax error at token "endmodule"

3_gram_verilog_file_9492.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 4274373055
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_9492.v: 3_gram_verilog_file_9492.v:3:107-111: syntax error at token "logic"
3_gram_verilog_file_9492.v:3:150: syntax error at token "("
3_gram_verilog_file_9492.v:3:204-209: syntax error at token "assign"
3_gram_verilog_file_9492.v:3:237: syntax error at token "("
3_gram_verilog_file_9492.v:3:274-282: syntax error at token "endmodule"

3_gram_verilog_file_9493.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 2097091960
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_9518.v: 3_gram_verilog_file_9518.v:3:406-409: syntax error at token "real"
3_gram_verilog_file_9518.v:3:476-481: syntax error at token "assign"
3_gram_verilog_file_9518.v:3:509-514: syntax error at token "assign"
3_gram_verilog_file_9518.v:3:824-832: syntax error at token "endmodule"

3_gram_verilog_file_9529.v: 3_gram_verilog_file_9529.v:2:52-54: syntax error at token "int"
3_gram_verilog_file_9529.v:2:675-683: syntax error at token "endmodule"

3_gram_verilog_file_9550.v: 3_gram_verilog_file_9550.v:3:137-141: syntax error at token "logic"
3_gram_verilog_file_9550.v:3:230-238: syntax error at token "endmodule"

3_gram_verilog_file_9552.v: 3_gram_verilog_file_9552.v:2:82-86: syntax error at token "logic"
3_gram_verilog_file_9552.v:2:101-106: syntax error at token "assign"
3_gram_verilog_file_9552.v:2:149-157: syntax error at token "endmodule"

3_gram_verilog_file_9587.v: 3_gram_verilog_file_9587.v:7:36-42: syntax error at token "integer"
3_gram_verilog_file_9587.v:7:187-192: syntax error at token "assign"
3_gram_verilog_file_9587.v:7:213-218: syntax error at token "assign"
3_gram_verilog_file_9587.v:7:236-241: syntax error at token "assign"
3_gram_verilog_file_9587.v:7:269: syntax error at token "("
3_gram_verilog_file_9587.v:7:322-330: syntax error at token "endmodule"
3_gram_verilog_file_9587.v:7:458-466: syntax error at token "endmodule"

3_gram_verilog_file_9597.v: 3_gram_verilog_file_9597.v:3:221-225: syntax error at token "logic"
3_gram_verilog_file_9597.v:3:365-370: syntax error at token "assign"
3_gram_verilog_file_9597.v:3:388-396: syntax error at token "endmodule"

3_gram_verilog_file_9602.v: 3_gram_verilog_file_9602.v:3:625-629: syntax error at token "logic"
3_gram_verilog_file_9602.v:3:1310-1318: syntax error at token "endmodule"

3_gram_verilog_file_9602.v: 3_gram_verilog_file_9602.v:2:150-154: syntax error at token "logic"
3_gram_verilog_file_9602.v:2:185-190: syntax error at token "assign"
3_gram_verilog_file_9602.v:2:208-213: syntax error at token "assign"
3_gram_verilog_file_9602.v:2:259-267: syntax error at token "endmodule"

3_gram_verilog_file_9611.v: 3_gram_verilog_file_9611.v:2:171-175: syntax error at token "logic"
3_gram_verilog_file_9611.v:2:485-490: syntax error at token "assign"
3_gram_verilog_file_9611.v:2:522-527: syntax error at token "assign"
3_gram_verilog_file_9611.v:2:546-554: syntax error at token "endmodule"

3_gram_verilog_file_9631.v: 3_gram_verilog_file_9631.v:3:524-527: syntax error at token "real"

3_gram_verilog_file_9647.v: 3_gram_verilog_file_9647.v:3:358-362: syntax error at token "logic"
3_gram_verilog_file_9647.v:3:815-822: syntax error at token "generate"
3_gram_verilog_file_9647.v:3:868-870: syntax error at token "end"

3_gram_verilog_file_9649.v: 3_gram_verilog_file_9649.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9649.v:2:413-418: syntax error at token "always"
3_gram_verilog_file_9649.v:2:468-470: syntax error at token "end"
3_gram_verilog_file_9649.v:2:490-498: syntax error at token "endmodule"

3_gram_verilog_file_9650.v: 3_gram_verilog_file_9650.v:3:140-144: syntax error at token "logic"
3_gram_verilog_file_9650.v:3:262: syntax error at token "("
3_gram_verilog_file_9650.v:3:355-363: syntax error at token "endmodule"

3_gram_verilog_file_9653.v: 3_gram_verilog_file_9653.v:2:124-128: syntax error at token "logic"
3_gram_verilog_file_9653.v:2:326-334: syntax error at token "endmodule"
3_gram_verilog_file_9653.v:7:42-46: syntax error at token "input"
3_gram_verilog_file_9653.v:7:55-59: syntax error at token "input"
3_gram_verilog_file_9653.v:7:69-74: syntax error at token "assign"
3_gram_verilog_file_9653.v:7:95-103: syntax error at token "endmodule"

3_gram_verilog_file_9656.v: 3_gram_verilog_file_9656.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_9656.v:2:376-384: syntax error at token "endmodule"

3_gram_verilog_file_9676.v: 3_gram_verilog_file_9676.v:2:93-97: syntax error at token "logic"
3_gram_verilog_file_9676.v:2:163-171: syntax error at token "endmodule"

3_gram_verilog_file_9678.v: 3_gram_verilog_file_9678.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_9678.v:3:136-141: syntax error at token "assign"
3_gram_verilog_file_9678.v:3:158-163: syntax error at token "always"
3_gram_verilog_file_9678.v:3:250-255: syntax error at token "assign"
3_gram_verilog_file_9678.v:3:505-510: syntax error at token "genvar"
3_gram_verilog_file_9678.v:3:523-531: syntax error at token "endmodule"

3_gram_verilog_file_9678.v: 3_gram_verilog_file_9678.v:2:163-167: syntax error at token "logic"
3_gram_verilog_file_9678.v:2:363-371: syntax error at token "endmodule"
3_gram_verilog_file_9678.v:2:597-602: syntax error at token "output"
3_gram_verilog_file_9678.v:2:612-616: syntax error at token "input"
3_gram_verilog_file_9678.v:2:626-630: syntax error at token "input"
3_gram_verilog_file_9678.v:2:640-644: syntax error at token "input"
3_gram_verilog_file_9678.v:2:654-658: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:668-672: syntax error at token "input"
3_gram_verilog_file_9678.v:2:682-686: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:696-700: syntax error at token "input"
3_gram_verilog_file_9678.v:2:710-714: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:724-728: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:738-743: syntax error at token "output"
3_gram_verilog_file_9678.v:2:753-758: syntax error at token "output"
3_gram_verilog_file_9678.v:2:768-773: syntax error at token "output"
3_gram_verilog_file_9678.v:2:782-786: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:795-799: syntax error at token "input"
3_gram_verilog_file_9678.v:2:808-812: syntax error at token "input"
3_gram_verilog_file_9678.v:2:821-826: syntax error at token "output"
3_gram_verilog_file_9678.v:2:835-839: syntax error at token "inout"
3_gram_verilog_file_9678.v:2:848-852: syntax error at token "input"
3_gram_verilog_file_9678.v:2:861-866: syntax error at token "output"
3_gram_verilog_file_9678.v:2:875-880: syntax error at token "output"
3_gram_verilog_file_9678.v:2:890-898: syntax error at token "endmodule"

3_gram_verilog_file_9691.v: 3_gram_verilog_file_9691.v:4:37-41: syntax error at token "logic"
3_gram_verilog_file_9691.v:4:206-214: syntax error at token "endmodule"

3_gram_verilog_file_9693.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_0" at 3:18-22:; problematic formatter output is
// Seed: 578320583
`define pp_0 0
`default_nettype `pp_0
<<EOF>>
3_gram_verilog_file_9698.v: 3_gram_verilog_file_9698.v:3:280-284: syntax error at token "logic"
3_gram_verilog_file_9698.v:3:536-541: syntax error at token "always"
3_gram_verilog_file_9698.v:3:559-567: syntax error at token "endmodule"

3_gram_verilog_file_9738.v: 3_gram_verilog_file_9738.v:3:307-311: syntax error at token "logic"
3_gram_verilog_file_9738.v:3:395-400: syntax error at token "assign"
3_gram_verilog_file_9738.v:3:423-431: syntax error at token "endmodule"

3_gram_verilog_file_9743.v: 3_gram_verilog_file_9743.v:3:94-98: syntax error at token "logic"
3_gram_verilog_file_9743.v:3:162-167: syntax error at token "always"
3_gram_verilog_file_9743.v:3:212-217: syntax error at token "assign"
3_gram_verilog_file_9743.v:3:247-255: syntax error at token "endmodule"

3_gram_verilog_file_9755.v: 3_gram_verilog_file_9755.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9755.v:2:140: syntax error at token "("
3_gram_verilog_file_9755.v:2:200-208: syntax error at token "endmodule"

3_gram_verilog_file_9778.v: 3_gram_verilog_file_9778.v:2:279-283: syntax error at token "logic"
3_gram_verilog_file_9778.v:2:299-304: syntax error at token "always"
3_gram_verilog_file_9778.v:2:362-370: syntax error at token "endmodule"

3_gram_verilog_file_9784.v: 3_gram_verilog_file_9784.v:3:76-80: syntax error at token "logic"
3_gram_verilog_file_9784.v:3:230: syntax error at token "("
3_gram_verilog_file_9784.v:3:296-304: syntax error at token "endmodule"

3_gram_verilog_file_9784.v: 3_gram_verilog_file_9784.v:2:291-295: syntax error at token "logic"
3_gram_verilog_file_9784.v:2:405-410: syntax error at token "assign"
3_gram_verilog_file_9784.v:2:444-452: syntax error at token "endmodule"

3_gram_verilog_file_9790.v: 3_gram_verilog_file_9790.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9790.v:2:234-239: syntax error at token "assign"
3_gram_verilog_file_9790.v:2:260-265: syntax error at token "assign"
3_gram_verilog_file_9790.v:2:293: syntax error at token "("
3_gram_verilog_file_9790.v:2:345-353: syntax error at token "endmodule"

3_gram_verilog_file_9794.v: 3_gram_verilog_file_9794.v:2:356-360: syntax error at token "logic"
3_gram_verilog_file_9794.v:2:376-384: syntax error at token "endmodule"

3_gram_verilog_file_9794.v: 3_gram_verilog_file_9794.v:2:54-58: syntax error at token "logic"
3_gram_verilog_file_9794.v:2:324: syntax error at token "("
3_gram_verilog_file_9794.v:2:480-485: syntax error at token "assign"
3_gram_verilog_file_9794.v:2:510-517: syntax error at token "generate"
3_gram_verilog_file_9794.v:2:556-566: syntax error at token "endgenerate"
3_gram_verilog_file_9794.v:2:586-594: syntax error at token "endmodule"

3_gram_verilog_file_9796.v: 3_gram_verilog_file_9796.v:2:203-209: syntax error at token "integer"
3_gram_verilog_file_9796.v:2:443-448: syntax error at token "assign"
3_gram_verilog_file_9796.v:2:480: syntax error at token "("
3_gram_verilog_file_9796.v:2:702-710: syntax error at token "endmodule"

3_gram_verilog_file_9819.v: 3_gram_verilog_file_9819.v:2:53-57: syntax error at token "logic"
3_gram_verilog_file_9819.v:2:135-140: syntax error at token "always"
3_gram_verilog_file_9819.v:2:201-206: syntax error at token "assign"
3_gram_verilog_file_9819.v:2:259-267: syntax error at token "endmodule"

3_gram_verilog_file_9823.v: 3_gram_verilog_file_9823.v:3:252-256: syntax error at token "logic"
3_gram_verilog_file_9823.v:3:363: syntax error at token "("
3_gram_verilog_file_9823.v:3:587-592: syntax error at token "always"
3_gram_verilog_file_9823.v:3:642-650: syntax error at token "endmodule"

3_gram_verilog_file_9823.v: 3_gram_verilog_file_9823.v:2:75-78: syntax error at token "real"
3_gram_verilog_file_9823.v:2:125-130: syntax error at token "assign"
3_gram_verilog_file_9823.v:2:223-231: syntax error at token "endmodule"

3_gram_verilog_file_9835.v: 3_gram_verilog_file_9835.v:2:349-353: syntax error at token "logic"
3_gram_verilog_file_9835.v:2:382: syntax error at token "("
3_gram_verilog_file_9835.v:2:539-547: syntax error at token "endmodule"

3_gram_verilog_file_9842.v: 3_gram_verilog_file_9842.v:2:212-216: syntax error at token "logic"
3_gram_verilog_file_9842.v:2:238: syntax error at token "("
3_gram_verilog_file_9842.v:2:377-385: syntax error at token "endmodule"

3_gram_verilog_file_9848.v: *** Some token partitions failed to complete within the search limit:
>>[defparam id_46 . id_47 = 1 , id_48 . id_49 = 1 , id_50 . id_51 = 1 , id_52 . id_53 = id_10 , id_54 . id_55 = id_9 , id_56 . id_57 = 1 ^ id_11 , id_58 . id_59 = 1 == 1 , id_60 . id_61 = 1 , id_62 . id_63 = 1 , id_64 . id_65 = 1 , id_66 . id_67 = ! id_39 , id_68 . id_69 = 1 , id_70 . id_71 = 1 , id_72 . id_73 = 1 , id_74 . id_75 = id_35 , id_76 . id_77 . id_78 = id_56 , id_79 . id_80 = id_15 , id_81 . id_82 = 1 , id_83 . id_84 = id_18 , id_85 . id_86 = 1 , id_87 . id_88 = 1 , id_89 . id_90 = 1 , id_91 . id_92 = id_56 , id_93 . id_94 = id_18 , id_95 . id_96 = id_34 , id_97 . id_98 = ( 1 ) ;], policy: uninitialized, (origin: "defparam")
*** end of partially formatted partition list
[other error status]
3_gram_verilog_file_9856.v: 3_gram_verilog_file_9856.v:3:36-40: syntax error at token "logic"
3_gram_verilog_file_9856.v:3:358-366: syntax error at token "endmodule"

3_gram_verilog_file_9874.v: 3_gram_verilog_file_9874.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9874.v:2:183: syntax error at token "("
3_gram_verilog_file_9874.v:2:207-212: syntax error at token "assign"
3_gram_verilog_file_9874.v:2:308-316: syntax error at token "endmodule"

3_gram_verilog_file_9874.v: 3_gram_verilog_file_9874.v:9:120-123: syntax error at token "real"
3_gram_verilog_file_9874.v:9:317-322: syntax error at token "assign"
3_gram_verilog_file_9874.v:9:344-349: syntax error at token "always"
3_gram_verilog_file_9874.v:9:428-436: syntax error at token "endmodule"

3_gram_verilog_file_9874.v: 3_gram_verilog_file_9874.v:4:173-177: syntax error at token "logic"
3_gram_verilog_file_9874.v:4:370-375: syntax error at token "assign"
3_gram_verilog_file_9874.v:4:411-416: syntax error at token "assign"
3_gram_verilog_file_9874.v:4:438-446: syntax error at token "endmodule"

3_gram_verilog_file_9875.v: 3_gram_verilog_file_9875.v:2:101-105: syntax error at token "logic"
3_gram_verilog_file_9875.v:2:516-521: syntax error at token "assign"
3_gram_verilog_file_9875.v:2:564-572: syntax error at token "endmodule"

3_gram_verilog_file_9887.v: 3_gram_verilog_file_9887.v:2:36-40: syntax error at token "logic"
3_gram_verilog_file_9887.v:2:325-330: syntax error at token "always"
3_gram_verilog_file_9887.v:2:367-372: syntax error at token "always"
3_gram_verilog_file_9887.v:2:526-533: syntax error at token "generate"
3_gram_verilog_file_9887.v:2:563-573: syntax error at token "endgenerate"
3_gram_verilog_file_9887.v:2:603-611: syntax error at token "endmodule"

3_gram_verilog_file_9892.v: 3_gram_verilog_file_9892.v:2:318-322: syntax error at token "logic"
3_gram_verilog_file_9892.v:2:421: syntax error at token "("
3_gram_verilog_file_9892.v:2:446-451: syntax error at token "always"
3_gram_verilog_file_9892.v:2:496: syntax error at token "("
3_gram_verilog_file_9892.v:2:536-541: syntax error at token "always"
3_gram_verilog_file_9892.v:2:579-587: syntax error at token "endmodule"

3_gram_verilog_file_9893.v: 3_gram_verilog_file_9893.v:2:110-114: syntax error at token "logic"
3_gram_verilog_file_9893.v:2:175-180: syntax error at token "assign"
3_gram_verilog_file_9893.v:2:207-215: syntax error at token "endmodule"

3_gram_verilog_file_9900.v: 3_gram_verilog_file_9900.v:2:48-52: syntax error at token "logic"
3_gram_verilog_file_9900.v:2:178-186: syntax error at token "endmodule"

3_gram_verilog_file_9909.v: 3_gram_verilog_file_9909.v:2:70-74: syntax error at token "logic"
3_gram_verilog_file_9909.v:2:178-186: syntax error at token "endmodule"

3_gram_verilog_file_9910.v: 3_gram_verilog_file_9910.v:3:514-520: syntax error at token "integer"
3_gram_verilog_file_9910.v:3:757-765: syntax error at token "endmodule"

3_gram_verilog_file_9921.v: 3_gram_verilog_file_9921.v:3:92-96: syntax error at token "logic"
3_gram_verilog_file_9921.v:3:445-450: syntax error at token "assign"
3_gram_verilog_file_9921.v:3:532: syntax error at token "("
3_gram_verilog_file_9921.v:3:948-956: syntax error at token "endmodule"

3_gram_verilog_file_9943.v: 3_gram_verilog_file_9943.v:3:37-41: syntax error at token "logic"
3_gram_verilog_file_9943.v:3:313-318: syntax error at token "assign"
3_gram_verilog_file_9943.v:3:389: syntax error at token "("
3_gram_verilog_file_9943.v:3:439-444: syntax error at token "assign"
3_gram_verilog_file_9943.v:3:483-491: syntax error at token "endmodule"

3_gram_verilog_file_9944.v: 3_gram_verilog_file_9944.v:4:76-80: syntax error at token "logic"
3_gram_verilog_file_9944.v:4:111-116: syntax error at token "assign"
3_gram_verilog_file_9944.v:4:137-142: syntax error at token "assign"
3_gram_verilog_file_9944.v:4:189-197: syntax error at token "endmodule"

3_gram_verilog_file_9958.v: Error lex/parsing-ing formatted output.  Please file a bug.
First error: token: "`pp_13" at 6:84-89:; problematic formatter output is
// Seed: 407522721
`define pp_12 0
`default_nettype id_11
`define pp_13 0
`define pp_14 0
`default_nettype id_4 `default_nettype id_7 `timescale 1 ps / 1ps `default_nettype `pp_13
`define pp_15 0
`define pp_16 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input id_12;
  output id_11;
  output id_10;
  inout id_9;
  input id_8;
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  output id_3;
  input id_2;
  output id_1;
  logic id_12;
  always  @  (  (  {  1  ==  1  ,  id_8  ,  (  1  )  , "" ,  1  ,  1  ,  1 'd0 ,  1  ,  1 'd0 ,  id_8  +  1  ||  1  }  <<  1  )  *  1  or  posedge  1  )  begin
    id_6 <= 1;
  end
  logic id_13;
  logic id_14;
endmodule
`define pp_17 0
<<EOF>>
3_gram_verilog_file_9959.v: 3_gram_verilog_file_9959.v:2:139-143: syntax error at token "logic"
3_gram_verilog_file_9959.v:2:207-215: syntax error at token "endmodule"
3_gram_verilog_file_9959.v:2:238-243: syntax error at token "assign"
3_gram_verilog_file_9959.v:2:314-319: syntax error at token "always"
3_gram_verilog_file_9959.v:2:378: syntax error at token "("
3_gram_verilog_file_9959.v:2:444-449: syntax error at token "assign"
3_gram_verilog_file_9959.v:2:476-484: syntax error at token "endmodule"

3_gram_verilog_file_9974.v: 3_gram_verilog_file_9974.v:2:122: syntax error at token "#"

3_gram_verilog_file_9978.v: 3_gram_verilog_file_9978.v:2:436-440: syntax error at token "logic"
3_gram_verilog_file_9978.v:2:669-674: syntax error at token "assign"
3_gram_verilog_file_9978.v:2:709-717: syntax error at token "endmodule"

