<stg><name>readB</name>


<trans_list>

<trans id="206" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="18" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="28" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5  %B_p_V_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %B_p_V_offset)

]]></Node>
<StgValue><ssdm name="B_p_V_offset_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="58" op_0_bw="58" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:6  %tmp = call i58 @_ssdm_op_PartSelect.i58.i64.i32.i32(i64 %B_p_V_offset_read, i32 6, i32 63)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11  %N_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %N)

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:13  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %N_read, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:18  %tmp_13_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %N_read, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14  %sub_ln48 = sub i32 0, %N_read

]]></Node>
<StgValue><ssdm name="sub_ln48"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:15  %tmp_i = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %sub_ln48, i32 8, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="25" op_0_bw="24">
<![CDATA[
entry:16  %zext_ln48 = zext i24 %tmp_i to i25

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:17  %sub_ln48_1 = sub i25 0, %zext_ln48

]]></Node>
<StgValue><ssdm name="sub_ln48_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="24">
<![CDATA[
entry:19  %zext_ln48_1 = zext i24 %tmp_13_i to i25

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="25" op_0_bw="1" op_1_bw="25" op_2_bw="25">
<![CDATA[
entry:20  %select_ln48 = select i1 %tmp_8, i25 %sub_ln48_1, i25 %zext_ln48_1

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="25">
<![CDATA[
entry:21  %sext_ln48 = sext i25 %select_ln48 to i32

]]></Node>
<StgValue><ssdm name="sext_ln48"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="36" op_0_bw="36" op_1_bw="25" op_2_bw="11">
<![CDATA[
entry:22  %tmp_14_i = call i36 @_ssdm_op_BitConcatenate.i36.i25.i11(i25 %select_ln48, i11 0)

]]></Node>
<StgValue><ssdm name="tmp_14_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="43" op_0_bw="36">
<![CDATA[
entry:23  %empty = sext i36 %tmp_14_i to i43

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="75" op_0_bw="32">
<![CDATA[
entry:25  %cast47_cast_i = zext i32 %sext_ln48 to i75

]]></Node>
<StgValue><ssdm name="cast47_cast_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="75" op_0_bw="43">
<![CDATA[
entry:26  %cast48_cast_i = zext i43 %empty to i75

]]></Node>
<StgValue><ssdm name="cast48_cast_i"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry:27  %bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry:27  %bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="48" st_id="5" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry:27  %bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry:27  %bound49_i = mul i75 %cast47_cast_i, %cast48_cast_i

]]></Node>
<StgValue><ssdm name="bound49_i"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="50" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="100" op_0_bw="25">
<![CDATA[
entry:29  %cast101_cast_i = zext i25 %select_ln48 to i100

]]></Node>
<StgValue><ssdm name="cast101_cast_i"/></StgValue>
</operation>

<operation id="51" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="100" op_0_bw="75">
<![CDATA[
entry:30  %cast102_cast_i = zext i75 %bound49_i to i100

]]></Node>
<StgValue><ssdm name="cast102_cast_i"/></StgValue>
</operation>

<operation id="52" st_id="7" stage="5" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry:31  %bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i

]]></Node>
<StgValue><ssdm name="bound103_i"/></StgValue>
</operation>

<operation id="53" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:32  %icmp_ln50 = icmp eq i25 %select_ln48, 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="54" st_id="8" stage="4" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry:31  %bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i

]]></Node>
<StgValue><ssdm name="bound103_i"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="55" st_id="9" stage="3" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry:31  %bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i

]]></Node>
<StgValue><ssdm name="bound103_i"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="56" st_id="10" stage="2" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry:31  %bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i

]]></Node>
<StgValue><ssdm name="bound103_i"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="57" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i512* %BStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %B_p_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str176, i32 0, i32 0, [1 x i8]* @p_str177, [1 x i8]* @p_str178, [1 x i8]* @p_str179, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str180, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="60" op_0_bw="58">
<![CDATA[
entry:7  %zext_ln47_cast_i = zext i58 %tmp to i60

]]></Node>
<StgValue><ssdm name="zext_ln47_cast_i"/></StgValue>
</operation>

<operation id="63" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i512* %BStream_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str48, i32 0, i32 0, [1 x i8]* @p_str49, [1 x i8]* @p_str50, [1 x i8]* @p_str51, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str52, [1 x i8]* @p_str53)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecInterface(i32* %N, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str124, i32 0, i32 0, [1 x i8]* @p_str125, [1 x i8]* @p_str126, [1 x i8]* @p_str127, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str128, [11 x i8]* @ScalarProp_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:12  call void (...)* @_ssdm_op_SpecInterface(i512* %B_p_V, [6 x i8]* @p_str19, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [6 x i8]* @p_str22, [6 x i8]* @p_str21, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="44" op_0_bw="43">
<![CDATA[
entry:24  %bound5_i = zext i43 %empty to i44

]]></Node>
<StgValue><ssdm name="bound5_i"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="76" op_0_bw="75">
<![CDATA[
entry:28  %bound49_cast_i = zext i75 %bound49_i to i76

]]></Node>
<StgValue><ssdm name="bound49_cast_i"/></StgValue>
</operation>

<operation id="69" st_id="11" stage="1" lat="5">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
entry:31  %bound103_i = mul i100 %cast101_cast_i, %cast102_cast_i

]]></Node>
<StgValue><ssdm name="bound103_i"/></StgValue>
</operation>

<operation id="70" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
entry:33  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="100" op_0_bw="100" op_1_bw="0" op_2_bw="100" op_3_bw="0">
<![CDATA[
.preheader.i.i:0  %indvar_flatten162_i = phi i100 [ 0, %entry ], [ %add_ln48, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten162_i"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="76" op_0_bw="76" op_1_bw="0" op_2_bw="76" op_3_bw="0">
<![CDATA[
.preheader.i.i:1  %indvar_flatten98_i = phi i76 [ 0, %entry ], [ %select_ln49_5, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten98_i"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="44" op_0_bw="44" op_1_bw="0" op_2_bw="44" op_3_bw="0">
<![CDATA[
.preheader.i.i:3  %indvar_flatten44_i = phi i44 [ 0, %entry ], [ %select_ln50_1, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten44_i"/></StgValue>
</operation>

<operation id="74" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="100" op_1_bw="100">
<![CDATA[
.preheader.i.i:22  %icmp_ln48 = icmp eq i100 %indvar_flatten162_i, %bound103_i

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="75" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="100" op_0_bw="100" op_1_bw="100">
<![CDATA[
.preheader.i.i:23  %add_ln48 = add i100 1, %indvar_flatten162_i

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="76" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="76" op_1_bw="76">
<![CDATA[
hls_label_2_begin:0  %icmp_ln49 = icmp eq i76 %indvar_flatten98_i, %bound49_cast_i

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="77" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_2_begin:9  %icmp_ln50_1 = icmp eq i44 %indvar_flatten44_i, %bound5_i

]]></Node>
<StgValue><ssdm name="icmp_ln50_1"/></StgValue>
</operation>

<operation id="78" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_2_begin:10  %select_ln49_3 = select i1 %icmp_ln49, i1 %icmp_ln50, i1 %icmp_ln50_1

]]></Node>
<StgValue><ssdm name="select_ln49_3"/></StgValue>
</operation>

<operation id="79" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:12  %or_ln54 = or i1 %select_ln49_3, %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln54"/></StgValue>
</operation>

<operation id="80" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="100">
<![CDATA[
hls_label_2_begin:76  %empty_18 = trunc i100 %indvar_flatten162_i to i3

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="81" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="100" op_0_bw="100" op_1_bw="97" op_2_bw="3">
<![CDATA[
hls_label_2_begin:77  %tmp_13 = call i100 @_ssdm_op_BitConcatenate.i100.i97.i3(i97 0, i3 %empty_18)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="82" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="100" op_1_bw="100">
<![CDATA[
hls_label_2_begin:78  %empty_19 = icmp eq i100 %tmp_13, 0

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_2_begin:79  br i1 %empty_19, label %ReqBB, label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="44" op_0_bw="44" op_1_bw="44">
<![CDATA[
hls_label_2_end:7  %add_ln50_1 = add i44 %indvar_flatten44_i, 1

]]></Node>
<StgValue><ssdm name="add_ln50_1"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="44" op_0_bw="1" op_1_bw="44" op_2_bw="44">
<![CDATA[
hls_label_2_end:8  %select_ln50_1 = select i1 %or_ln54, i44 1, i44 %add_ln50_1

]]></Node>
<StgValue><ssdm name="select_ln50_1"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="76" op_0_bw="76" op_1_bw="76">
<![CDATA[
hls_label_2_end:9  %add_ln49_1 = add i76 %indvar_flatten98_i, 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="76" op_0_bw="1" op_1_bw="76" op_2_bw="76">
<![CDATA[
hls_label_2_end:10  %select_ln49_5 = select i1 %icmp_ln49, i76 1, i76 %add_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln49_5"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:4  %kb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln50, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="kb_0_i_i"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader.i.i:5  %indvar_flatten_i = phi i13 [ 0, %entry ], [ %select_ln51_2, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten_i"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.i.i:6  %k_0_i_i = phi i9 [ 0, %entry ], [ %select_ln51_1, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="k_0_i_i"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader.i.i:7  %jj_0_i_i = phi i4 [ 0, %entry ], [ %jj, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="jj_0_i_i"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:9  %shl_ln54_1 = shl i32 %kb_0_i_i, 8

]]></Node>
<StgValue><ssdm name="shl_ln54_1"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="9">
<![CDATA[
.preheader.i.i:10  %zext_ln51 = zext i9 %k_0_i_i to i32

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:11  %add_ln54 = add nsw i32 %shl_ln54_1, %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln54"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:4  %xor_ln49 = xor i1 %icmp_ln49, true

]]></Node>
<StgValue><ssdm name="xor_ln49"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_begin:5  %icmp_ln52 = icmp eq i4 %jj_0_i_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:6  %and_ln49 = and i1 %icmp_ln52, %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_begin:7  %icmp_ln51 = icmp eq i13 %indvar_flatten_i, 2048

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:8  %and_ln49_1 = and i1 %icmp_ln51, %xor_ln49

]]></Node>
<StgValue><ssdm name="and_ln49_1"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:13  %select_ln54_1 = select i1 %or_ln54, i32 0, i32 %kb_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln54_1"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:17  %select_ln54_3 = select i1 %or_ln54, i32 0, i32 %shl_ln54_1

]]></Node>
<StgValue><ssdm name="select_ln54_3"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:26  %xor_ln54 = xor i1 %select_ln49_3, true

]]></Node>
<StgValue><ssdm name="xor_ln54"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:27  %and_ln54 = and i1 %and_ln49, %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:28  %and_ln54_1 = and i1 %and_ln49_1, %xor_ln54

]]></Node>
<StgValue><ssdm name="and_ln54_1"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:30  %add_ln50 = add nsw i32 1, %select_ln54_1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:31  %or_ln54_1 = or i1 %and_ln54_1, %select_ln49_3

]]></Node>
<StgValue><ssdm name="or_ln54_1"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:32  %or_ln54_2 = or i1 %or_ln54_1, %icmp_ln49

]]></Node>
<StgValue><ssdm name="or_ln54_2"/></StgValue>
</operation>

<operation id="108" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:33  %select_ln54_6 = select i1 %or_ln54_2, i9 0, i9 %k_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln54_6"/></StgValue>
</operation>

<operation id="109" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:34  %shl_ln54_3 = shl i32 %add_ln50, 8

]]></Node>
<StgValue><ssdm name="shl_ln54_3"/></StgValue>
</operation>

<operation id="110" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:35  %select_ln54_7 = select i1 %and_ln54_1, i32 %shl_ln54_3, i32 %select_ln54_3

]]></Node>
<StgValue><ssdm name="select_ln54_7"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:48  %xor_ln54_1 = xor i1 %icmp_ln51, true

]]></Node>
<StgValue><ssdm name="xor_ln54_1"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:49  %or_ln54_3 = or i1 %icmp_ln49, %xor_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln54_3"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:50  %or_ln54_4 = or i1 %select_ln49_3, %or_ln54_3

]]></Node>
<StgValue><ssdm name="or_ln54_4"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:51  %and_ln54_2 = and i1 %and_ln54, %or_ln54_4

]]></Node>
<StgValue><ssdm name="and_ln54_2"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:52  %select_ln50 = select i1 %and_ln54_1, i32 %add_ln50, i32 %select_ln54_1

]]></Node>
<StgValue><ssdm name="select_ln50"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_2_begin:53  %add_ln51 = add i9 1, %select_ln54_6

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:54  %or_ln51 = or i1 %and_ln54_2, %and_ln54_1

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_2_begin:55  %or_ln51_1 = or i1 %or_ln51, %or_ln54

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="9">
<![CDATA[
hls_label_2_begin:56  %zext_ln51_1 = zext i9 %add_ln51 to i32

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="120" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:57  %add_ln54_3 = add nsw i32 %zext_ln51_1, %select_ln54_7

]]></Node>
<StgValue><ssdm name="add_ln54_3"/></StgValue>
</operation>

<operation id="121" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_2_begin:70  %select_ln51_1 = select i1 %and_ln54_2, i9 %add_ln51, i9 %select_ln54_6

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="122" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_2_end:3  %add_ln52 = add i4 %jj_0_i_i, 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="123" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_2_end:4  %jj = select i1 %or_ln51_1, i4 1, i4 %add_ln52

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="124" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_2_end:5  %add_ln51_1 = add i13 %indvar_flatten_i, 1

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="125" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="13" op_0_bw="1" op_1_bw="13" op_2_bw="13">
<![CDATA[
hls_label_2_end:6  %select_ln51_2 = select i1 %or_ln54_2, i13 1, i13 %add_ln51_1

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="126" st_id="14" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:12  %mul_ln54 = mul nsw i32 %N_read, %add_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:36  %mul_ln54_1 = mul i32 %N_read, %add_ln50

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="4" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:58  %mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="129" st_id="15" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:12  %mul_ln54 = mul nsw i32 %N_read, %add_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="130" st_id="15" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:36  %mul_ln54_1 = mul i32 %N_read, %add_ln50

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="3" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:58  %mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="132" st_id="16" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:12  %mul_ln54 = mul nsw i32 %N_read, %add_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:36  %mul_ln54_1 = mul i32 %N_read, %add_ln50

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="2" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:58  %mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:12  %mul_ln54 = mul nsw i32 %N_read, %add_ln54

]]></Node>
<StgValue><ssdm name="mul_ln54"/></StgValue>
</operation>

<operation id="136" st_id="17" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:36  %mul_ln54_1 = mul i32 %N_read, %add_ln50

]]></Node>
<StgValue><ssdm name="mul_ln54_1"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="4">
<core>Mul4S</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:58  %mul_ln54_2 = mul nsw i32 %add_ln54_3, %N_read

]]></Node>
<StgValue><ssdm name="mul_ln54_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader.i.i:2  %jb_0_i_i = phi i32 [ 0, %entry ], [ %select_ln49_4, %hls_label_2_end ]

]]></Node>
<StgValue><ssdm name="jb_0_i_i"/></StgValue>
</operation>

<operation id="139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:8  %shl_ln54 = shl i32 %jb_0_i_i, 8

]]></Node>
<StgValue><ssdm name="shl_ln54"/></StgValue>
</operation>

<operation id="140" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:13  %add_ln54_1 = add nsw i32 %shl_ln54, %mul_ln54

]]></Node>
<StgValue><ssdm name="add_ln54_1"/></StgValue>
</operation>

<operation id="141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader.i.i:14  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="142" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.i.i:15  %sub_ln54 = sub i32 0, %add_ln54_1

]]></Node>
<StgValue><ssdm name="sub_ln54"/></StgValue>
</operation>

<operation id="143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i:16  %tmp_17_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="28" op_0_bw="27">
<![CDATA[
.preheader.i.i:17  %zext_ln54 = zext i27 %tmp_17_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
.preheader.i.i:18  %sub_ln54_1 = sub i28 0, %zext_ln54

]]></Node>
<StgValue><ssdm name="sub_ln54_1"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.i.i:19  %tmp_18_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_1, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_18_i"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="28" op_0_bw="27">
<![CDATA[
.preheader.i.i:20  %zext_ln54_1 = zext i27 %tmp_18_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_1"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
.preheader.i.i:21  %select_ln54 = select i1 %tmp_9, i28 %sub_ln54_1, i28 %zext_ln54_1

]]></Node>
<StgValue><ssdm name="select_ln54"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:24  br i1 %icmp_ln48, label %.exit, label %hls_label_2_begin

]]></Node>
<StgValue><ssdm name="br_ln48"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:1  %select_ln49 = select i1 %icmp_ln49, i32 0, i32 %jb_0_i_i

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:2  %select_ln49_1 = select i1 %icmp_ln49, i32 0, i32 %shl_ln54

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:11  %add_ln49 = add nsw i32 1, %select_ln49

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:15  %shl_ln54_2 = shl i32 %add_ln49, 8

]]></Node>
<StgValue><ssdm name="shl_ln54_2"/></StgValue>
</operation>

<operation id="154" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:16  %select_ln54_2 = select i1 %select_ln49_3, i32 %shl_ln54_2, i32 %select_ln49_1

]]></Node>
<StgValue><ssdm name="select_ln54_2"/></StgValue>
</operation>

<operation id="155" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:19  %sub_ln54_2 = sub i32 0, %shl_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54_2"/></StgValue>
</operation>

<operation id="156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:20  %tmp_20_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_2, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_20_i"/></StgValue>
</operation>

<operation id="157" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:29  %select_ln49_4 = select i1 %select_ln49_3, i32 %add_ln49, i32 %select_ln49

]]></Node>
<StgValue><ssdm name="select_ln49_4"/></StgValue>
</operation>

<operation id="158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:37  %shl_ln54_4 = shl i32 %mul_ln54_1, 8

]]></Node>
<StgValue><ssdm name="shl_ln54_4"/></StgValue>
</operation>

<operation id="159" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:38  %add_ln54_2 = add nsw i32 %shl_ln54_4, %select_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_2"/></StgValue>
</operation>

<operation id="160" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:59  %add_ln54_4 = add nsw i32 %mul_ln54_2, %select_ln54_2

]]></Node>
<StgValue><ssdm name="add_ln54_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="161" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:3  %select_ln49_2 = select i1 %icmp_ln49, i28 0, i28 %select_ln54

]]></Node>
<StgValue><ssdm name="select_ln49_2"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="24" op_0_bw="32">
<![CDATA[
hls_label_2_begin:14  %trunc_ln54 = trunc i32 %add_ln49 to i24

]]></Node>
<StgValue><ssdm name="trunc_ln54"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:18  %tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln49, i32 23)

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="28" op_0_bw="27">
<![CDATA[
hls_label_2_begin:21  %zext_ln54_2 = zext i27 %tmp_20_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_2"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2_begin:22  %sub_ln54_3 = sub i28 0, %zext_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54_3"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="28" op_0_bw="28" op_1_bw="1" op_2_bw="24" op_3_bw="3">
<![CDATA[
hls_label_2_begin:23  %trunc_ln54_2_mid_i = call i28 @_ssdm_op_BitConcatenate.i28.i1.i24.i3(i1 false, i24 %trunc_ln54, i3 0)

]]></Node>
<StgValue><ssdm name="trunc_ln54_2_mid_i"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="select_ln49_3" val="1"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:24  %select_ln54_4 = select i1 %tmp_10, i28 %sub_ln54_3, i28 %trunc_ln54_2_mid_i

]]></Node>
<StgValue><ssdm name="select_ln54_4"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:25  %select_ln54_5 = select i1 %select_ln49_3, i28 %select_ln54_4, i28 %select_ln49_2

]]></Node>
<StgValue><ssdm name="select_ln54_5"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:39  %tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:40  %sub_ln54_4 = sub i32 0, %add_ln54_2

]]></Node>
<StgValue><ssdm name="sub_ln54_4"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:41  %tmp_24_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_4, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="28" op_0_bw="27">
<![CDATA[
hls_label_2_begin:42  %zext_ln54_3 = zext i27 %tmp_24_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_3"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2_begin:43  %sub_ln54_5 = sub i28 0, %zext_ln54_3

]]></Node>
<StgValue><ssdm name="sub_ln54_5"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:44  %tmp_25_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_2, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_25_i"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="28" op_0_bw="27">
<![CDATA[
hls_label_2_begin:45  %zext_ln54_4 = zext i27 %tmp_25_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_4"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_1" val="1"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:46  %select_ln54_8 = select i1 %tmp_11, i28 %sub_ln54_5, i28 %zext_ln54_4

]]></Node>
<StgValue><ssdm name="select_ln54_8"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:47  %select_ln54_9 = select i1 %and_ln54_1, i28 %select_ln54_8, i28 %select_ln54_5

]]></Node>
<StgValue><ssdm name="select_ln54_9"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
hls_label_2_begin:60  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln54_4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_2_begin:61  %sub_ln54_6 = sub i32 0, %add_ln54_4

]]></Node>
<StgValue><ssdm name="sub_ln54_6"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:62  %tmp_26_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %sub_ln54_6, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_26_i"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="28" op_0_bw="27">
<![CDATA[
hls_label_2_begin:63  %zext_ln54_5 = zext i27 %tmp_26_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_5"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
hls_label_2_begin:64  %sub_ln54_7 = sub i28 0, %zext_ln54_5

]]></Node>
<StgValue><ssdm name="sub_ln54_7"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="27" op_0_bw="27" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2_begin:65  %tmp_27_i = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %add_ln54_4, i32 5, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_27_i"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="28" op_0_bw="27">
<![CDATA[
hls_label_2_begin:66  %zext_ln54_6 = zext i27 %tmp_27_i to i28

]]></Node>
<StgValue><ssdm name="zext_ln54_6"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
<literal name="and_ln54_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:67  %select_ln54_10 = select i1 %tmp_12, i28 %sub_ln54_7, i28 %zext_ln54_6

]]></Node>
<StgValue><ssdm name="select_ln54_10"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="28" op_0_bw="1" op_1_bw="28" op_2_bw="28">
<![CDATA[
hls_label_2_begin:68  %select_ln51 = select i1 %and_ln54_2, i28 %select_ln54_10, i28 %select_ln54_9

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="60" op_0_bw="28">
<![CDATA[
hls_label_2_begin:69  %sext_ln51 = sext i28 %select_ln51 to i60

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
hls_label_2_begin:73  %add_ln176 = add i60 %zext_ln47_cast_i, %sext_ln51

]]></Node>
<StgValue><ssdm name="add_ln176"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="189" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2_begin:71  %tmp_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="190" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2_begin:72  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="191" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="60">
<![CDATA[
hls_label_2_begin:74  %sext_ln176 = sext i60 %add_ln176 to i64

]]></Node>
<StgValue><ssdm name="sext_ln176"/></StgValue>
</operation>

<operation id="192" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
hls_label_2_begin:75  %B_p_V_addr = getelementptr i512* %B_p_V, i64 %sext_ln176

]]></Node>
<StgValue><ssdm name="B_p_V_addr"/></StgValue>
</operation>

<operation id="193" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="194" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="195" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="196" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="197" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="199" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="512" op_2_bw="32">
<![CDATA[
ReqBB:0  %B_p_V_addr_1_i_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %B_p_V_addr, i32 8)

]]></Node>
<StgValue><ssdm name="B_p_V_addr_1_i_rd_req"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %hls_label_2_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="201" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="512" op_0_bw="512" op_1_bw="512" op_2_bw="1">
<![CDATA[
hls_label_2_end:0  %tmp_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %B_p_V_addr)

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="202" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
hls_label_2_end:1  call void @_ssdm_op_Write.ap_fifo.volatile.i512P(i512* %BStream_V_V, i512 %tmp_V)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="203" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2_end:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_i_i)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="204" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2_end:11  br label %.preheader.i.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="205" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0">
<![CDATA[
.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln133"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
