;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC */
ADC_DEC__COHER EQU CYREG_DEC_COHER
ADC_DEC__CR EQU CYREG_DEC_CR
ADC_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DEC__PM_ACT_MSK EQU 0x01
ADC_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DEC__PM_STBY_MSK EQU 0x01
ADC_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DEC__SR EQU CYREG_DEC_SR
ADC_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_Ext_CP_Clk__INDEX EQU 0x00
ADC_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_IRQ__INTC_MASK EQU 0x20000000
ADC_IRQ__INTC_NUMBER EQU 29
ADC_IRQ__INTC_PRIOR_NUM EQU 7
ADC_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_theACLK__INDEX EQU 0x00
ADC_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_theACLK__PM_ACT_MSK EQU 0x01
ADC_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_theACLK__PM_STBY_MSK EQU 0x01

/* LCD */
LCD_LCDPort__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
LCD_LCDPort__0__MASK EQU 0x01
LCD_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_LCDPort__0__PORT EQU 2
LCD_LCDPort__0__SHIFT EQU 0
LCD_LCDPort__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
LCD_LCDPort__1__MASK EQU 0x02
LCD_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_LCDPort__1__PORT EQU 2
LCD_LCDPort__1__SHIFT EQU 1
LCD_LCDPort__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
LCD_LCDPort__2__MASK EQU 0x04
LCD_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_LCDPort__2__PORT EQU 2
LCD_LCDPort__2__SHIFT EQU 2
LCD_LCDPort__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
LCD_LCDPort__3__MASK EQU 0x08
LCD_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_LCDPort__3__PORT EQU 2
LCD_LCDPort__3__SHIFT EQU 3
LCD_LCDPort__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
LCD_LCDPort__4__MASK EQU 0x10
LCD_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_LCDPort__4__PORT EQU 2
LCD_LCDPort__4__SHIFT EQU 4
LCD_LCDPort__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
LCD_LCDPort__5__MASK EQU 0x20
LCD_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_LCDPort__5__PORT EQU 2
LCD_LCDPort__5__SHIFT EQU 5
LCD_LCDPort__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
LCD_LCDPort__6__MASK EQU 0x40
LCD_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_LCDPort__6__PORT EQU 2
LCD_LCDPort__6__SHIFT EQU 6
LCD_LCDPort__AG EQU CYREG_PRT2_AG
LCD_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_LCDPort__DR EQU CYREG_PRT2_DR
LCD_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_LCDPort__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LCD_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_LCDPort__MASK EQU 0x7F
LCD_LCDPort__PORT EQU 2
LCD_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_LCDPort__PS EQU CYREG_PRT2_PS
LCD_LCDPort__SHIFT EQU 0
LCD_LCDPort__SLW EQU CYREG_PRT2_SLW

/* POT */
POT__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
POT__0__MASK EQU 0x80
POT__0__PC EQU CYREG_PRT0_PC7
POT__0__PORT EQU 0
POT__0__SHIFT EQU 7
POT__AG EQU CYREG_PRT0_AG
POT__AMUX EQU CYREG_PRT0_AMUX
POT__BIE EQU CYREG_PRT0_BIE
POT__BIT_MASK EQU CYREG_PRT0_BIT_MASK
POT__BYP EQU CYREG_PRT0_BYP
POT__CTL EQU CYREG_PRT0_CTL
POT__DM0 EQU CYREG_PRT0_DM0
POT__DM1 EQU CYREG_PRT0_DM1
POT__DM2 EQU CYREG_PRT0_DM2
POT__DR EQU CYREG_PRT0_DR
POT__INP_DIS EQU CYREG_PRT0_INP_DIS
POT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
POT__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
POT__LCD_EN EQU CYREG_PRT0_LCD_EN
POT__MASK EQU 0x80
POT__PORT EQU 0
POT__PRT EQU CYREG_PRT0_PRT
POT__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
POT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
POT__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
POT__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
POT__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
POT__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
POT__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
POT__PS EQU CYREG_PRT0_PS
POT__SHIFT EQU 7
POT__SLW EQU CYREG_PRT0_SLW

/* TOP */
TOP__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
TOP__0__MASK EQU 0x10
TOP__0__PC EQU CYREG_PRT12_PC4
TOP__0__PORT EQU 12
TOP__0__SHIFT EQU 4
TOP__AG EQU CYREG_PRT12_AG
TOP__BIE EQU CYREG_PRT12_BIE
TOP__BIT_MASK EQU CYREG_PRT12_BIT_MASK
TOP__BYP EQU CYREG_PRT12_BYP
TOP__DM0 EQU CYREG_PRT12_DM0
TOP__DM1 EQU CYREG_PRT12_DM1
TOP__DM2 EQU CYREG_PRT12_DM2
TOP__DR EQU CYREG_PRT12_DR
TOP__INP_DIS EQU CYREG_PRT12_INP_DIS
TOP__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
TOP__MASK EQU 0x10
TOP__PORT EQU 12
TOP__PRT EQU CYREG_PRT12_PRT
TOP__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
TOP__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
TOP__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
TOP__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
TOP__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
TOP__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
TOP__PS EQU CYREG_PRT12_PS
TOP__SHIFT EQU 4
TOP__SIO_CFG EQU CYREG_PRT12_SIO_CFG
TOP__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
TOP__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
TOP__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
TOP__SLW EQU CYREG_PRT12_SLW

/* COL1 */
COL1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
COL1__0__MASK EQU 0x02
COL1__0__PC EQU CYREG_PRT3_PC1
COL1__0__PORT EQU 3
COL1__0__SHIFT EQU 1
COL1__AG EQU CYREG_PRT3_AG
COL1__AMUX EQU CYREG_PRT3_AMUX
COL1__BIE EQU CYREG_PRT3_BIE
COL1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL1__BYP EQU CYREG_PRT3_BYP
COL1__CTL EQU CYREG_PRT3_CTL
COL1__DM0 EQU CYREG_PRT3_DM0
COL1__DM1 EQU CYREG_PRT3_DM1
COL1__DM2 EQU CYREG_PRT3_DM2
COL1__DR EQU CYREG_PRT3_DR
COL1__INP_DIS EQU CYREG_PRT3_INP_DIS
COL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL1__LCD_EN EQU CYREG_PRT3_LCD_EN
COL1__MASK EQU 0x02
COL1__PORT EQU 3
COL1__PRT EQU CYREG_PRT3_PRT
COL1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL1__PS EQU CYREG_PRT3_PS
COL1__SHIFT EQU 1
COL1__SLW EQU CYREG_PRT3_SLW

/* COL2 */
COL2__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
COL2__0__MASK EQU 0x08
COL2__0__PC EQU CYREG_PRT3_PC3
COL2__0__PORT EQU 3
COL2__0__SHIFT EQU 3
COL2__AG EQU CYREG_PRT3_AG
COL2__AMUX EQU CYREG_PRT3_AMUX
COL2__BIE EQU CYREG_PRT3_BIE
COL2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL2__BYP EQU CYREG_PRT3_BYP
COL2__CTL EQU CYREG_PRT3_CTL
COL2__DM0 EQU CYREG_PRT3_DM0
COL2__DM1 EQU CYREG_PRT3_DM1
COL2__DM2 EQU CYREG_PRT3_DM2
COL2__DR EQU CYREG_PRT3_DR
COL2__INP_DIS EQU CYREG_PRT3_INP_DIS
COL2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL2__LCD_EN EQU CYREG_PRT3_LCD_EN
COL2__MASK EQU 0x08
COL2__PORT EQU 3
COL2__PRT EQU CYREG_PRT3_PRT
COL2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL2__PS EQU CYREG_PRT3_PS
COL2__SHIFT EQU 3
COL2__SLW EQU CYREG_PRT3_SLW

/* COL3 */
COL3__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
COL3__0__MASK EQU 0x10
COL3__0__PC EQU CYREG_PRT3_PC4
COL3__0__PORT EQU 3
COL3__0__SHIFT EQU 4
COL3__AG EQU CYREG_PRT3_AG
COL3__AMUX EQU CYREG_PRT3_AMUX
COL3__BIE EQU CYREG_PRT3_BIE
COL3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
COL3__BYP EQU CYREG_PRT3_BYP
COL3__CTL EQU CYREG_PRT3_CTL
COL3__DM0 EQU CYREG_PRT3_DM0
COL3__DM1 EQU CYREG_PRT3_DM1
COL3__DM2 EQU CYREG_PRT3_DM2
COL3__DR EQU CYREG_PRT3_DR
COL3__INP_DIS EQU CYREG_PRT3_INP_DIS
COL3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
COL3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
COL3__LCD_EN EQU CYREG_PRT3_LCD_EN
COL3__MASK EQU 0x10
COL3__PORT EQU 3
COL3__PRT EQU CYREG_PRT3_PRT
COL3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
COL3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
COL3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
COL3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
COL3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
COL3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
COL3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
COL3__PS EQU CYREG_PRT3_PS
COL3__SHIFT EQU 4
COL3__SLW EQU CYREG_PRT3_SLW

/* DOWN */
DOWN__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
DOWN__0__MASK EQU 0x08
DOWN__0__PC EQU CYREG_PRT12_PC3
DOWN__0__PORT EQU 12
DOWN__0__SHIFT EQU 3
DOWN__AG EQU CYREG_PRT12_AG
DOWN__BIE EQU CYREG_PRT12_BIE
DOWN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DOWN__BYP EQU CYREG_PRT12_BYP
DOWN__DM0 EQU CYREG_PRT12_DM0
DOWN__DM1 EQU CYREG_PRT12_DM1
DOWN__DM2 EQU CYREG_PRT12_DM2
DOWN__DR EQU CYREG_PRT12_DR
DOWN__INP_DIS EQU CYREG_PRT12_INP_DIS
DOWN__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
DOWN__MASK EQU 0x08
DOWN__PORT EQU 12
DOWN__PRT EQU CYREG_PRT12_PRT
DOWN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DOWN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DOWN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DOWN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DOWN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DOWN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DOWN__PS EQU CYREG_PRT12_PS
DOWN__SHIFT EQU 3
DOWN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DOWN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DOWN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DOWN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DOWN__SLW EQU CYREG_PRT12_SLW

/* LEFT */
LEFT__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
LEFT__0__MASK EQU 0x20
LEFT__0__PC EQU CYREG_PRT12_PC5
LEFT__0__PORT EQU 12
LEFT__0__SHIFT EQU 5
LEFT__AG EQU CYREG_PRT12_AG
LEFT__BIE EQU CYREG_PRT12_BIE
LEFT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
LEFT__BYP EQU CYREG_PRT12_BYP
LEFT__DM0 EQU CYREG_PRT12_DM0
LEFT__DM1 EQU CYREG_PRT12_DM1
LEFT__DM2 EQU CYREG_PRT12_DM2
LEFT__DR EQU CYREG_PRT12_DR
LEFT__INP_DIS EQU CYREG_PRT12_INP_DIS
LEFT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
LEFT__MASK EQU 0x20
LEFT__PORT EQU 12
LEFT__PRT EQU CYREG_PRT12_PRT
LEFT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
LEFT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
LEFT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
LEFT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
LEFT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
LEFT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
LEFT__PS EQU CYREG_PRT12_PS
LEFT__SHIFT EQU 5
LEFT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
LEFT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
LEFT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
LEFT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
LEFT__SLW EQU CYREG_PRT12_SLW

/* ROW0 */
ROW0__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
ROW0__0__MASK EQU 0x20
ROW0__0__PC EQU CYREG_PRT3_PC5
ROW0__0__PORT EQU 3
ROW0__0__SHIFT EQU 5
ROW0__AG EQU CYREG_PRT3_AG
ROW0__AMUX EQU CYREG_PRT3_AMUX
ROW0__BIE EQU CYREG_PRT3_BIE
ROW0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW0__BYP EQU CYREG_PRT3_BYP
ROW0__CTL EQU CYREG_PRT3_CTL
ROW0__DM0 EQU CYREG_PRT3_DM0
ROW0__DM1 EQU CYREG_PRT3_DM1
ROW0__DM2 EQU CYREG_PRT3_DM2
ROW0__DR EQU CYREG_PRT3_DR
ROW0__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW0__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW0__MASK EQU 0x20
ROW0__PORT EQU 3
ROW0__PRT EQU CYREG_PRT3_PRT
ROW0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW0__PS EQU CYREG_PRT3_PS
ROW0__SHIFT EQU 5
ROW0__SLW EQU CYREG_PRT3_SLW

/* ROW1 */
ROW1__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
ROW1__0__MASK EQU 0x40
ROW1__0__PC EQU CYREG_PRT3_PC6
ROW1__0__PORT EQU 3
ROW1__0__SHIFT EQU 6
ROW1__AG EQU CYREG_PRT3_AG
ROW1__AMUX EQU CYREG_PRT3_AMUX
ROW1__BIE EQU CYREG_PRT3_BIE
ROW1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
ROW1__BYP EQU CYREG_PRT3_BYP
ROW1__CTL EQU CYREG_PRT3_CTL
ROW1__DM0 EQU CYREG_PRT3_DM0
ROW1__DM1 EQU CYREG_PRT3_DM1
ROW1__DM2 EQU CYREG_PRT3_DM2
ROW1__DR EQU CYREG_PRT3_DR
ROW1__INP_DIS EQU CYREG_PRT3_INP_DIS
ROW1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
ROW1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
ROW1__LCD_EN EQU CYREG_PRT3_LCD_EN
ROW1__MASK EQU 0x40
ROW1__PORT EQU 3
ROW1__PRT EQU CYREG_PRT3_PRT
ROW1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
ROW1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
ROW1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
ROW1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
ROW1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
ROW1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
ROW1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
ROW1__PS EQU CYREG_PRT3_PS
ROW1__SHIFT EQU 6
ROW1__SLW EQU CYREG_PRT3_SLW

/* ROW2 */
ROW2__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
ROW2__0__MASK EQU 0x80
ROW2__0__PC EQU CYREG_PRT2_PC7
ROW2__0__PORT EQU 2
ROW2__0__SHIFT EQU 7
ROW2__AG EQU CYREG_PRT2_AG
ROW2__AMUX EQU CYREG_PRT2_AMUX
ROW2__BIE EQU CYREG_PRT2_BIE
ROW2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
ROW2__BYP EQU CYREG_PRT2_BYP
ROW2__CTL EQU CYREG_PRT2_CTL
ROW2__DM0 EQU CYREG_PRT2_DM0
ROW2__DM1 EQU CYREG_PRT2_DM1
ROW2__DM2 EQU CYREG_PRT2_DM2
ROW2__DR EQU CYREG_PRT2_DR
ROW2__INP_DIS EQU CYREG_PRT2_INP_DIS
ROW2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
ROW2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
ROW2__LCD_EN EQU CYREG_PRT2_LCD_EN
ROW2__MASK EQU 0x80
ROW2__PORT EQU 2
ROW2__PRT EQU CYREG_PRT2_PRT
ROW2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
ROW2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
ROW2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
ROW2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
ROW2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
ROW2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
ROW2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
ROW2__PS EQU CYREG_PRT2_PS
ROW2__SHIFT EQU 7
ROW2__SLW EQU CYREG_PRT2_SLW

/* ROW3 */
ROW3__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
ROW3__0__MASK EQU 0x01
ROW3__0__PC EQU CYREG_IO_PC_PRT15_PC0
ROW3__0__PORT EQU 15
ROW3__0__SHIFT EQU 0
ROW3__AG EQU CYREG_PRT15_AG
ROW3__AMUX EQU CYREG_PRT15_AMUX
ROW3__BIE EQU CYREG_PRT15_BIE
ROW3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
ROW3__BYP EQU CYREG_PRT15_BYP
ROW3__CTL EQU CYREG_PRT15_CTL
ROW3__DM0 EQU CYREG_PRT15_DM0
ROW3__DM1 EQU CYREG_PRT15_DM1
ROW3__DM2 EQU CYREG_PRT15_DM2
ROW3__DR EQU CYREG_PRT15_DR
ROW3__INP_DIS EQU CYREG_PRT15_INP_DIS
ROW3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
ROW3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
ROW3__LCD_EN EQU CYREG_PRT15_LCD_EN
ROW3__MASK EQU 0x01
ROW3__PORT EQU 15
ROW3__PRT EQU CYREG_PRT15_PRT
ROW3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
ROW3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
ROW3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
ROW3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
ROW3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
ROW3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
ROW3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
ROW3__PS EQU CYREG_PRT15_PS
ROW3__SHIFT EQU 0
ROW3__SLW EQU CYREG_PRT15_SLW

/* LED01 */
LED01__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
LED01__0__MASK EQU 0x01
LED01__0__PC EQU CYREG_PRT0_PC0
LED01__0__PORT EQU 0
LED01__0__SHIFT EQU 0
LED01__AG EQU CYREG_PRT0_AG
LED01__AMUX EQU CYREG_PRT0_AMUX
LED01__BIE EQU CYREG_PRT0_BIE
LED01__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED01__BYP EQU CYREG_PRT0_BYP
LED01__CTL EQU CYREG_PRT0_CTL
LED01__DM0 EQU CYREG_PRT0_DM0
LED01__DM1 EQU CYREG_PRT0_DM1
LED01__DM2 EQU CYREG_PRT0_DM2
LED01__DR EQU CYREG_PRT0_DR
LED01__INP_DIS EQU CYREG_PRT0_INP_DIS
LED01__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED01__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED01__LCD_EN EQU CYREG_PRT0_LCD_EN
LED01__MASK EQU 0x01
LED01__PORT EQU 0
LED01__PRT EQU CYREG_PRT0_PRT
LED01__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED01__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED01__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED01__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED01__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED01__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED01__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED01__PS EQU CYREG_PRT0_PS
LED01__SHIFT EQU 0
LED01__SLW EQU CYREG_PRT0_SLW

/* LED02 */
LED02__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
LED02__0__MASK EQU 0x02
LED02__0__PC EQU CYREG_PRT0_PC1
LED02__0__PORT EQU 0
LED02__0__SHIFT EQU 1
LED02__AG EQU CYREG_PRT0_AG
LED02__AMUX EQU CYREG_PRT0_AMUX
LED02__BIE EQU CYREG_PRT0_BIE
LED02__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED02__BYP EQU CYREG_PRT0_BYP
LED02__CTL EQU CYREG_PRT0_CTL
LED02__DM0 EQU CYREG_PRT0_DM0
LED02__DM1 EQU CYREG_PRT0_DM1
LED02__DM2 EQU CYREG_PRT0_DM2
LED02__DR EQU CYREG_PRT0_DR
LED02__INP_DIS EQU CYREG_PRT0_INP_DIS
LED02__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED02__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED02__LCD_EN EQU CYREG_PRT0_LCD_EN
LED02__MASK EQU 0x02
LED02__PORT EQU 0
LED02__PRT EQU CYREG_PRT0_PRT
LED02__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED02__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED02__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED02__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED02__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED02__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED02__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED02__PS EQU CYREG_PRT0_PS
LED02__SHIFT EQU 1
LED02__SLW EQU CYREG_PRT0_SLW

/* LED03 */
LED03__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
LED03__0__MASK EQU 0x20
LED03__0__PC EQU CYREG_PRT0_PC5
LED03__0__PORT EQU 0
LED03__0__SHIFT EQU 5
LED03__AG EQU CYREG_PRT0_AG
LED03__AMUX EQU CYREG_PRT0_AMUX
LED03__BIE EQU CYREG_PRT0_BIE
LED03__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED03__BYP EQU CYREG_PRT0_BYP
LED03__CTL EQU CYREG_PRT0_CTL
LED03__DM0 EQU CYREG_PRT0_DM0
LED03__DM1 EQU CYREG_PRT0_DM1
LED03__DM2 EQU CYREG_PRT0_DM2
LED03__DR EQU CYREG_PRT0_DR
LED03__INP_DIS EQU CYREG_PRT0_INP_DIS
LED03__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED03__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED03__LCD_EN EQU CYREG_PRT0_LCD_EN
LED03__MASK EQU 0x20
LED03__PORT EQU 0
LED03__PRT EQU CYREG_PRT0_PRT
LED03__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED03__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED03__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED03__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED03__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED03__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED03__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED03__PS EQU CYREG_PRT0_PS
LED03__SHIFT EQU 5
LED03__SLW EQU CYREG_PRT0_SLW

/* LED04 */
LED04__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
LED04__0__MASK EQU 0x40
LED04__0__PC EQU CYREG_PRT0_PC6
LED04__0__PORT EQU 0
LED04__0__SHIFT EQU 6
LED04__AG EQU CYREG_PRT0_AG
LED04__AMUX EQU CYREG_PRT0_AMUX
LED04__BIE EQU CYREG_PRT0_BIE
LED04__BIT_MASK EQU CYREG_PRT0_BIT_MASK
LED04__BYP EQU CYREG_PRT0_BYP
LED04__CTL EQU CYREG_PRT0_CTL
LED04__DM0 EQU CYREG_PRT0_DM0
LED04__DM1 EQU CYREG_PRT0_DM1
LED04__DM2 EQU CYREG_PRT0_DM2
LED04__DR EQU CYREG_PRT0_DR
LED04__INP_DIS EQU CYREG_PRT0_INP_DIS
LED04__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
LED04__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
LED04__LCD_EN EQU CYREG_PRT0_LCD_EN
LED04__MASK EQU 0x40
LED04__PORT EQU 0
LED04__PRT EQU CYREG_PRT0_PRT
LED04__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
LED04__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
LED04__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
LED04__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
LED04__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
LED04__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
LED04__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
LED04__PS EQU CYREG_PRT0_PS
LED04__SHIFT EQU 6
LED04__SLW EQU CYREG_PRT0_SLW

/* RIGHT */
RIGHT__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
RIGHT__0__MASK EQU 0x04
RIGHT__0__PC EQU CYREG_PRT12_PC2
RIGHT__0__PORT EQU 12
RIGHT__0__SHIFT EQU 2
RIGHT__AG EQU CYREG_PRT12_AG
RIGHT__BIE EQU CYREG_PRT12_BIE
RIGHT__BIT_MASK EQU CYREG_PRT12_BIT_MASK
RIGHT__BYP EQU CYREG_PRT12_BYP
RIGHT__DM0 EQU CYREG_PRT12_DM0
RIGHT__DM1 EQU CYREG_PRT12_DM1
RIGHT__DM2 EQU CYREG_PRT12_DM2
RIGHT__DR EQU CYREG_PRT12_DR
RIGHT__INP_DIS EQU CYREG_PRT12_INP_DIS
RIGHT__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
RIGHT__MASK EQU 0x04
RIGHT__PORT EQU 12
RIGHT__PRT EQU CYREG_PRT12_PRT
RIGHT__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
RIGHT__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
RIGHT__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
RIGHT__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
RIGHT__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
RIGHT__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
RIGHT__PS EQU CYREG_PRT12_PS
RIGHT__SHIFT EQU 2
RIGHT__SIO_CFG EQU CYREG_PRT12_SIO_CFG
RIGHT__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
RIGHT__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
RIGHT__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
RIGHT__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
