# Thu Sep 19 15:27:45 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 11:10:16
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found

@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[4] (net addr_i[4] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[6] (net addr_i[6] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[7] (net addr_i[7] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[0] (net addr_i[0] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[1] (net addr_i[1] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[2] (net addr_i[2] (in view: work.top_module(sample_arch)))
@A: BN323 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Bus conflict on tristate i2c_controller_inst.output_logic\.wbm_addr_4[5] (net addr_i[5] (in view: work.top_module(sample_arch)))
@W: BN124 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|Disconnecting duplicate driver pin:OUT[0] inst:i2c_controller_inst.output_logic\.wbm_addr_4[3] of PrimLib.tri(prim) on net addr_i[3] (in view: work.top_module(sample_arch)). Duplication of drivers is frequently used in ASIC designs to increase drive strength. This form of duplication is not permitted in FPGA designs. 
@N: FX493 |Applying initial value "000001" on instance wb_manager_inst.nState[0:5].
@N: FX493 |Applying initial value "0000001" on instance i2c_controller_inst.nState[0:6].

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[7] on net addr_i[7]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[7] on net addr_i[7]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[6] on net addr_i[6]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[6] on net addr_i[6]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[5] on net addr_i[5]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[5] on net addr_i[5]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[4] on net addr_i[4]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[4] on net addr_i[4]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[2] on net addr_i[2]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[2] on net addr_i[2]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[1] on net addr_i[1]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[1] on net addr_i[1]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_data_i_4[0] on net addr_i[0]!
@W: MO125 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":92:2:92:5|*Duplicate enable for tristate driver i2c_controller_inst.output_logic\.wbm_addr_4[0] on net addr_i[0]!
@N: MO231 :"d:\workingdir\fpga\pico_dev_test\timeout.vhd":30:2:30:3|Found counter in view:work.wb_manager(rtl) instance timeoutIns.clk_counter[15:0] 
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[7] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[6] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance status_1[4] (in view: work.wb_manager(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MF578 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":128:2:128:5|Incompatible asynchronous control logic preventing generated clock conversion of i2c_controller_inst.nState[6] (in view: work.top_module(sample_arch)).
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[0] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[1] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[2] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[3] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[4] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":75:2:75:3|Removing sequential instance i2c_controller_inst.cState[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.
@N: BN362 :"d:\workingdir\fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|Removing sequential instance wb_manager_inst.status_1[5] (in view: work.top_module(sample_arch)) because it does not drive other instances.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.40ns		  33 /        40

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

@N: MT611 :|Automatically generated clock top_module|sys_clk_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
3 gated/generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 instances converted, 53 sequential instances remain driven by gated/generated clocks

======================================================================================== Gated/Generated Clocks ========================================================================================
Clock Tree ID     Driving Element                         Drive Element Type     Fanout     Sample Instance                     Explanation                                                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       OSCInst0                                OSCH                   40         i2c_controller_inst.cState_0[5]     No gated clock conversion method for cell cell:LUCENT.FD1S3DX           
@K:CKID0002       i2c_controller_inst.status_1_ret        FD1S3BX                7          i2c_controller_inst.nState[0]       No generated or derived clock directive on output of sequential instance
@K:CKID0003       wb_manager_inst.nState_1_sqmuxa_4_i     ORCALUT4               6          wb_manager_inst.nState[0]           No clocks found on inputs                                               
========================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\synwork\pico_i2c_i2c_interface_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\pico_i2c_i2c_interface.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

@W: MT246 :"d:\workingdir\fpga\pico_dev_test\efb_i2c_vhdl.vhd":158:4:158:12|Blackbox EFB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Sep 19 15:27:47 2019
#


Top view:               top_module
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 994.830

                   Requested     Estimated     Requested     Estimated                 Clock      Clock          
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type       Group          
-----------------------------------------------------------------------------------------------------------------
System             1.0 MHz       193.4 MHz     1000.000      5.170         994.830     system     system_clkgroup
=================================================================================================================





Clock Relationships
*******************

Clocks            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
System    System  |  1000.000    994.830  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                             Arrival            
Instance                                      Reference     Type        Pin     Net                Time        Slack  
                                              Clock                                                                   
----------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[0]     System        FD1P3DX     Q       clk_counter[0]     0.972       994.830
wb_manager_inst.timeoutIns.clk_counter[1]     System        FD1P3DX     Q       clk_counter[1]     1.044       994.900
wb_manager_inst.timeoutIns.clk_counter[2]     System        FD1P3DX     Q       clk_counter[2]     1.044       994.900
wb_manager_inst.timeoutIns.clk_counter[3]     System        FD1P3DX     Q       clk_counter[3]     1.044       995.043
wb_manager_inst.timeoutIns.clk_counter[4]     System        FD1P3DX     Q       clk_counter[4]     1.044       995.043
wb_manager_inst.timeoutIns.clk_counter[5]     System        FD1P3DX     Q       clk_counter[5]     1.044       995.186
wb_manager_inst.timeoutIns.clk_counter[6]     System        FD1P3DX     Q       clk_counter[6]     1.044       995.186
wb_manager_inst.timeoutIns.clk_counter[7]     System        FD1P3DX     Q       clk_counter[7]     1.044       995.329
wb_manager_inst.timeoutIns.clk_counter[8]     System        FD1P3DX     Q       clk_counter[8]     1.044       995.329
wb_manager_inst.timeoutIns.clk_counter[9]     System        FD1P3DX     Q       clk_counter[9]     1.044       995.471
======================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                Required            
Instance                                       Reference     Type        Pin     Net                   Time         Slack  
                                               Clock                                                                       
---------------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[15]     System        FD1P3DX     D       clk_counter_s[15]     999.894      994.830
wb_manager_inst.timeoutIns.clk_counter[13]     System        FD1P3DX     D       clk_counter_s[13]     999.894      994.972
wb_manager_inst.timeoutIns.clk_counter[14]     System        FD1P3DX     D       clk_counter_s[14]     999.894      994.972
wb_manager_inst.timeoutIns.clk_counter[11]     System        FD1P3DX     D       clk_counter_s[11]     999.894      995.115
wb_manager_inst.timeoutIns.clk_counter[12]     System        FD1P3DX     D       clk_counter_s[12]     999.894      995.115
wb_manager_inst.timeoutIns.clk_counter[9]      System        FD1P3DX     D       clk_counter_s[9]      999.894      995.258
wb_manager_inst.timeoutIns.clk_counter[10]     System        FD1P3DX     D       clk_counter_s[10]     999.894      995.258
wb_manager_inst.timeoutIns.clk_counter[7]      System        FD1P3DX     D       clk_counter_s[7]      999.894      995.401
wb_manager_inst.timeoutIns.clk_counter[8]      System        FD1P3DX     D       clk_counter_s[8]      999.894      995.401
wb_manager_inst.timeoutIns.clk_counter[5]      System        FD1P3DX     D       clk_counter_s[5]      999.894      995.543
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         999.894

    - Propagation time:                      5.065
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     994.830

    Number of logic level(s):                9
    Starting point:                          wb_manager_inst.timeoutIns.clk_counter[0] / Q
    Ending point:                            wb_manager_inst.timeoutIns.clk_counter[15] / D
    The start point is clocked by            System [rising] on pin CK
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                                                   Pin      Pin               Arrival     No. of    
Name                                                 Type        Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------
wb_manager_inst.timeoutIns.clk_counter[0]            FD1P3DX     Q        Out     0.972     0.972       -         
clk_counter[0]                                       Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
clk_counter_cry[0]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
clk_counter_cry[2]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
clk_counter_cry[4]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
clk_counter_cry[6]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
clk_counter_cry[8]                                   Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
clk_counter_cry[10]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
clk_counter_cry[12]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
wb_manager_inst.timeoutIns.clk_counter_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
clk_counter_cry[14]                                  Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter_s_0[15]       CCU2D       CIN      In      0.000     3.516       -         
wb_manager_inst.timeoutIns.clk_counter_s_0[15]       CCU2D       S0       Out     1.549     5.065       -         
clk_counter_s[15]                                    Net         -        -       -         -           1         
wb_manager_inst.timeoutIns.clk_counter[15]           FD1P3DX     D        In      0.000     5.065       -         
==================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 145MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_1200ze-1

Register bits: 40 of 1280 (3%)
Latch bits:      13
PIC Latch:       0
I/O cells:       5


Details:
BB:             2
CCU2D:          9
FD1P3DX:        16
FD1S1A:         11
FD1S1AY:        2
FD1S3BX:        7
FD1S3DX:        17
GSR:            1
IB:             1
INV:            4
OB:             2
ORCALUT4:       29
OSCH:           1
PUR:            1
VHI:            6
VLO:            6
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 145MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 19 15:27:47 2019

###########################################################]
