
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000742                       # Number of seconds simulated
sim_ticks                                   742468500                       # Number of ticks simulated
final_tick                               2261993061000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               40708760                       # Simulator instruction rate (inst/s)
host_op_rate                                 40708656                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              256407661                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757612                       # Number of bytes of host memory used
host_seconds                                     2.90                       # Real time elapsed on the host
sim_insts                                   117878019                       # Number of instructions simulated
sim_ops                                     117878019                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        73536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        61568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        15680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        49920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         1216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        53888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       450752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             707904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        73536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        15680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        53888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        144448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       407808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          407808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          962                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         7043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11061                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          6372                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               6372                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     99042586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     82923383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     21118741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     67235176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      1810178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1637780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     72579510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    607099156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             953446510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     99042586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     21118741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      1810178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     72579510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        194551015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       549259666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            549259666                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       549259666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     99042586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     82923383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     21118741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     67235176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      1810178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1637780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     72579510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    607099156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1502706175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11061                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       6372                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11061                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     6372                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 707072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     832                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  406784                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  707904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               407808                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           78                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               486                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               808                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               468                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              566                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              342                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     740189500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11061                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 6372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4978                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1852                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4120                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.322330                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.795969                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.433869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1655     40.17%     40.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1026     24.90%     65.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          468     11.36%     76.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          205      4.98%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          187      4.54%     85.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           90      2.18%     88.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           88      2.14%     90.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           41      1.00%     91.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          360      8.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4120                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          388                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.461340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.488055                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     15.735575                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               1      0.26%      0.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              7      1.80%      2.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            15      3.87%      5.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            77     19.85%     25.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            72     18.56%     44.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            61     15.72%     60.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            51     13.14%     73.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            31      7.99%     81.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            16      4.12%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             7      1.80%     87.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             9      2.32%     89.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             8      2.06%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             7      1.80%     93.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             8      2.06%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             3      0.77%     96.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             2      0.52%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             3      0.77%     97.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.26%     97.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             2      0.52%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             2      0.52%     98.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.26%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            2      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.26%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::124-127            1      0.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           388                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.381443                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.357814                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.917172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              325     83.76%     83.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.77%     84.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               41     10.57%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      3.61%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      1.03%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           388                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    230722250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               437872250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   55240000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20883.62                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39633.62                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       952.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       547.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    953.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    549.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.44                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.64                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     9026                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    4256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.79                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      42459.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 15233400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  8311875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                37830000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               20813760                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            467475525                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             33906000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              631883760                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            853.950345                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     52946250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     662321250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 15913800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  8683125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                48328800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               20373120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             48313200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            458048295                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             42175500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              641835840                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            867.399942                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     66470000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      24700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     649043000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               439174000     91.59%     91.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 418000      0.09%     91.68% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1334000      0.28%     91.96% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               38564500      8.04%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           479490500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         118599500     69.40%     69.40% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            52299000     30.60%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4862                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          502.059268                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55347                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4862                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.383587                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    22.301948                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.757320                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.043558                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.937026                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.980585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288587                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288587                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32057                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32057                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        14116                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         14116                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          552                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          552                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          599                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          599                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46173                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46173                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46173                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46173                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         9441                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9441                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        13976                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        13976                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          156                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          156                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           21                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23417                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23417                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23417                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23417                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    285818903                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    285818903                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    312951760                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    312951760                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3194497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3194497                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       180003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       180003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    598770663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    598770663                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    598770663                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    598770663                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41498                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28092                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          620                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69590                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69590                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69590                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69590                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.227505                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.227505                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.497508                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.497508                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.220339                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.220339                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.033871                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.336499                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336499                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.336499                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336499                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30274.219151                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30274.219151                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 22392.083572                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 22392.083572                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 20477.544872                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20477.544872                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  8571.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8571.571429                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 25569.913439                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 25569.913439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 25569.913439                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 25569.913439                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        21526                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          237                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1305                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    16.495019                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    39.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3488                       # number of writebacks
system.cpu0.dcache.writebacks::total             3488                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6648                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6648                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        11887                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        11887                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18535                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18535                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18535                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2793                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2793                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2089                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2089                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           21                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4882                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4882                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4882                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     78916021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     78916021                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     46698176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     46698176                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2201503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2201503                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       149997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       149997                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    125614197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    125614197                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    125614197                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    125614197                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       673500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       673500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       673500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       673500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.067304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.067304                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074363                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074363                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.141243                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.141243                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.033871                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.070154                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.070154                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.070154                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.070154                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 28254.930541                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 28254.930541                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22354.320728                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22354.320728                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22015.030000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22015.030000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  7142.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7142.714286                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25730.069029                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25730.069029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25730.069029                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25730.069029                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       224500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224500                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       224500                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total       224500                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3484                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.975433                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             260222                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3484                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.690586                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    18.475707                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   493.499726                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.036085                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.963867                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999952                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            84824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           84824                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        36504                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          36504                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        36504                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           36504                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        36504                       # number of overall hits
system.cpu0.icache.overall_hits::total          36504                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4165                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4165                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4165                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4165                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4165                       # number of overall misses
system.cpu0.icache.overall_misses::total         4165                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    160216119                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    160216119                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    160216119                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    160216119                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    160216119                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    160216119                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        40669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        40669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        40669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        40669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        40669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        40669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.102412                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.102412                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.102412                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.102412                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.102412                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.102412                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 38467.255462                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 38467.255462                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 38467.255462                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 38467.255462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 38467.255462                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 38467.255462                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          645                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               32                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    20.156250                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          679                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          679                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          679                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          679                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          679                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3486                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3486                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3486                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3486                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3486                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    126078855                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    126078855                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    126078855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    126078855                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    126078855                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    126078855                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085716                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085716                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085716                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085716                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085716                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 36167.198795                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 36167.198795                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 36167.198795                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 36167.198795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 36167.198795                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 36167.198795                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       813                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     102     45.33%     45.33% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.33%     47.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    119     52.89%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 225                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      102     49.28%     49.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.48%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.45%     51.21% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     101     48.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  207                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               658377500     96.60%     96.60% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 369500      0.05%     96.65% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2121000      0.31%     96.96% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               20710000      3.04%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           681578000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.848739                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.920000                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.33%     19.67% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.67%     21.33% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  152     50.67%     72.00% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      1.00%     73.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.33%     96.33% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.00%     99.33% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.67%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   300                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          84897000      7.00%      7.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            36889500      3.04%     10.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1091371500     89.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             1988                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          460.813972                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36346                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1988                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.282696                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    91.795336                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   369.018636                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.179288                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.720740                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900027                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           178261                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          178261                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        25378                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          25378                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9229                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9229                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          469                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          469                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          457                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          457                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34607                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34607                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34607                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34607                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3999                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3999                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         4402                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4402                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           75                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           75                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           24                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8401                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8401                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8401                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8401                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    110300727                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    110300727                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    314606170                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    314606170                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      1633249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      1633249                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       135501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       135501                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    424906897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    424906897                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    424906897                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    424906897                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        29377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        29377                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13631                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          481                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        43008                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        43008                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        43008                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        43008                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.136127                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136127                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.322940                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.322940                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.137868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.137868                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.049896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.195336                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.195336                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.195336                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.195336                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27582.077269                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27582.077269                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 71468.916402                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71468.916402                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 21776.653333                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 21776.653333                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5645.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5645.875000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 50578.133198                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50578.133198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 50578.133198                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50578.133198                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        25601                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              839                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    30.513707                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1113                       # number of writebacks
system.cpu1.dcache.writebacks::total             1113                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         2501                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         2501                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3764                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6265                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6265                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6265                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1498                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1498                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          638                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          638                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           24                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2136                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     34402273                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     34402273                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     48042369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     48042369                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1047500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1047500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data        99499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        99499                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     82444642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     82444642                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     82444642                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     82444642                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       895500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       895500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.050992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.050992                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046805                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046805                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.073529                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.073529                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.049896                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.049665                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.049665                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.049665                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.049665                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22965.469292                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22965.469292                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 75301.518809                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 75301.518809                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 26187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26187.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4145.791667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4145.791667                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38597.678839                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38597.678839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38597.678839                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38597.678839                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223875                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       223875                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2214                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.813360                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38291                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2214                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.294941                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   147.534616                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   364.278744                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.288154                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.711482                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999635                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          478                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            67587                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           67587                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        30197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          30197                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        30197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           30197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        30197                       # number of overall hits
system.cpu1.icache.overall_hits::total          30197                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2489                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2489                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2489                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2489                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2489                       # number of overall misses
system.cpu1.icache.overall_misses::total         2489                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     59226393                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     59226393                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     59226393                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     59226393                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     59226393                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     59226393                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        32686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        32686                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        32686                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        32686                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        32686                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        32686                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.076149                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.076149                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.076149                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.076149                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.076149                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.076149                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 23795.256328                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 23795.256328                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 23795.256328                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 23795.256328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 23795.256328                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 23795.256328                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          726                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    36.300000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          274                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          274                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          274                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          274                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          274                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2215                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2215                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2215                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2215                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2215                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     49185848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     49185848                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     49185848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     49185848                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     49185848                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     49185848                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.067766                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.067766                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.067766                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.067766                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.067766                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.067766                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 22205.800451                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 22205.800451                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 22205.800451                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 22205.800451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 22205.800451                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 22205.800451                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               675829500     99.09%     99.09% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 419000      0.06%     99.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 626500      0.09%     99.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                5142500      0.75%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           682017500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          329.279047                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 37                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.285714                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   305.191525                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    24.087522                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.596077                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.047046                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.643123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          354                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          284                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5333                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5333                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data          904                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total            904                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           29                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1136                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1136                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1136                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1136                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          120                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          120                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           10                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          128                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           128                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          128                       # number of overall misses
system.cpu2.dcache.overall_misses::total          128                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      5750968                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      5750968                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       419754                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       419754                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       312745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       312745                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        84002                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      6170722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      6170722                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      6170722                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      6170722                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1024                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1024                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           39                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1264                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1264                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1264                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1264                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.117188                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117188                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.256410                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.101266                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.101266                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.101266                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.101266                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 47924.733333                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47924.733333                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 52469.250000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 52469.250000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 31274.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 31274.500000                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 12000.285714                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 48208.765625                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 48208.765625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 48208.765625                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 48208.765625                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           52                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           52                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            4                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           53                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           53                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           53                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           53                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           68                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           75                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      3063012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      3063012                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       322246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       322246                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       232254                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       232254                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        74998                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      3385258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      3385258                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      3385258                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      3385258                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       447000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       447000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.066406                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.066406                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.059335                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.059335                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.059335                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.059335                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 45044.294118                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 45044.294118                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 46035.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 46035.142857                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data        38709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        38709                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total        10714                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 45136.773333                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 45136.773333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 45136.773333                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 45136.773333                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              168                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              168                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            71.059524                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   450.334650                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    61.665350                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.879560                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.120440                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          182                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          330                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2508                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2508                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          966                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            966                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          966                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             966                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          966                       # number of overall hits
system.cpu2.icache.overall_hits::total            966                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          204                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          204                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          204                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           204                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          204                       # number of overall misses
system.cpu2.icache.overall_misses::total          204                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      9889118                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      9889118                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      9889118                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      9889118                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      9889118                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      9889118                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1170                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1170                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1170                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1170                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1170                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.174359                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.174359                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.174359                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.174359                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.174359                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.174359                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48476.068627                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48476.068627                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48476.068627                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48476.068627                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48476.068627                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48476.068627                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           36                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           36                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           36                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           36                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           36                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           36                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          168                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          168                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7968358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7968358                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7968358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7968358                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7968358                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7968358                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.143590                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.143590                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.143590                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.143590                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47430.702381                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47430.702381                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47430.702381                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47430.702381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47430.702381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47430.702381                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1224                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.22%     49.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.41% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.61% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    258     50.39%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 512                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               918917500     96.95%     96.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 399500      0.04%     96.99% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 428000      0.05%     97.04% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               28080000      2.96%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           947825000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.965116                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.978516                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.03%      9.54% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  409     69.68%     79.22% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.73% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.90% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.21%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   587                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 98                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 97                      
system.cpu3.kern.mode_good::user                   98                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.633987                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.776892                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         817840500     84.07%     84.07% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           154956000     15.93%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12256                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          491.737759                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129632                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12256                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.577023                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   164.525931                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   327.211828                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.321340                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.639086                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.960425                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          268                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          186                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           769613                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          769613                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84348                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84348                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35779                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35779                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1237                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1237                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1264                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1264                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120127                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120127                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120127                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120127                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        15169                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        15169                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51288                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51288                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          203                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          203                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        66457                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         66457                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        66457                       # number of overall misses
system.cpu3.dcache.overall_misses::total        66457                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    523369498                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    523369498                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3626336621                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3626336621                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      4708999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4708999                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       168502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       168502                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   4149706119                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   4149706119                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   4149706119                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   4149706119                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        99517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        99517                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1440                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       186584                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       186584                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       186584                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       186584                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.152426                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.152426                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.589064                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.589064                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.140972                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.140972                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.020155                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.356177                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.356177                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.356177                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.356177                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 34502.570901                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 34502.570901                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 70705.362287                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 70705.362287                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 23197.039409                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23197.039409                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6480.846154                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6480.846154                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 62441.971786                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 62441.971786                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 62441.971786                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 62441.971786                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       239003                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             4385                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.504675                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8082                       # number of writebacks
system.cpu3.dcache.writebacks::total             8082                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         9648                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         9648                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44513                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44513                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           98                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        54161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        54161                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        54161                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        54161                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5521                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5521                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6775                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6775                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          105                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           26                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12296                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12296                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12296                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12296                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    178697756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    178697756                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    545798240                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    545798240                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      2266501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2266501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       130998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       130998                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    724495996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    724495996                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    724495996                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    724495996                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1117500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1117500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1117500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1117500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055478                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055478                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077814                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077814                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.072917                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.072917                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.020155                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065901                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065901                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065901                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065901                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32366.918312                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32366.918312                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 80560.625830                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80560.625830                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 21585.723810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21585.723810                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5038.384615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5038.384615                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 58921.274886                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 58921.274886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 58921.274886                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 58921.274886                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       223500                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       223500                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       223500                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       223500                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5952                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.817357                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107033                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5952                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.982695                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   194.215381                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   317.601976                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.379327                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.620316                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999643                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           201690                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          201690                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        90953                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          90953                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        90953                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           90953                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        90953                       # number of overall hits
system.cpu3.icache.overall_hits::total          90953                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6915                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6915                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6915                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6915                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6915                       # number of overall misses
system.cpu3.icache.overall_misses::total         6915                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    170272375                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    170272375                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    170272375                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    170272375                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    170272375                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    170272375                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        97868                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        97868                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        97868                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        97868                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        97868                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        97868                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.070656                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.070656                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.070656                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.070656                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.070656                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.070656                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 24623.626175                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24623.626175                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 24623.626175                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24623.626175                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 24623.626175                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24623.626175                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          455                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    21.666667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          961                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          961                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          961                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          961                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          961                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5954                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5954                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5954                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5954                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5954                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5954                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    131996843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    131996843                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    131996843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    131996843                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    131996843                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    131996843                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060837                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060837                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060837                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060837                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060837                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060837                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 22169.439536                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22169.439536                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 22169.439536                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22169.439536                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 22169.439536                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22169.439536                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     11204                       # number of replacements
system.l2.tags.tagsinuse                 16178.649844                       # Cycle average of tags in use
system.l2.tags.total_refs                       49886                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     11204                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.452517                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     8343.063587                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       771.596595                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data      1483.539080                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       201.520342                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       428.769563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst      1004.261752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       480.882485                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst       525.140310                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data       218.472459                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   915.086941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   492.087505                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   158.062399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   164.341678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     8.105153                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     6.407780                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   401.441667                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   575.870550                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.509220                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.047095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.090548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.012300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.026170                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.061295                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.029351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.032052                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.013335                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.055852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.030035                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009647                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000495                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.024502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.035148                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987466                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          285                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2802                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         9990                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.979614                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    710777                       # Number of tag accesses
system.l2.tags.data_accesses                   710777                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         2278                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         1796                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1916                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          984                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           88                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           40                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         5067                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3963                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   16132                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            12689                       # number of Writeback hits
system.l2.Writeback_hits::total                 12689                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   13                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           53                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data         1183                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2920                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         2278                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3480                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1916                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1037                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           88                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           40                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         5067                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         5146                       # number of demand (read+write) hits
system.l2.demand_hits::total                    19052                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2278                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3480                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1916                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1037                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           88                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           40                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         5067                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         5146                       # number of overall hits
system.l2.overall_hits::total                   19052                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1207                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          658                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst          298                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          255                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           80                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           25                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          885                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1547                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  4955                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 30                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data          315                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          535                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         5537                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6389                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1207                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          973                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          298                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          790                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           80                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          885                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         7084                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11344                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1207                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          973                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          298                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          790                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           80                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           27                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          885                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         7084                       # number of overall misses
system.l2.overall_misses::total                 11344                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     98541750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     57882500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst     26719500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     22848250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6835500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      2661250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     72694750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    132480000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       420663500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       127996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       219994                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       472986                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        62998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        62998                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data     26012998                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     46202250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       179750                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    525422471                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     597817469                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     98541750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     83895498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst     26719500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     69050500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6835500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      2841000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     72694750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    657902471                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1018480969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     98541750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     83895498                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst     26719500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     69050500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6835500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      2841000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     72694750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    657902471                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1018480969                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2454                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2214                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1239                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           65                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5510                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21087                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        12689                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             12689                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               43                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1999                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          588                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6720                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9309                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2214                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         1827                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           67                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5952                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12230                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30396                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2214                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         1827                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           67                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5952                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12230                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30396                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.346341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.268134                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.134598                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.205811                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.476190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.384615                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.148690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.280762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.234979                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.697674                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.157579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.909864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.823958                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.686325                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.346341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.218504                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.134598                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.432403                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.476190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.402985                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.148690                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.579231                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.373207                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.346341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.218504                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.134598                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.432403                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.476190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.402985                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.148690                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.579231                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.373207                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 81641.880696                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 87967.325228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 89662.751678                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 89600.980392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85443.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data       106450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 82140.960452                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 85636.716225                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 84896.770938                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data 17856.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data        11636                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data 27499.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15766.200000                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data 20999.333333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  7874.750000                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 82580.946032                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 86359.345794                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        89875                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 94892.987358                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93569.802630                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 81641.880696                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 86223.533402                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 89662.751678                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 87405.696203                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85443.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 105222.222222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 82140.960452                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 92871.607990                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89781.467648                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 81641.880696                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 86223.533402                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 89662.751678                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 87405.696203                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85443.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 105222.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 82140.960452                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 92871.607990                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89781.467648                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6372                       # number of writebacks
system.l2.writebacks::total                      6372                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           10                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           59                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           43                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                243                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           59                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 243                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           59                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                243                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1149                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          649                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst          245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          245                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           17                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          842                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1544                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             4712                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           11                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            30                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data          315                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          535                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         5537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6389                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst          245                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           19                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         7081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11101                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst          245                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           19                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         7081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11101                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     79537500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     48898750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     19197750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     18935000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1443500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      1700500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     58986000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    112847250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    341546250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       124507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       198511                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        71004                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       144507                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       538529                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        53503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        18001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        35502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       142508                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data     22090002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     39552750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       154250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    457061029                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    518858031                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     79537500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     70988752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     19197750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     58487750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1443500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      1854750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     58986000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    569908279                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    860404281                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     79537500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     70988752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     19197750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     58487750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1443500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      1854750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     58986000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    569908279                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    860404281                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1052500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2950000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       633000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       843500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1052500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2950000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.329699                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.264466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.110659                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.197740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.261538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.141465                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.280218                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.223455                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.697674                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.157579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.909864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.823958                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.686325                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.329699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216483                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.110659                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.426929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.141465                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.578986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.365213                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.329699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216483                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.110659                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.426929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.125000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.283582                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.141465                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.578986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.365213                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69223.237598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 75344.761171                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78358.163265                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77285.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 68738.095238                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 100029.411765                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 70054.631829                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73087.597150                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 72484.348472                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17786.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18046.454545                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18063.375000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17950.966667                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        18001                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17813.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 70126.990476                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 73930.373832                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        77125                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 82546.691169                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81211.149006                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69223.237598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 73639.784232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 78358.163265                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74984.294872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 68738.095238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 97618.421053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 70054.631829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80484.151815                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77506.916584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69223.237598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 73639.784232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 78358.163265                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74984.294872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 68738.095238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 97618.421053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 70054.631829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80484.151815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77506.916584                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       210500                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210714.285714                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data       211000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       210875                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       210500                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210714.285714                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                4712                       # Transaction distribution
system.membus.trans_dist::ReadResp               4712                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback              6372                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              192                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             72                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              78                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6356                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6349                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28843                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        28871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  28871                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1115712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1115824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1115824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              193                       # Total snoops (count)
system.membus.snoop_fanout::samples             17718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   17718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               17718                       # Request fanout histogram
system.membus.reqLayer0.occupancy               29000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            46210000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           58505182                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.9                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          62690                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        51168                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3853                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50010                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17102                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.197161                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3951                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          153                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               49636                       # DTB read hits
system.switch_cpus0.dtb.read_misses               418                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11058                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31411                       # DTB write hits
system.switch_cpus0.dtb.write_misses               49                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  24                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5435                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               81047                       # DTB hits
system.switch_cpus0.dtb.data_misses               467                       # DTB misses
system.switch_cpus0.dtb.data_acv                   24                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           16493                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              12737                       # ITB hits
system.switch_cpus0.itb.fetch_misses              198                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          12935                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  373108                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       106184                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                309239                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              62690                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21053                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               159887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           9816                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          171                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         3966                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            40670                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2662                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       275186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.123745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.497298                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          218767     79.50%     79.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4152      1.51%     81.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6458      2.35%     83.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3846      1.40%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9705      3.53%     88.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2766      1.01%     89.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3238      1.18%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1477      0.54%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24777      9.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       275186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.168021                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.828819                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           85832                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       139032                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40238                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5808                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4275                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3165                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          648                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        261996                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2078                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4275                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           89748                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          34895                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        74029                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            41861                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        30377                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        248034                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          212                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          3267                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          3569                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         18817                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       168374                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       311993                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       311779                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          192                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       113262                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           55112                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5813                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          982                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            38660                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50253                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34382                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8355                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3815                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            223925                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7127                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           210520                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          367                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        65137                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        33731                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4816                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       275186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.765010                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.468131                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       191510     69.59%     69.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        31792     11.55%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17284      6.28%     87.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12721      4.62%     92.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11269      4.10%     96.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5378      1.95%     98.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3271      1.19%     99.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1283      0.47%     99.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          678      0.25%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       275186                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            441      6.09%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4306     59.50%     65.59% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2490     34.41%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       122406     58.14%     58.14% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          188      0.09%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     58.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           48      0.02%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        52338     24.86%     83.12% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32219     15.30%     98.42% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.58%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        210520                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.564233                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7237                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.034377                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       703180                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       296103                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       197273                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          650                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          406                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          289                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        217410                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            347                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2111                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15303                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5647                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         6294                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4275                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          15356                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8442                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       235511                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1267                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50253                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34382                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5560                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           245                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         8137                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          872                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3286                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4158                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       206642                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        50213                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         3878                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4459                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               81738                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28393                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31525                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553840                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                198996                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               197562                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94763                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122189                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529504                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.775544                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        65924                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3817                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       263527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.640481                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.666565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       204898     77.75%     77.75% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26972     10.24%     87.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        10078      3.82%     91.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4457      1.69%     93.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4262      1.62%     95.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1964      0.75%     95.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2131      0.81%     96.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1489      0.57%     97.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         7276      2.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       263527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       168784                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        168784                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63685                       # Number of memory references committed
system.switch_cpus0.commit.loads                34950                       # Number of loads committed
system.switch_cpus0.commit.membars                977                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             23280                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           162773                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2106                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2870      1.70%      1.70% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97453     57.74%     59.44% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.55% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35927     21.29%     80.84% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29018     17.19%     98.03% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.97%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       168784                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         7276                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              488253                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             481177                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1983                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  97922                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              585182                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165914                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165914                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.248804                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.248804                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444681                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444681                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          269728                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         138529                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              145                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             102                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12105                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2914                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          52539                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        44224                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2411                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        35414                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          15388                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    43.451742                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3040                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          148                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               36009                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1020                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3463                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              15498                       # DTB write hits
system.switch_cpus1.dtb.write_misses              202                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1266                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               51507                       # DTB hits
system.switch_cpus1.dtb.data_misses              1222                       # DTB misses
system.switch_cpus1.dtb.data_acv                   36                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            4729                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8246                       # ITB hits
system.switch_cpus1.itb.fetch_misses              340                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8586                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  264376                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        73941                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                254871                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              52539                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        18428                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               154973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           7814                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          406                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         5948                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           43                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            32687                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1500                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       239251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.065287                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.425335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          192547     80.48%     80.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2308      0.96%     81.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6920      2.89%     84.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2528      1.06%     85.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            7955      3.32%     88.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1732      0.72%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5125      2.14%     91.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1179      0.49%     92.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           18957      7.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       239251                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.198728                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.964047                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58914                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       138965                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            33514                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4291                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3566                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2071                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          354                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        205789                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1131                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3566                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           62152                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21482                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        92246                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            34679                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        25125                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        191212                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           339                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           222                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         14964                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       132213                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       227111                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       226867                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        97224                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           34989                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10076                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          819                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            33944                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        35721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        17276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5944                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2370                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            170632                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           165215                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          433                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        43094                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        22454                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4721                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       239251                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.690551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.355784                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       173165     72.38%     72.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        22350      9.34%     81.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        13843      5.79%     87.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        13378      5.59%     93.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        11223      4.69%     97.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2863      1.20%     98.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1527      0.64%     99.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          540      0.23%     99.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          362      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       239251                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu             99      1.66%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          4137     69.20%     70.86% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1742     29.14%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       102565     62.08%     62.08% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          105      0.06%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     62.15% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.02%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        39873     24.13%     86.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        16150      9.78%     96.07% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6487      3.93%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        165215                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.624924                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               5978                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.036183                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       575396                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       220306                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       152610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          696                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          360                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          304                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        170816                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            371                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          668                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        11108                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3090                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         6542                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3566                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles           5813                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        13874                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       181601                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1532                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        35721                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        17276                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5418                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           124                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        13754                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          698                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3229                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       162184                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        37608                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3031                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4254                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               53506                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           23518                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             15898                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.613460                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                154894                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               152914                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            69042                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            86066                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.578396                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.802198                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        42636                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1994                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2883                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       231277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.592662                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.603071                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       180427     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        24761     10.71%     88.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11240      4.86%     93.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2756      1.19%     94.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2033      0.88%     95.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1411      0.61%     96.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          999      0.43%     96.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          821      0.35%     97.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         6829      2.95%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       231277                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       137069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        137069                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 38799                       # Number of memory references committed
system.switch_cpus1.commit.loads                24613                       # Number of loads committed
system.switch_cpus1.commit.membars               1060                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             19955                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           131299                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1385                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2823      2.06%      2.06% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        87770     64.03%     66.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult           92      0.07%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     66.16% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        25673     18.73%     84.91% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        14196     10.36%     95.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6487      4.73%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       137069                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         6829                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              397481                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             367509                       # The number of ROB writes
system.switch_cpus1.timesIdled                    903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  25125                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              686033                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             134252                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               134252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.969252                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.969252                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.507807                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.507807                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          202540                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         111673                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             162                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15667                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4398                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2074                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1533                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          221                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1618                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            265                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    16.378245                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            178                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           16                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1107                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               8                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                339                       # DTB write hits
system.switch_cpus2.dtb.write_misses                2                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              2                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1446                       # DTB hits
system.switch_cpus2.dtb.data_misses                10                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses              10                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                151                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            153                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   16481                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5153                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  8759                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2074                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          443                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4150                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            500                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1170                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          149                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.910499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.333285                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8121     84.42%     84.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              64      0.67%     85.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             165      1.72%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             113      1.17%     87.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             190      1.98%     89.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              96      1.00%     90.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              74      0.77%     91.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              34      0.35%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             763      7.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.125842                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.531460                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3285                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4971                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1043                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          108                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           212                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          127                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           38                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6517                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           212                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3369                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            937                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3591                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1073                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          437                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          5952                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents             3                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents           293                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4355                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         6762                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         6760                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1526                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            2829                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          191                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           47                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              740                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1487                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          277                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           47                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              4971                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4001                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           38                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3118                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1628                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          236                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9620                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.415904                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.083429                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7818     81.27%     81.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          817      8.49%     89.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          397      4.13%     93.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          235      2.44%     96.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          192      2.00%     98.33% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           92      0.96%     99.28% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           36      0.37%     99.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.24%     99.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8           10      0.10%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9620                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              5      4.17%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      4.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            85     70.83%     75.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           30     25.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2318     57.94%     57.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.17%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1220     30.49%     88.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          362      9.05%     97.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.35%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4001                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.242764                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                120                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.029993                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        17780                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         8397                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3535                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4121                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           28                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads          974                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          226                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           212                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            817                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          115                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5318                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           75                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1487                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          482                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          245                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             3                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          113                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          192                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          224                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         3777                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1115                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          224                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   49                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1459                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             557                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               344                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.229173                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  3622                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3535                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1585                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2040                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.214489                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.776961                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3159                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           62                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          204                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.239854                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.917236                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8045     89.21%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          502      5.57%     94.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          209      2.32%     97.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           97      1.08%     98.17% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.55%     98.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           34      0.38%     99.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           25      0.28%     99.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           16      0.18%     99.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           40      0.44%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9018                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2163                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2163                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   769                       # Number of memory references committed
system.switch_cpus2.commit.loads                  513                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               346                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2061                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.60%      0.60% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1257     58.11%     58.71% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.95% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          538     24.87%     83.82% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          256     11.84%     95.65% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.35%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2163                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           40                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14272                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              11246                       # The number of ROB writes
system.switch_cpus2.timesIdled                     93                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                   6861                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles              934892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2150                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2150                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      7.665581                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                7.665581                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.130453                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.130453                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4449                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           2716                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9715                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            80                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         132232                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       108197                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7129                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        87396                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          51254                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.645705                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8345                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          213                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              118246                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1703                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           46250                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              93562                       # DTB write hits
system.switch_cpus3.dtb.write_misses              970                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18601                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              211808                       # DTB hits
system.switch_cpus3.dtb.data_misses              2673                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           64851                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              37788                       # ITB hits
system.switch_cpus3.itb.fetch_misses              563                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          38351                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  973723                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       208769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                766778                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             132232                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        59599                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               661297                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          18810                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          464                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        16477                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            97869                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       896431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.855368                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.189418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          751634     83.85%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            9790      1.09%     84.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           16534      1.84%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           11889      1.33%     88.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29532      3.29%     91.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6700      0.75%     92.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10179      1.14%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5833      0.65%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54340      6.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       896431                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.135800                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.787470                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          157124                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       618586                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            87561                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        24547                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8612                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7058                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          813                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        666552                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2603                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8612                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          169183                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         286672                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       179107                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            99463                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       153393                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        635419                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          338                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         19661                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents          4885                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        110645                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       421824                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       839678                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       836724                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2625                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293843                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          127973                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15603                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1953                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           151944                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       119218                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       100548                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        22584                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13781                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            583966                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12795                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           545915                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1076                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       153255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        94373                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8320                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       896431                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.608987                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.341764                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       679602     75.81%     75.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        82675      9.22%     85.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        42205      4.71%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36356      4.06%     93.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26750      2.98%     96.78% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16085      1.79%     98.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8447      0.94%     99.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2833      0.32%     99.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1478      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       896431                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            771      4.01%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.01% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          9869     51.32%     55.33% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8590     44.67%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       313332     57.40%     57.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          547      0.10%     57.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.58% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1192      0.22%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.84% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       125443     22.98%     80.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        95648     17.52%     98.34% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9072      1.66%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        545915                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.560647                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19230                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035225                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2000563                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       746474                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       511502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         8003                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4096                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3808                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        560520                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4171                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         4898                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        35482                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          577                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12085                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        15516                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8612                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          87762                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       181645                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       608520                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       119218                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       100548                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9868                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       180257                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          577                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2199                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8385                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       537824                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       120461                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8090                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11759                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              215178                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           71875                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             94717                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.552338                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                520138                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               515310                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           253424                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           346943                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.529216                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.730449                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       148859                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4475                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7560                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       871381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.519595                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.465565                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       707420     81.18%     81.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        73965      8.49%     89.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        29310      3.36%     93.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13510      1.55%     94.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16508      1.89%     96.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         5097      0.58%     97.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         6254      0.72%     97.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         3927      0.45%     98.23% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15390      1.77%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       871381                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452765                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452765                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172199                       # Number of memory references committed
system.switch_cpus3.commit.loads                83736                       # Number of loads committed
system.switch_cpus3.commit.membars               2328                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58730                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435209                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4290                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257463     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.13% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86064     19.01%     78.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88530     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9072      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452765                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15390                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1449332                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1228580                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  77292                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              511214                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443501                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.195537                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.195537                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.455469                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.455469                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          729256                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         348092                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2536                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17546                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7531                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              21950                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             21950                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            12689                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             165                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            75                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            240                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9348                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9348                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         5168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11906                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 74708                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       223040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       508248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       141696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       188192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       380928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1300008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2757552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1091                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            44244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  44244    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           34818000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5469144                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7576986                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3388652                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3366486                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            274642                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            128990                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9109656                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          19490030                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.6                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.080545                       # Number of seconds simulated
sim_ticks                                 80544689500                       # Number of ticks simulated
final_tick                               2343278413000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 736404                       # Simulator instruction rate (inst/s)
host_op_rate                                   736404                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              302369946                       # Simulator tick rate (ticks/s)
host_mem_usage                                 760684                       # Number of bytes of host memory used
host_seconds                                   266.38                       # Real time elapsed on the host
sim_insts                                   196161753                       # Number of instructions simulated
sim_ops                                     196161753                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        47936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        16512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        81472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        71680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       664832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    138016960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        25408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138963136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        47936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        81472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       664832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        38336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        832576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    116691200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       116691200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          749                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        10388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2156515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          599                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2171299                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1823300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1823300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       595148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       205004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1011513                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data       889941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      8254200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   1713545125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       475959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       315452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1725292342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       595148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1011513                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      8254200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       475959                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10336821                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1448775838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1448775838                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1448775838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       595148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       205004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1011513                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data       889941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      8254200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   1713545125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       475959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       315452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3174068180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2171299                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2000708                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2171299                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2000708                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              138961152                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1984                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               119820160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138963136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            128045312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     31                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                128507                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          735                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            132620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            131966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            133817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            133504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            134878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            135502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            135536                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            138801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            137884                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            137934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           138872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           140373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           139521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           136424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           132717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           130919                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            117355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            117461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            117285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            117192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            117163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            117269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            117856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            118625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            116262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            116762                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           116076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           116126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           115573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           116758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           116982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           117445                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      1320                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   80545649500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2171299                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2000708                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  647870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  645930                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  470267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  406822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  26279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  51581                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 101983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 104647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 105480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 129725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 116272                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 118550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 171916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 114442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 116659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 107846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   5579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   5623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   5775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  10534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  10640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  11346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  10474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   9247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   5193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   3866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   3274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   5291                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       364544                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    709.874298                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   535.564910                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   370.042941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35650      9.78%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28750      7.89%     17.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30745      8.43%     26.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14205      3.90%     30.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        22567      6.19%     36.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13107      3.60%     39.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        24237      6.65%     46.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        24117      6.62%     53.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       171166     46.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       364544                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       113928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.058151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.641989                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         112077     98.38%     98.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127         1343      1.18%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          365      0.32%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           41      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           67      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            4      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           14      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        113928                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       113928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433098                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223095                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      7.507759                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31        113458     99.59%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           156      0.14%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63           137      0.12%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            68      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            23      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           12      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            7      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            8      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            9      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            5      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-591            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        113928                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  65102225877                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            105813500877                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                10856340000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     29983.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48733.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1725.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1487.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1725.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1589.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.10                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    13.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   11.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       2.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.48                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1993318                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1685591                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.03                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      19306.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    90.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1382890320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                754553250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              8482445400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             6131732400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           5357171040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          46403740755                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           8507334750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            77019867915                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            939.030579                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  13433075034                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    2689440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   64417210966                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               1434411720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                782665125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              8624811000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             6082374240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           5357171040                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          46218534075                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           8669798250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            77169765450                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            940.858109                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  13674747233                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2689440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   64175994017                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      85                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1954                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     495     27.68%     27.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.17%     27.85% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     82      4.59%     32.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     32.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   1207     67.51%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1788                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      495     46.00%     46.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.28%     46.28% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      82      7.62%     53.90% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     54.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     495     46.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1076                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             80339747500     99.71%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2093500      0.00%     99.71% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               35021500      0.04%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 571000      0.00%     99.76% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              195067500      0.24%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         80572501000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.410108                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.601790                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1617     86.56%     86.56% # number of callpals executed
system.cpu0.kern.callpal::rdps                    166      8.89%     95.45% # number of callpals executed
system.cpu0.kern.callpal::rti                      85      4.55%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1868                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               86                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              472                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          485.010877                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               7263                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              472                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.387712                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   485.010877                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.947287                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.947287                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          485                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          468                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.947266                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           307626                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          307626                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        49381                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          49381                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        24181                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         24181                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          662                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          662                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          510                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        73562                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           73562                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        73562                       # number of overall hits
system.cpu0.dcache.overall_hits::total          73562                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         1140                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         1140                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          696                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          696                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           57                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          106                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          106                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1836                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1836                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1836                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1836                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     49432483                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     49432483                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     25923693                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     25923693                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      3038750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      3038750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      3099071                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3099071                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     75356176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     75356176                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     75356176                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     75356176                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        50521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        50521                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        24877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        24877                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          719                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          616                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        75398                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        75398                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        75398                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        75398                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022565                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022565                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.027978                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.027978                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.079277                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.079277                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.172078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.172078                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.024351                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024351                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.024351                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024351                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 43361.827193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43361.827193                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 37246.685345                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37246.685345                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 53311.403509                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 53311.403509                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 29236.518868                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 29236.518868                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41043.668845                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41043.668845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41043.668845                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41043.668845                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          478                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               24                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    19.916667                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           61                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu0.dcache.writebacks::total              194                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          549                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          549                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          337                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          337                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          886                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          591                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          591                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          359                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          359                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           49                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          106                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          950                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          950                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          950                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          236                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          169                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          169                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          405                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          405                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     22676572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     22676572                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data     13042070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     13042070                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      2541000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2541000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      2939929                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2939929                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     35718642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     35718642                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     35718642                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     35718642                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     53105000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     53105000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     37640001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     37640001                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     90745001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     90745001                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.011698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.011698                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.014431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.014431                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.068150                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.068150                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.172078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.172078                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.012600                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.012600                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.012600                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.012600                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 38369.834179                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 38369.834179                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 36328.885794                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36328.885794                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 51857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51857.142857                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 27735.179245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 27735.179245                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37598.570526                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37598.570526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37598.570526                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37598.570526                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225021.186441                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225021.186441                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 222721.899408                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 222721.899408                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224061.730864                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224061.730864                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             1925                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              11105                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1925                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.768831                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           104991                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          104991                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        49374                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          49374                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        49374                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           49374                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        49374                       # number of overall hits
system.cpu0.icache.overall_hits::total          49374                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2159                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2159                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2159                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2159                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2159                       # number of overall misses
system.cpu0.icache.overall_misses::total         2159                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    116424291                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    116424291                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    116424291                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    116424291                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    116424291                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    116424291                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        51533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        51533                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        51533                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        51533                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        51533                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        51533                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.041895                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.041895                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.041895                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.041895                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.041895                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.041895                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 53925.100046                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 53925.100046                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 53925.100046                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 53925.100046                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 53925.100046                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 53925.100046                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          234                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          234                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          234                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          234                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          234                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          234                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         1925                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         1925                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         1925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         1925                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         1925                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         1925                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    103872182                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    103872182                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    103872182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    103872182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    103872182                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    103872182                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.037355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.037355                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.037355                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.037355                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.037355                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.037355                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 53959.575065                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 53959.575065                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 53959.575065                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 53959.575065                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 53959.575065                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 53959.575065                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      84                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      2162                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     527     31.15%     31.15% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     82      4.85%     35.99% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.06%     36.05% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1082     63.95%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1692                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      527     46.39%     46.39% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      82      7.22%     53.61% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.09%     53.70% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     526     46.30%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 1136                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             79876481000     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               34778500      0.04%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1290500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              129261000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         80041811000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.486137                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.671395                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.06%      0.06% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      0.78%      0.83% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.11%      0.94% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 1506     83.62%     84.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                    164      9.11%     93.67% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.06%     93.73% # number of callpals executed
system.cpu1.kern.callpal::rti                     103      5.72%     99.44% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.50%     99.94% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.06%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1801                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 84                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.011905                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.304348                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         119997500     55.97%     55.97% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            94409000     44.03%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5364                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.010741                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              91317                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5364                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.024049                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.010741                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.955099                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.955099                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          487                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.951172                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           635741                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          635741                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        85853                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          85853                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        45043                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         45043                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          814                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          814                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       130896                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          130896                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       130896                       # number of overall hits
system.cpu1.dcache.overall_hits::total         130896                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10173                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10173                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        14566                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        14566                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          171                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          171                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           58                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        24739                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24739                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        24739                       # number of overall misses
system.cpu1.dcache.overall_misses::total        24739                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    319428457                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    319428457                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    287468754                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    287468754                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      4097998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4097998                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data      1024014                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1024014                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    606897211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    606897211                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    606897211                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    606897211                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        96026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        96026                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        59609                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        59609                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          985                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          892                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       155635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       155635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       155635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       155635                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.105940                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.105940                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.244359                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244359                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.173604                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.173604                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.065022                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.065022                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.158955                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.158955                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.158955                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.158955                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 31399.632065                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 31399.632065                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 19735.600302                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 19735.600302                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 23964.900585                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 23964.900585                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 17655.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17655.413793                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24532.002547                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24532.002547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24532.002547                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24532.002547                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        18758                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1376                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    13.632267                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           36                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3683                       # number of writebacks
system.cpu1.dcache.writebacks::total             3683                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6714                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6714                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        12312                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        12312                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           54                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        19026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        19026                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        19026                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        19026                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3459                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3459                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2254                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2254                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          117                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           58                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5713                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5713                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5713                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           84                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           84                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           84                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           84                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    103178529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    103178529                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     46656913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     46656913                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      2505501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2505501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       936986                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       936986                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    149835442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    149835442                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    149835442                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    149835442                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     18993500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     18993500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     18993500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     18993500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.036021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036021                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.037813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037813                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.118782                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.118782                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.065022                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.065022                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.036708                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.036708                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.036708                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.036708                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 29829.005204                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 29829.005204                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 20699.606477                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 20699.606477                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 21414.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 21414.538462                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 16154.931034                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16154.931034                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 26227.103448                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 26227.103448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 26227.103448                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 26227.103448                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 226113.095238                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 226113.095238                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 226113.095238                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 226113.095238                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4746                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999724                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              86544                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4746                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            18.235145                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999724                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           174963                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          174963                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        79602                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          79602                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        79602                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           79602                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        79602                       # number of overall hits
system.cpu1.icache.overall_hits::total          79602                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         5505                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5505                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         5505                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5505                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         5505                       # number of overall misses
system.cpu1.icache.overall_misses::total         5505                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    242561804                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    242561804                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    242561804                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    242561804                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    242561804                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    242561804                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        85107                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        85107                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        85107                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        85107                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        85107                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        85107                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.064683                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.064683                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.064683                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.064683                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.064683                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.064683                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 44062.089737                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44062.089737                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 44062.089737                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44062.089737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 44062.089737                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44062.089737                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          251                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.888889                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          756                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          756                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          756                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          756                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          756                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          756                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         4749                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4749                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         4749                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4749                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         4749                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4749                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    200662612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    200662612                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    200662612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    200662612                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    200662612                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    200662612                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.055800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.055800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.055800                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.055800                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.055800                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.055800                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42253.655928                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42253.655928                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 42253.655928                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42253.655928                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 42253.655928                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42253.655928                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     366                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     78599                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25314     47.65%     47.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.22%     47.88% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     82      0.15%     48.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27607     51.97%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               53123                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    24021     49.79%     49.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      82      0.17%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.21% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   24020     49.79%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                48243                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             75875156500     94.17%     94.17% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               56823500      0.07%     94.24% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               60342500      0.07%     94.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 416500      0.00%     94.32% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             4577495000      5.68%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         80570234000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948922                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.870069                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.908138                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      4.84%      4.84% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      4.84%      9.68% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      1.61%     11.29% # number of syscalls executed
system.cpu2.kern.syscall::17                        4      6.45%     17.74% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      1.61%     19.35% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      1.61%     20.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      1.61%     22.58% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      1.61%     24.19% # number of syscalls executed
system.cpu2.kern.syscall::71                       43     69.35%     93.55% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      1.61%     95.16% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      1.61%     96.77% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      1.61%     98.39% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      1.61%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    62                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  128      0.24%      0.24% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.25% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44975     83.25%     83.51% # number of callpals executed
system.cpu2.kern.callpal::rdps                    796      1.47%     84.98% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     84.98% # number of callpals executed
system.cpu2.kern.callpal::rti                    7946     14.71%     99.69% # number of callpals executed
system.cpu2.kern.callpal::callsys                  77      0.14%     99.83% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.84% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 88      0.16%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 54023                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             8073                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6483                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6482                      
system.cpu2.kern.mode_good::user                 6483                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.802923                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.890698                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       49822202000     60.54%     60.54% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         32480019500     39.46%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     128                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          2401679                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.630758                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14594803                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2401679                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             6.076917                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.664019                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   509.966739                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003250                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996029                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999279                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        130098513                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       130098513                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4789656                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4789656                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      9772907                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       9772907                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        86279                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        86279                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        98057                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        98057                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14562563                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14562563                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14562563                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14562563                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3673089                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3673089                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     13489630                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     13489630                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        14413                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        14413                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           83                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     17162719                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      17162719                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     17162719                       # number of overall misses
system.cpu2.dcache.overall_misses::total     17162719                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 262613162891                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 262613162891                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 1128896880401                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 1128896880401                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    196193499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    196193499                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       700006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       700006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1391510043292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1391510043292                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1391510043292                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1391510043292                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8462745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8462745                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23262537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23262537                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       100692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       100692                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        98140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        98140                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31725282                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31725282                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31725282                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31725282                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.434030                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.434030                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.579886                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.579886                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.143139                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.143139                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000846                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.540979                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.540979                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.540979                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.540979                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 71496.542254                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 71496.542254                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83686.274598                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83686.274598                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13612.259696                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13612.259696                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8433.807229                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8433.807229                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 81077.482146                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 81077.482146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 81077.482146                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 81077.482146                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     88980635                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         2751                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1335544                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             69                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    66.625012                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    39.869565                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1834199                       # number of writebacks
system.cpu2.dcache.writebacks::total          1834199                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3046326                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3046326                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data     11721713                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total     11721713                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         6841                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         6841                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     14768039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     14768039                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     14768039                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     14768039                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       626763                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       626763                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1767917                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1767917                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         7572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         7572                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           83                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           83                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      2394680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2394680                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2394680                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2394680                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1217                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1217                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         2131                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         2131                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3348                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3348                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  47099409324                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  47099409324                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data 172860890340                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 172860890340                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    102200751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    102200751                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       575494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       575494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 219960299664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 219960299664                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 219960299664                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 219960299664                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    198940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total    198940000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    352796000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total    352796000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data    551736000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total    551736000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.074061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.074061                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.075998                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.075998                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.075200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.075200                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000846                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.075482                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.075482                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.075482                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.075482                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75147.080035                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 75147.080035                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 97776.586989                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 97776.586989                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 13497.193740                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13497.193740                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  6933.662651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6933.662651                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 91853.733970                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 91853.733970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 91853.733970                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 91853.733970                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163467.543139                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163467.543139                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 165554.199906                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 165554.199906                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 164795.698925                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 164795.698925                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           282061                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.512135                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           10859386                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           282061                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            38.500133                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.834687                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.677448                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.001630                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.997417                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999047                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          119                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          157                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           59                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           72                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          104                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         23227044                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        23227044                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11176360                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11176360                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11176360                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11176360                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11176360                       # number of overall hits
system.cpu2.icache.overall_hits::total       11176360                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       296113                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       296113                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       296113                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        296113                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       296113                       # number of overall misses
system.cpu2.icache.overall_misses::total       296113                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   4685558158                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   4685558158                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   4685558158                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   4685558158                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   4685558158                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   4685558158                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11472473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11472473                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11472473                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11472473                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11472473                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11472473                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.025811                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.025811                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.025811                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.025811                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.025811                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.025811                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 15823.547625                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15823.547625                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 15823.547625                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15823.547625                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 15823.547625                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15823.547625                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2584                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          436                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               70                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    36.914286                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          436                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        14014                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        14014                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        14014                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        14014                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        14014                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        14014                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       282099                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       282099                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       282099                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       282099                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       282099                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       282099                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   4058943227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   4058943227                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   4058943227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   4058943227                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   4058943227                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   4058943227                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.024589                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.024589                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.024589                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.024589                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.024589                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.024589                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14388.364464                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14388.364464                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14388.364464                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14388.364464                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14388.364464                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14388.364464                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      87                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1602                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     400     27.97%     27.97% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     82      5.73%     33.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.21%     33.92% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    945     66.08%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1430                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      400     45.25%     45.25% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      82      9.28%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.34%     54.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     399     45.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  884                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             79918511000     99.81%     99.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               34709500      0.04%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1642500      0.00%     99.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              117761500      0.15%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         80072624500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.422222                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.618182                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.20%      0.20% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 1262     83.25%     83.44% # number of callpals executed
system.cpu3.kern.callpal::rdps                    167     11.02%     94.46% # number of callpals executed
system.cpu3.kern.callpal::rti                      84      5.54%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1516                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               87                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              713                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          458.583692                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5120                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              713                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             7.180926                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   458.583692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.895671                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.895671                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          454                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           227258                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          227258                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        35279                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          35279                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        17458                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         17458                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          318                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          318                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          268                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          268                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        52737                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           52737                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        52737                       # number of overall hits
system.cpu3.dcache.overall_hits::total          52737                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1492                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1492                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1609                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1609                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           39                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           49                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         3101                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          3101                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         3101                       # number of overall misses
system.cpu3.dcache.overall_misses::total         3101                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     50097295                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     50097295                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    106229014                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    106229014                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data       770498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       770498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       919014                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       919014                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    156326309                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    156326309                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    156326309                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    156326309                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        36771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        36771                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        19067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        19067                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          357                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          317                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        55838                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        55838                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        55838                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        55838                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.040575                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040575                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.084387                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.084387                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.109244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.109244                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.154574                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.154574                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.055536                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.055536                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.055536                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.055536                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 33577.275469                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 33577.275469                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 66021.761342                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 66021.761342                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 19756.358974                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19756.358974                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 18755.387755                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 18755.387755                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 50411.579813                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50411.579813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 50411.579813                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50411.579813                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6086                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          365                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               84                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    72.452381                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           73                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          376                       # number of writebacks
system.cpu3.dcache.writebacks::total              376                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          557                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          557                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1258                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1815                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1815                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1815                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1815                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          935                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          351                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          351                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           34                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           49                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1286                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1286                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1286                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           97                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           97                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data          101                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          101                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     30312855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     30312855                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     20074211                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     20074211                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data       581751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       581751                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       845486                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       845486                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     50387066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     50387066                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     50387066                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     50387066                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       619000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     21154500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     21154500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     21773500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     21773500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.025428                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.025428                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.018409                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.018409                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.095238                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.154574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.154574                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.023031                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023031                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.023031                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023031                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 32420.165775                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32420.165775                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 57191.484330                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 57191.484330                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 17110.323529                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17110.323529                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 17254.816327                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17254.816327                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 39181.233281                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 39181.233281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 39181.233281                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 39181.233281                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154750                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 218087.628866                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 218087.628866                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 215579.207921                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 215579.207921                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2385                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              13498                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2385                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             5.659539                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            63667                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           63667                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        27941                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          27941                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        27941                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           27941                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        27941                       # number of overall hits
system.cpu3.icache.overall_hits::total          27941                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2700                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2700                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2700                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2700                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2700                       # number of overall misses
system.cpu3.icache.overall_misses::total         2700                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    129406120                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    129406120                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    129406120                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    129406120                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    129406120                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    129406120                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        30641                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        30641                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        30641                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        30641                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        30641                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        30641                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.088117                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.088117                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.088117                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.088117                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.088117                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.088117                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 47928.192593                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 47928.192593                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 47928.192593                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 47928.192593                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 47928.192593                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 47928.192593                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          115                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    28.750000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          315                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          315                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          315                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          315                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          315                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          315                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2385                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2385                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2385                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2385                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2385                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2385                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    110163582                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    110163582                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    110163582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    110163582                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    110163582                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    110163582                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.077837                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.077837                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.077837                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.077837                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.077837                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.077837                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 46190.181132                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 46190.181132                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 46190.181132                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 46190.181132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 46190.181132                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 46190.181132                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1831                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1831                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179889                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2480                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          621                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7875                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363439                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          311                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9636                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11366740                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1274000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                93000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               19000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              392000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             4641000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy          1034952030                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               1.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5394000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           178159815                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements               177782                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide       177408                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total       177408                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide          374                       # number of demand (read+write) misses
system.iocache.demand_misses::total               374                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          374                       # number of overall misses
system.iocache.overall_misses::total              374                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     46151266                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     46151266                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide  41031690949                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total  41031690949                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide     46151266                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     46151266                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide     46151266                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     46151266                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total       177408                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          374                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             374                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          374                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            374                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123399.106952                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123399.106952                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 231284.333001                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 231284.333001                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123399.106952                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123399.106952                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123399.106952                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123399.106952                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs        444215                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                67550                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.576092                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          374                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total       177408                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide          374                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide          374                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     26460500                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     26460500                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide  31802083345                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total  31802083345                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide     26460500                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     26460500                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide     26460500                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     26460500                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        70750                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        70750                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 179259.578739                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 179259.578739                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        70750                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        70750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        70750                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        70750                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2171319                       # number of replacements
system.l2.tags.tagsinuse                 16033.645570                       # Cycle average of tags in use
system.l2.tags.total_refs                     1048735                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2171319                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.482994                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    11709.537340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        35.876467                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        40.333476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         5.179046                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data        13.411599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        34.292854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        14.197076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        34.393500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         6.487881                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    32.451592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    17.600309                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    95.603500                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    94.856621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   342.590929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3483.068016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    37.518123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    36.247243                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.714693                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.002190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.002462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000819                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.002099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000396                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001981                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.005835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.005790                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.020910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.212590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002212                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16356                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          561                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3068                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  76531968                       # Number of tag accesses
system.l2.tags.data_accesses                 76531968                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          933                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          213                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         2856                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2105                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       271596                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       114757                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         1424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          390                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  394274                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1838452                       # number of Writeback hits
system.l2.Writeback_hits::total               1838452                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           37                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   49                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 29                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            4                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data         1802                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       128871                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           21                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                130698                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          933                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         2856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3907                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       271596                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       243628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         1424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          411                       # number of demand (read+write) hits
system.l2.demand_hits::total                   524972                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          933                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          217                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         2856                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3907                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       271596                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       243628                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         1424                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          411                       # number of overall hits
system.l2.overall_hits::total                  524972                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          992                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          225                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1892                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          868                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        10389                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       517847                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          961                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          248                       # number of ReadReq misses
system.l2.ReadReq_misses::total                533422                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          283                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           70                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                467                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           87                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              141                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           37                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1638807                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1639313                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          992                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          262                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1892                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1149                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        10389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2156654                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          961                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          436                       # number of demand (read+write) misses
system.l2.demand_misses::total                2172735                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          992                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          262                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1892                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1149                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        10389                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2156654                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          961                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          436                       # number of overall misses
system.l2.overall_misses::total               2172735                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     91800250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21637064                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    165597878                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     77847750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    920236829                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  45285601555                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     92656314                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     24919564                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     46680297204                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       628996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       124996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      1071468                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       132497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1957957                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       484987                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        93497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       609983                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      3492250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     21934749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data 169589870252                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     16948749                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  169632246000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     91800250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     25129314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    165597878                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     99782499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    920236829                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 214875471807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     92656314                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     41868313                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     216312543204                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     91800250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     25129314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    165597878                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     99782499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    920236829                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 214875471807                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     92656314                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     41868313                       # number of overall miss cycles
system.l2.overall_miss_latency::total    216312543204                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         1925                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         4748                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2973                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       281985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       632604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          638                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              927696                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1838452                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1838452                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          287                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           74                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           84                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           71                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              516                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2083                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1767678                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1770011                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         1925                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          479                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4748                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5056                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       281985                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2400282                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          847                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2697707                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         1925                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          479                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4748                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5056                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       281985                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2400282                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          847                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2697707                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.515325                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.513699                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.398484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.291961                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.036842                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.818596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.402935                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.388715                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.574997                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.986063                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.905405                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.559524                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.985915                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.905039                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.988636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.862069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.829412                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.902439                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.134902                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.927096                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.899522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.926160                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.515325                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.546973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.398484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227255                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.036842                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.898500                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.402935                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.514758                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805401                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.515325                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.546973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.398484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227255                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.036842                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.898500                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.402935                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.514758                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805401                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 92540.574597                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 96164.728889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 87525.305497                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 89686.347926                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 88577.998749                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 87449.770984                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 96416.559834                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 100482.112903                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87511.008552                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  2222.600707                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  1865.611940                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 22797.191489                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  1892.814286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4192.627409                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  5574.563218                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1259.960000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15582.833333                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4326.120567                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 94385.135135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 78059.604982                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 103483.735578                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 90152.920213                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103477.643379                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 92540.574597                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 95913.412214                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 87525.305497                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 86842.906005                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 88577.998749                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 99633.725116                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 96416.559834                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96028.240826                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99557.720202                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 92540.574597                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 95913.412214                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 87525.305497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 86842.906005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 88577.998749                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 99633.725116                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 96416.559834                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96028.240826                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99557.720202                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1645892                       # number of writebacks
system.l2.writebacks::total                   1645892                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst          243                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst          619                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst          362                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               1292                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst          243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          619                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst          362                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1292                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst          243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          619                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst          362                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1292                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          749                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          222                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1273                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          841                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        10388                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       517847                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          599                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          211                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           532130                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           467                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           87                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          141                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           37                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data      1638807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1639313                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          749                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          259                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1273                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1122                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        10388                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2156654                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          599                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2171443                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          749                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          259                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1273                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1122                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        10388                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2156654                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          599                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2171443                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          236                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1217                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         1457                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          169                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           84                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         2131                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           97                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         2481                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          405                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           84                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3348                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data          101                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         3938                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     59743250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     18510186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     90852186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     64931250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    789943921                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  38852195945                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     51563936                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     18605686                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  39946346360                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      5366680                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      1295031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       848044                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      1355537                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      8865292                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data      1645571                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       467514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       106506                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       430514                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2650105                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      3026750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     18439251                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data 149380173248                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     14627751                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 149416267000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     59743250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     21536936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     90852186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     83370501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    789943921                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 188232369193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     51563936                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     33233437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 189362613360                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     59743250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     21536936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     90852186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     83370501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    789943921                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 188232369193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     51563936                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     33233437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 189362613360                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     49795500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data    181902000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       563000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    232260500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     35452500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     17815500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data    325089500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     19730000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total    398087500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     85248000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     17815500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data    506991500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     20293000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    630348000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.389091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.506849                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.268113                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.282879                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.036839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.818596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.251153                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.330721                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.573604                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.986063                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.905405                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.559524                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.985915                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.905039                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.988636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.862069                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.829412                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.902439                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.134902                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.927096                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.899522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.926160                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.389091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.540710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.268113                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.221915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.036839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.898500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.251153                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.471074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.804922                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.389091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.540710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.268113                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.221915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.036839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.898500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.251153                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.471074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.804922                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 79764.018692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 83379.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71368.567164                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 77207.193817                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 76043.889199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75026.399583                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 86083.365609                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 88178.606635                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75068.773345                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18963.533569                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19328.820896                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18043.489362                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19364.814286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18983.494647                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18914.609195                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18700.560000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        18718                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18795.070922                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 81804.054054                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 65620.110320                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 91151.778854                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77807.186170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91145.661018                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 79764.018692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83154.193050                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71368.567164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 74305.259358                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 76043.889199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 87279.818271                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 86083.365609                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 83291.822055                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87205.887219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 79764.018692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83154.193050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71368.567164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 74305.259358                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 76043.889199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 87279.818271                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 86083.365609                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 83291.822055                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87205.887219                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210997.881356                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149467.543139                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140750                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 159410.089224                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 209778.106509                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 212089.285714                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152552.557485                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 203402.061856                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 160454.453849                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210488.888889                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 212089.285714                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 151431.152927                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 200920.792079                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 160068.054850                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              533961                       # Transaction distribution
system.membus.trans_dist::ReadResp             533959                       # Transaction distribution
system.membus.trans_dist::WriteReq               2481                       # Transaction distribution
system.membus.trans_dist::WriteResp              2480                       # Transaction distribution
system.membus.trans_dist::Writeback           1823300                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq       177408                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp       177408                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              827                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            267                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             735                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1639197                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1639186                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       532598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       532598                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7875                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5990345                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5998222                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6530820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     22708224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9636                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    244300160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    244309796                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               267018020                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              760                       # Total snoops (count)
system.membus.snoop_fanout::samples           4178761                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4178761    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4178761                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7486988                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12675873377                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              15.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          181595185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy        11358422739                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             14.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         126249                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       108155                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         1422                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        68588                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          21148                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    30.833382                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           7275                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          176                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54094                       # DTB read hits
system.switch_cpus0.dtb.read_misses               341                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses             341                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28622                       # DTB write hits
system.switch_cpus0.dtb.write_misses              150                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses            150                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               82716                       # DTB hits
system.switch_cpus0.dtb.data_misses               491                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses             491                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              11476                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          11476                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  614235                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       119734                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                401031                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             126249                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        28423                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               372144                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           7798                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles         1118                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1966                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            51533                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         1194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       498861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.803893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.188112                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          427199     85.63%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            5125      1.03%     86.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            7319      1.47%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6329      1.27%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9557      1.92%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            3984      0.80%     92.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            4232      0.85%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            2187      0.44%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           32929      6.60%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       498861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.205539                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.652895                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           75029                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       365722                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            48618                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         5735                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          3757                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         4183                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          143                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        303088                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          683                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          3757                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           78993                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          81995                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       268551                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            50514                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        15051                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        281868                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          3249                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           689                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            21                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       193956                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       335558                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       335473                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps       160932                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           32973                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        12999                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          756                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            54599                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        59087                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        32655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        17629                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        10393                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            254874                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19160                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           244723                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1270                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        56136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        26204                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        14540                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       498861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.490564                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.214133                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       393500     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        47823      9.59%     88.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        21456      4.30%     92.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        12472      2.50%     95.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        12127      2.43%     97.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5148      1.03%     98.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3352      0.67%     99.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1652      0.33%     99.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1331      0.27%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       498861                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            662      8.83%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      8.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4058     54.14%     62.98% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2775     37.02%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       149186     60.96%     60.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          840      0.34%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        56696     23.17%     84.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        30076     12.29%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         7925      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        244723                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.398419                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7495                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.030626                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       997072                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       330751                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       238282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        252218                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2316                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        11378                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          586                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         6903                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          237                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          3757                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          79507                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1389                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       277025                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          832                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        59087                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        32655                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16792                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          979                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          586                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          671                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         2730                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         3401                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       240649                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54447                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4074                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 2991                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               83302                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           34854                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             28855                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.391787                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                239618                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               238282                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           120157                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           163190                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.387933                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.736301                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        57836                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         4615                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3234                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       488879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.447679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356394                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       405751     83.00%     83.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        39831      8.15%     91.14% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        14148      2.89%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         9448      1.93%     95.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4850      0.99%     96.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         3608      0.74%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         1761      0.36%     98.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1472      0.30%     98.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         8010      1.64%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       488879                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       218861                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        218861                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 73436                       # Number of memory references committed
system.switch_cpus0.commit.loads                47688                       # Number of loads committed
system.switch_cpus0.commit.membars               1710                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             31904                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           210017                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         6245                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         1033      0.47%      0.47% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       133915     61.19%     61.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          677      0.31%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.97% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        49398     22.57%     84.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        25913     11.84%     96.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         7925      3.62%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       218861                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         8010                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              756362                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             563369                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 115374                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           160532104                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             217828                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               217828                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.819817                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.819817                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.354633                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.354633                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          301001                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         176542                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1960897                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          5639                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups         115511                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        90800                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         5048                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        69758                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          44099                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    63.217122                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           9104                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          299                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              108858                       # DTB read hits
system.switch_cpus1.dtb.read_misses               946                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           40262                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              64871                       # DTB write hits
system.switch_cpus1.dtb.write_misses              246                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  28                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          22082                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              173729                       # DTB hits
system.switch_cpus1.dtb.data_misses              1192                       # DTB misses
system.switch_cpus1.dtb.data_acv                   29                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           62344                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              36115                       # ITB hits
system.switch_cpus1.itb.fetch_misses             2182                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  12                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          38297                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  784532                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       195796                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                626609                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             115511                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        53203                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               252450                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          15976                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles               201                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles         1217                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       119590                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1919                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            85107                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3152                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       579174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.081901                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.416761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          460364     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            9810      1.69%     81.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           13147      2.27%     83.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           10575      1.83%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           19453      3.36%     88.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            7858      1.36%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            8218      1.42%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            5622      0.97%     92.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           44127      7.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       579174                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.147236                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.798704                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          159189                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       307772                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            95807                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         9084                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          7322                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         6755                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          674                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        573247                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2477                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          7322                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          165923                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          40723                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       224791                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            97862                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        42553                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        548719                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          267                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          4501                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          5228                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         18584                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       376949                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       685866                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       685471                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          286                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       299772                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           77185                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        15476                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1309                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            73861                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       112547                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        70179                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18175                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        11186                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            502290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        20049                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           481615                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          656                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       102539                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        50708                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved        15235                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       579174                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.831555                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.519241                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       389142     67.19%     67.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        69877     12.06%     79.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        41251      7.12%     86.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        30410      5.25%     91.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        24033      4.15%     95.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        11811      2.04%     97.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         7508      1.30%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3365      0.58%     99.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1777      0.31%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       579174                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           1024      8.01%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7394     57.84%     65.85% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         4365     34.15%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       291266     60.48%     60.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          773      0.16%     60.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           53      0.01%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       113027     23.47%     84.12% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        66508     13.81%     97.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         9979      2.07%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        481615                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.613888                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              12783                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026542                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1554851                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       624909                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       464896                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          993                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          575                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          431                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        493864                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            528                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         7324                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        21832                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          620                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9490                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         5516                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          7322                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          20439                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7498                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       531921                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1815                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       112547                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        70179                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17797                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           256                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         7155                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          620                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1985                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         5057                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         7042                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       475328                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       109983                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         6288                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 9582                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              175264                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           66361                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             65281                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.605875                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                467673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               465327                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           234828                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           308711                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.593127                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.760673                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts       104376                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         4814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         6544                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       561130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.759161                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.792285                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       413521     73.69%     73.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        69123     12.32%     86.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        22121      3.94%     89.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        13476      2.40%     92.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        10131      1.81%     94.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         5754      1.03%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         4886      0.87%     96.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         3359      0.60%     96.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        18759      3.34%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       561130                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       425988                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        425988                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                151404                       # Number of memory references committed
system.switch_cpus1.commit.loads                90715                       # Number of loads committed
system.switch_cpus1.commit.membars               1549                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             59279                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               385                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           410815                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         6562                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         6190      1.45%      1.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       255866     60.06%     61.52% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          670      0.16%     61.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.67% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.01%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.69% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        92264     21.66%     83.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        60970     14.31%     97.66% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         9979      2.34%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       425988                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        18759                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads             1067959                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            1078780                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3002                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 205358                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           159297417                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             419804                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               419804                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.868805                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.868805                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.535101                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.535101                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          619890                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         335788                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              246                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             168                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        1960342                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          7039                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       10774407                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted      9632328                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        76134                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      7145886                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        6426606                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    89.934348                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         461609                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         4920                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            11563196                       # DTB read hits
system.switch_cpus2.dtb.read_misses             96342                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   28                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         5647545                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23494520                       # DTB write hits
system.switch_cpus2.dtb.write_misses           362966                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  18                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13738974                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            35057716                       # DTB hits
system.switch_cpus2.dtb.data_misses            459308                       # DTB misses
system.switch_cpus2.dtb.data_acv                   46                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        19386519                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            4236924                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2589                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  38                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        4239513                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               149968542                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     17535446                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              94888137                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           10774407                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6888215                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            130531166                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         417110                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles        53852                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        28732                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        73197                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           96                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11472474                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    148431044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.639274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.923688                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       130873233     88.17%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          450925      0.30%     88.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1500378      1.01%     89.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1744188      1.18%     90.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5652379      3.81%     94.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          454961      0.31%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          231532      0.16%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          257205      0.17%     95.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         7266243      4.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    148431044                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.071844                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.632720                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        10437604                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    124134631                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          9901302                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      3754263                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        203244                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       355244                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         5356                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      90351799                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        18379                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        203244                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        12139756                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       77371297                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     10844044                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         11908950                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     35963753                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      89329467                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents       271262                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1864248                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         69561                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      32974463                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     47608909                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    117650467                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    117640880                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1595                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     44509366                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3099539                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts       809312                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       114840                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         23720386                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      9045238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     24180551                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       698605                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       429035                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          80520984                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded       803172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         82469164                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       103097                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      4582991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      2865631                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       494457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    148431044                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.555606                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.469084                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    122376187     82.45%     82.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7999612      5.39%     87.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      3584909      2.42%     90.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      4554577      3.07%     93.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2425872      1.63%     94.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3261554      2.20%     97.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2448773      1.65%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1304373      0.88%     99.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       475187      0.32%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    148431044                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         513966     16.71%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     16.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        773903     25.17%     41.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1787068     58.12%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           41      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     46145521     55.95%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        63016      0.08%     56.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     56.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd         3444      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           52      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv           19      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     56.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11825047     14.34%     70.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     23909454     28.99%     99.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       522569      0.63%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      82469164                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.549910                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            3074937                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037286                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    316534502                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     85925761                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     78844141                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads        12904                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        10514                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         5893                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      85537436                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           6624                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       188421                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       628954                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        29292                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       809796                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         2313                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      3549165                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        203244                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       11683422                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     59475462                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     88774686                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        24343                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      9045238                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     24180551                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts       652035                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        178299                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     59292599                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        29292                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        31231                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       137810                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       169041                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     82256222                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     11662295                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       212942                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              7450530                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            35520363                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         7918065                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          23858068                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.548490                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              79359134                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             78850034                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         30541277                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         40688874                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.525777                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.750605                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      4248406                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       308715                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       149422                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    147742153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.567008                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.731387                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    126740886     85.79%     85.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      6072583      4.11%     89.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2600958      1.76%     91.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1800775      1.22%     92.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      2817761      1.91%     94.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       956265      0.65%     95.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       624012      0.42%     95.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1733552      1.17%     97.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4395361      2.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    147742153                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     83771017                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      83771017                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              31787038                       # Number of memory references committed
system.switch_cpus2.commit.loads              8416283                       # Number of loads committed
system.switch_cpus2.commit.membars             129223                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           7629213                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              5064                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         76340031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       379212                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass      7029900      8.39%      8.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     44228188     52.80%     61.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        60076      0.07%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd         3238      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           50      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv           19      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.26% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead      8545506     10.20%     71.47% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     23381470     27.91%     99.38% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       522569      0.62%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     83771017                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      4395361                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           231044820                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          176735347                       # The number of ROB writes
system.switch_cpus2.timesIdled                 111694                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1537498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            11172105                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           76741158                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             76741158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.954213                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.954213                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.511715                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.511715                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       117790386                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       46225636                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1401                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1346                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads         853134                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        469270                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          41060                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        30032                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2073                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        25902                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          15784                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    60.937379                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           4185                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          235                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               38824                       # DTB read hits
system.switch_cpus3.dtb.read_misses               359                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             383                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              21023                       # DTB write hits
system.switch_cpus3.dtb.write_misses              154                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            154                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               59847                       # DTB hits
system.switch_cpus3.dtb.data_misses               513                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             537                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               2946                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1667                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           4613                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  435748                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        95323                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                227106                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              41060                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        19969                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                98960                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           7968                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles         1109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles       109046                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles         2033                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            30641                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1290                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       310470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.731491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.052178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          267823     86.26%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            3291      1.06%     87.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            4635      1.49%     88.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            3460      1.11%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            7128      2.30%     92.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2922      0.94%     93.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            2874      0.93%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2897      0.93%     95.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           15440      4.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       310470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.094229                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.521187                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           76661                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       191080                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            36942                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2127                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          3660                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         2620                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        213560                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1494                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          3660                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           79616                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16245                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       159362                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            36098                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        15489                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        205234                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           309                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           333                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          5743                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       140755                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       246238                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       246086                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       113509                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           27246                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         9138                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          456                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            31949                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        42065                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        23652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7623                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         4510                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            183799                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        13141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           175998                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          429                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        41782                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        18977                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved        10397                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       310470                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.566876                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.273550                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       235052     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        32931     10.61%     86.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        15646      5.04%     91.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        10158      3.27%     94.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         8427      2.71%     97.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         4195      1.35%     98.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2415      0.78%     99.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         1040      0.33%     99.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          606      0.20%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       310470                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            230      5.15%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          2563     57.40%     62.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1672     37.45%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       106497     60.51%     60.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          638      0.36%     60.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     60.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           15      0.01%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        40516     23.02%     83.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        21806     12.39%     96.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         6526      3.71%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        175998                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.403899                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               4465                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.025370                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       667047                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       238949                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       171139                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          313                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          155                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          145                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        180295                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            168                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1632                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         8740                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          389                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         4085                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          122                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          3660                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          14188                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1723                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       199759                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          751                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        42065                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        23652                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        12228                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            63                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1642                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          389                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2761                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3579                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       173509                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        39203                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2489                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 2819                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               60474                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           23816                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             21271                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.398187                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                172204                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               171284                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            82468                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           110012                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.393080                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.749627                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        43371                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         2744                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3351                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       303165                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.515056                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.407160                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       241700     79.73%     79.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        30338     10.01%     89.73% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         9819      3.24%     92.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         7321      2.41%     95.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3771      1.24%     96.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2857      0.94%     97.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1487      0.49%     98.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1059      0.35%     98.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         4813      1.59%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       303165                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       156147                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        156147                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 52892                       # Number of memory references committed
system.switch_cpus3.commit.loads                33325                       # Number of loads committed
system.switch_cpus3.commit.membars                646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             21361                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           149802                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         3205                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          989      0.63%      0.63% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        94530     60.54%     61.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          548      0.35%     61.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.01%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        33971     21.76%     83.29% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        19572     12.53%     95.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         6526      4.18%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       156147                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         4813                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              496668                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             406290                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1586                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 125278                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           159709501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             155158                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               155158                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.808415                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.808415                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.356073                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.356073                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          220337                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         126234                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        1958104                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          4215                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq             932508                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            932132                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2481                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2480                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1838452                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq       178138                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             749                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           296                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1045                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1770136                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1770136                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         3850                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        14899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       564083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6643624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         4770                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2892                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7246577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       123200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        44100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       303872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       559904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     18046976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    271014028                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       152640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        78964                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              290323684                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          181977                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          4722760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.037798                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.190708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                4544248     96.22%     96.22% # Request fanout histogram
system.tol2bus.snoop_fanout::8                 178512      3.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4722760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4111818995                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3106818                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1607928                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7592388                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8853514                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         425267519                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        3877434720                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3798918                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           2018197                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.406018                       # Number of seconds simulated
sim_ticks                                406017701000                       # Number of ticks simulated
final_tick                               2749296114000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 482318                       # Simulator instruction rate (inst/s)
host_op_rate                                   482318                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               61093401                       # Simulator tick rate (ticks/s)
host_mem_usage                                 779116                       # Number of bytes of host memory used
host_seconds                                  6645.85                       # Real time elapsed on the host
sim_insts                                  3205412212                       # Number of instructions simulated
sim_ops                                    3205412212                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst      1940800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     37636800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst      1596800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     35643904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2207296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     40082240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      1778240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     38942336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          159828416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      1940800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst      1596800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2207296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      1778240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7523136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    112264896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       112264896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        30325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       588075                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        24950                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       556936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        34489                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       626285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        27785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       608474                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2497319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1754139                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1754139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      4780087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     92697436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3932833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     87789040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      5436453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     98720425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4379711                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     95912902                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             393648887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      4780087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3932833                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      5436453                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4379711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         18529084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       276502467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            276502467                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       276502467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      4780087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     92697436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3932833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     87789040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      5436453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     98720425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4379711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     95912902                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            670151354                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     2497320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1754139                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2497320                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1754139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              159645184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               112265024                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               159828480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            112264896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2864                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        35196                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            146253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            139609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            142655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            139876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            144652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            153966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            156964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            146829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            159976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           144792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           177179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           179892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           171970                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           158152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            100132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             98163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            101147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            101815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            102809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            114755                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            107284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            101956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            114314                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           101190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           121166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           120063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           120841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           118852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           116435                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  406017690500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2497320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1754139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1217911                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  497498                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  338382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  251587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   90793                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   40996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   23547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   15720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    8492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    645                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  51039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  70298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  85477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  96637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 108872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 112038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 114189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 116870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 122861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 123644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127720                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 115151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 111610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1538549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    176.732087                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.588438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.932229                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       828490     53.85%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       395558     25.71%     79.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135077      8.78%     88.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        51428      3.34%     91.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37359      2.43%     94.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16491      1.07%     95.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19175      1.25%     96.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7431      0.48%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        47540      3.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1538549                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       105362                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.675063                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.988903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          19793     18.79%     18.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         68695     65.20%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         12654     12.01%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          2524      2.40%     98.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           879      0.83%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           380      0.36%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          188      0.18%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127          107      0.10%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           71      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           37      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           15      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        105362                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       105362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.648706                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.596611                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.519902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         80276     76.19%     76.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19         22092     20.97%     97.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21          2111      2.00%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           441      0.42%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           165      0.16%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            87      0.08%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            56      0.05%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            28      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            25      0.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            13      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            16      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             8      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             6      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             7      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        105362                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  68519224759                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            115290274759                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12472280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     27468.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                46218.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       393.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    393.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    276.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.37                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1806832                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  903223                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                51.49                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      95500.79                       # Average gap between requests
system.mem_ctrls.pageHitRate                    63.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6868207080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3747533625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             17735445000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            11570837040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          31876540800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         201320162190                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         116228853000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           389347578735                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            797.773958                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 178142754001                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13557960000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  214321111749                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               7581168000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4136550000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             18829309200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            12010731840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          31876540800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         203688689175                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         114151189500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           392274178515                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            803.770589                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 174409181250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   13557960000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  218054702250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    1177                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    152784                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   20323     40.64%     40.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    416      0.83%     41.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2119      4.24%     45.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  27145     54.29%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               50003                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    20323     48.25%     48.25% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     416      0.99%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2119      5.03%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   19266     45.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42124                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            397540949500     97.98%     97.98% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              170077000      0.04%     98.02% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30             1305905500      0.32%     98.34% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             6730690000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        405747622000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.709744                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.842429                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                        25      4.31%      4.31% # number of syscalls executed
system.cpu0.kern.syscall::17                        7      1.21%      5.52% # number of syscalls executed
system.cpu0.kern.syscall::71                        3      0.52%      6.03% # number of syscalls executed
system.cpu0.kern.syscall::73                       13      2.24%      8.28% # number of syscalls executed
system.cpu0.kern.syscall::74                      173     29.83%     38.10% # number of syscalls executed
system.cpu0.kern.syscall::75                      359     61.90%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   580                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 2189      3.05%      3.05% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 4366      6.09%      9.14% # number of callpals executed
system.cpu0.kern.callpal::tbi                      16      0.02%      9.16% # number of callpals executed
system.cpu0.kern.callpal::swpipl                40829     56.91%     66.07% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1518      2.12%     68.19% # number of callpals executed
system.cpu0.kern.callpal::rti                    6671      9.30%     77.49% # number of callpals executed
system.cpu0.kern.callpal::callsys                1383      1.93%     79.42% # number of callpals executed
system.cpu0.kern.callpal::imb                      16      0.02%     79.44% # number of callpals executed
system.cpu0.kern.callpal::rdunique              14750     20.56%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 71738                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel            11036                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               5329                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               5329                      
system.cpu0.kern.mode_good::user                 5329                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.482874                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.651268                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      318304581500     65.62%     65.62% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        166761186500     34.38%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    4366                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          3550504                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          506.416775                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          179356835                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          3550504                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            50.515880                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   506.416775                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.989095                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.989095                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          437                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        778213295                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       778213295                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    132813248                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132813248                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     46261584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      46261584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        88435                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        88435                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        87324                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        87324                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    179074832                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       179074832                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    179074832                       # number of overall hits
system.cpu0.dcache.overall_hits::total      179074832                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      6322665                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6322665                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      8037026                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8037026                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        24631                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        24631                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        16811                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16811                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     14359691                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      14359691                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     14359691                       # number of overall misses
system.cpu0.dcache.overall_misses::total     14359691                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 248368221516                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 248368221516                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 256646693126                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 256646693126                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data    512644598                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    512644598                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    122609466                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    122609466                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       391003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       391003                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 505014914642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 505014914642                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 505014914642                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 505014914642                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    139135913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    139135913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     54298610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     54298610                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       113066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       113066                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       104135                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       104135                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    193434523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    193434523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    193434523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    193434523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.045442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.045442                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.148015                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.148015                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.217846                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.217846                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.161435                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.161435                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.074235                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.074235                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.074235                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.074235                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 39282.204816                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 39282.204816                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 31933.042537                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 31933.042537                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 20812.983557                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20812.983557                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  7293.407055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7293.407055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35168.926312                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35168.926312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35168.926312                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35168.926312                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12265161                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      8947863                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           309925                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          59483                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.574610                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   150.427231                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      3098404                       # number of writebacks
system.cpu0.dcache.writebacks::total          3098404                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      3796358                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3796358                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      6953762                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6953762                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data         4446                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         4446                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     10750120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     10750120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     10750120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     10750120                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2526307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2526307                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1083264                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1083264                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        20185                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        20185                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        16769                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        16769                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      3609571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3609571                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      3609571                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3609571                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data           49                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           49                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         4710                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         4710                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         4759                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         4759                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  54011356800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54011356800                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  37959619304                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  37959619304                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    279271133                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    279271133                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data     97481034                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     97481034                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       348997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       348997                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  91970976104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  91970976104                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  91970976104                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  91970976104                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     11027000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     11027000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data   1054979515                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total   1054979515                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data   1066006515                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total   1066006515                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.018157                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.018157                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.019950                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019950                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.178524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.178524                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.161031                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.161031                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.018660                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.018660                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.018660                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.018660                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21379.569783                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21379.569783                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 35041.891269                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35041.891269                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 13835.577558                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13835.577558                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  5813.169181                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5813.169181                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25479.752609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25479.752609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25479.752609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25479.752609                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 225040.816327                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 225040.816327                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223987.158174                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223987.158174                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223998.006934                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223998.006934                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           699630                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.273223                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           90008058                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           699630                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           128.650941                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.273223                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998581                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998581                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          452                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        182165412                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       182165412                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     89982190                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89982190                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     89982190                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89982190                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     89982190                       # number of overall hits
system.cpu0.icache.overall_hits::total       89982190                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       750548                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       750548                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       750548                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        750548                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       750548                       # number of overall misses
system.cpu0.icache.overall_misses::total       750548                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  12752022418                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12752022418                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  12752022418                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12752022418                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  12752022418                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12752022418                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     90732738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     90732738                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     90732738                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     90732738                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     90732738                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     90732738                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.008272                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008272                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.008272                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008272                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.008272                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008272                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 16990.282324                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16990.282324                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 16990.282324                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16990.282324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 16990.282324                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16990.282324                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3601                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              164                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    21.957317                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           96                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst        50612                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        50612                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst        50612                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        50612                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst        50612                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        50612                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst       699936                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       699936                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst       699936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       699936                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst       699936                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       699936                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  10942303094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  10942303094                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  10942303094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  10942303094                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  10942303094                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  10942303094                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.007714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007714                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.007714                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007714                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.007714                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007714                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 15633.290892                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15633.290892                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 15633.290892                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15633.290892                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 15633.290892                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15633.290892                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    1209                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    145726                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   19437     41.22%     41.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    418      0.89%     42.10% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   2210      4.69%     46.79% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  25093     53.21%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               47158                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    19437     48.07%     48.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     418      1.03%     49.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    2210      5.47%     54.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   18368     45.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                40433                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            398868472500     98.12%     98.12% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              173822000      0.04%     98.16% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30             1404104000      0.35%     98.51% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             6074056500      1.49%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        406520455000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.731997                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.857394                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                        20      3.47%      3.47% # number of syscalls executed
system.cpu1.kern.syscall::17                        8      1.39%      4.86% # number of syscalls executed
system.cpu1.kern.syscall::71                        3      0.52%      5.38% # number of syscalls executed
system.cpu1.kern.syscall::73                       77     13.37%     18.75% # number of syscalls executed
system.cpu1.kern.syscall::74                      140     24.31%     43.06% # number of syscalls executed
system.cpu1.kern.syscall::75                      328     56.94%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   576                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 2028      3.03%      3.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 4464      6.67%      9.71% # number of callpals executed
system.cpu1.kern.callpal::tbi                      17      0.03%      9.73% # number of callpals executed
system.cpu1.kern.callpal::swpipl                38187     57.09%     66.83% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1531      2.29%     69.11% # number of callpals executed
system.cpu1.kern.callpal::rti                    6407      9.58%     78.69% # number of callpals executed
system.cpu1.kern.callpal::callsys                1431      2.14%     80.83% # number of callpals executed
system.cpu1.kern.callpal::imb                      17      0.03%     80.86% # number of callpals executed
system.cpu1.kern.callpal::rdunique              12803     19.14%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 66885                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             8630                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               5037                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               2240                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               5531                      
system.cpu1.kern.mode_good::user                 5037                      
system.cpu1.kern.mode_good::idle                  494                      
system.cpu1.kern.mode_switch_good::kernel     0.640904                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.220536                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.695417                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel       16254859500      3.34%      3.34% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        171847526500     35.33%     38.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        298245473500     61.32%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    4464                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          3958011                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.129635                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          192259195                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3958011                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            48.574700                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.129635                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.980722                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.980722                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          175                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          255                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        831664213                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       831664213                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    139374550                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      139374550                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     52671691                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      52671691                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        81624                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        81624                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        78965                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        78965                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    192046241                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       192046241                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    192046241                       # number of overall hits
system.cpu1.dcache.overall_hits::total      192046241                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      6764542                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6764542                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      7900426                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7900426                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        23918                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        23918                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        16766                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        16766                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     14664968                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14664968                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     14664968                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14664968                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 229539099815                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 229539099815                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 249740922205                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 249740922205                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data    493362002                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    493362002                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data    140415620                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    140415620                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       373002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       373002                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 479280022020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 479280022020                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 479280022020                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 479280022020                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    146139092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    146139092                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     60572117                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     60572117                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       105542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       105542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        95731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        95731                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    206711209                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    206711209                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    206711209                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    206711209                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.046288                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.046288                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.130430                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.130430                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.226621                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.226621                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.175137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.175137                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.070944                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.070944                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.070944                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.070944                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33932.688985                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33932.688985                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 31611.070366                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 31611.070366                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 20627.226440                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20627.226440                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  8375.022068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8375.022068                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 32681.968486                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 32681.968486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 32681.968486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 32681.968486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     11886173                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      7492746                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           306390                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          53039                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    38.794259                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   141.268614                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3551478                       # number of writebacks
system.cpu1.dcache.writebacks::total          3551478                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data      3809407                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3809407                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      6837425                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6837425                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         4385                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         4385                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     10646832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10646832                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     10646832                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10646832                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      2955135                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2955135                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      1063001                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1063001                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data        19533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        19533                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data        16737                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        16737                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data      4018136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4018136                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data      4018136                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4018136                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data         4592                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total         4592                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data         4592                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         4592                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  57901770881                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  57901770881                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  36840125355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  36840125355                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data    267921448                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    267921448                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data    115339380                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    115339380                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       332498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       332498                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  94741896236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  94741896236                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  94741896236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  94741896236                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data   1028392019                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total   1028392019                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data   1028392019                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total   1028392019                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.020221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020221                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.017549                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.017549                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.185073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.185073                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.174834                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.174834                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.019438                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019438                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.019438                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019438                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 19593.612773                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 19593.612773                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 34656.717496                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 34656.717496                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 13716.349153                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13716.349153                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6891.281592                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6891.281592                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23578.568828                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23578.568828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23578.568828                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23578.568828                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223952.965810                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223952.965810                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223952.965810                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223952.965810                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           665392                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.937369                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           91437384                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           665392                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           137.418821                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.937369                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.997925                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.997925                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          260                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        185627972                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       185627972                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     91767036                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       91767036                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     91767036                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        91767036                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     91767036                       # number of overall hits
system.cpu1.icache.overall_hits::total       91767036                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       714116                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       714116                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       714116                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        714116                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       714116                       # number of overall misses
system.cpu1.icache.overall_misses::total       714116                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  11785994870                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  11785994870                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  11785994870                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  11785994870                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  11785994870                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  11785994870                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     92481152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92481152                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     92481152                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92481152                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     92481152                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92481152                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.007722                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007722                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.007722                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007722                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.007722                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007722                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 16504.314243                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16504.314243                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 16504.314243                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16504.314243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 16504.314243                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16504.314243                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2374                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              108                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.981481                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst        48447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        48447                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst        48447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        48447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst        48447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        48447                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst       665669                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       665669                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst       665669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       665669                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst       665669                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       665669                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  10092644361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  10092644361                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  10092644361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  10092644361                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  10092644361                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  10092644361                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.007198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007198                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.007198                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007198                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.007198                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007198                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 15161.655960                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15161.655960                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 15161.655960                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15161.655960                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 15161.655960                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15161.655960                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1013                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    154025                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   21258     39.87%     39.87% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    416      0.78%     40.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   2540      4.76%     45.41% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29107     54.59%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               53321                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    21258     47.22%     47.22% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     416      0.92%     48.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    2540      5.64%     53.79% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   20802     46.21%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                45016                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            397222098000     97.90%     97.90% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              171723000      0.04%     97.94% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30             1459299000      0.36%     98.30% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             6895442500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        405748562500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.714673                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.844245                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                        27      3.77%      3.77% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.14%      3.91% # number of syscalls executed
system.cpu2.kern.syscall::71                       96     13.41%     17.32% # number of syscalls executed
system.cpu2.kern.syscall::73                       16      2.23%     19.55% # number of syscalls executed
system.cpu2.kern.syscall::74                      266     37.15%     56.70% # number of syscalls executed
system.cpu2.kern.syscall::75                      310     43.30%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   716                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 2487      3.40%      3.40% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 4590      6.27%      9.67% # number of callpals executed
system.cpu2.kern.callpal::tbi                      17      0.02%      9.69% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44359     60.60%     70.29% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1549      2.12%     72.40% # number of callpals executed
system.cpu2.kern.callpal::rti                    6516      8.90%     81.30% # number of callpals executed
system.cpu2.kern.callpal::callsys                1571      2.15%     83.45% # number of callpals executed
system.cpu2.kern.callpal::imb                      17      0.02%     83.47% # number of callpals executed
system.cpu2.kern.callpal::rdunique              12098     16.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 73204                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11107                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               5318                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               5319                      
system.cpu2.kern.mode_good::user                 5318                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.478887                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.647610                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      220796058000     54.42%     54.42% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        184911800000     45.58%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    4590                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          4127468                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.231614                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          203572843                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4127468                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            49.321483                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.231614                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.978968                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.978968                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          481                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        879264881                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       879264881                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    151052193                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      151052193                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     52182107                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      52182107                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        83903                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        83903                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        81774                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        81774                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    203234300                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       203234300                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    203234300                       # number of overall hits
system.cpu2.dcache.overall_hits::total      203234300                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      6632098                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6632098                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      8692759                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      8692759                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        26086                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        26086                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        18217                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        18217                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     15324857                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      15324857                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     15324857                       # number of overall misses
system.cpu2.dcache.overall_misses::total     15324857                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 223150931987                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 223150931987                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 292672601234                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 292672601234                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    509893925                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    509893925                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    158995519                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    158995519                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       357001                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       357001                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 515823533221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 515823533221                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 515823533221                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 515823533221                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    157684291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    157684291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     60874866                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     60874866                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       109989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       109989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        99991                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        99991                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    218559157                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    218559157                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    218559157                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    218559157                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.042059                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.042059                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.142797                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.142797                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.237169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.237169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.182186                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.182186                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.070118                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.070118                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.070118                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.070118                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33647.110158                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33647.110158                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33668.551174                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33668.551174                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 19546.650502                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19546.650502                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  8727.865126                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8727.865126                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 33659.272202                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 33659.272202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 33659.272202                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 33659.272202                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     14334485                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      6567558                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           345413                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          42924                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    41.499553                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   153.004333                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3686523                       # number of writebacks
system.cpu2.dcache.writebacks::total          3686523                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      3608656                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3608656                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      7521773                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      7521773                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         4124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         4124                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     11130429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     11130429                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     11130429                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     11130429                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      3023442                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3023442                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1170986                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1170986                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        21962                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        21962                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        18175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        18175                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      4194428                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4194428                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      4194428                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4194428                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         4933                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         4933                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         4933                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         4933                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  59208390487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  59208390487                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  43372791778                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  43372791778                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    304680502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    304680502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    131749481                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    131749481                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       325499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       325499                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 102581182265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 102581182265                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 102581182265                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 102581182265                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1104871018                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total   1104871018                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data   1104871018                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total   1104871018                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.019174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.019174                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.019236                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.019236                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.199675                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.199675                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.181766                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.181766                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.019191                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019191                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.019191                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019191                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 19583.107758                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 19583.107758                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 37039.547679                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37039.547679                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 13873.076314                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13873.076314                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  7248.939807                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7248.939807                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 24456.536687                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 24456.536687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 24456.536687                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 24456.536687                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223975.474965                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223975.474965                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223975.474965                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223975.474965                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           757388                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.274518                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          103150938                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           757388                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           136.192992                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.274518                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.998583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.998583                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          463                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           36                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        208220352                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       208220352                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    102916875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      102916875                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    102916875                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       102916875                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    102916875                       # number of overall hits
system.cpu2.icache.overall_hits::total      102916875                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       814466                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       814466                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       814466                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        814466                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       814466                       # number of overall misses
system.cpu2.icache.overall_misses::total       814466                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  13808827193                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  13808827193                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  13808827193                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  13808827193                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  13808827193                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  13808827193                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    103731341                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    103731341                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    103731341                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    103731341                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    103731341                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    103731341                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.007852                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007852                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.007852                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007852                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.007852                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007852                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16954.455058                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16954.455058                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16954.455058                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16954.455058                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16954.455058                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16954.455058                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         4213                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              202                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    20.856436                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        56797                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        56797                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        56797                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        56797                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        56797                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        56797                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst       757669                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       757669                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst       757669                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       757669                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst       757669                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       757669                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  11831120070                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  11831120070                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  11831120070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  11831120070                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  11831120070                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  11831120070                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.007304                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.007304                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.007304                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.007304                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.007304                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.007304                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 15615.156579                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 15615.156579                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 15615.156579                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 15615.156579                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 15615.156579                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 15615.156579                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1150                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    162665                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   22644     39.56%     39.56% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    416      0.73%     40.29% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   3814      6.66%     46.95% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  30365     53.05%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               57239                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    22644     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     416      0.83%     46.19% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    3814      7.64%     53.83% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   23047     46.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                49921                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            397611142500     97.87%     97.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              169748500      0.04%     97.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30             1792393000      0.44%     98.36% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             6678143500      1.64%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        406251427500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.758999                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.872150                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                        24      4.63%      4.63% # number of syscalls executed
system.cpu3.kern.syscall::17                        7      1.35%      5.98% # number of syscalls executed
system.cpu3.kern.syscall::71                        8      1.54%      7.53% # number of syscalls executed
system.cpu3.kern.syscall::73                        7      1.35%      8.88% # number of syscalls executed
system.cpu3.kern.syscall::74                      153     29.54%     38.42% # number of syscalls executed
system.cpu3.kern.syscall::75                      319     61.58%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   518                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1865      2.38%      2.38% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 4896      6.26%      8.64% # number of callpals executed
system.cpu3.kern.callpal::tbi                      17      0.02%      8.66% # number of callpals executed
system.cpu3.kern.callpal::swpipl                47422     60.60%     69.26% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1461      1.87%     71.13% # number of callpals executed
system.cpu3.kern.callpal::rti                    7109      9.08%     80.21% # number of callpals executed
system.cpu3.kern.callpal::callsys                1623      2.07%     82.29% # number of callpals executed
system.cpu3.kern.callpal::imb                      17      0.02%     82.31% # number of callpals executed
system.cpu3.kern.callpal::rdunique              13845     17.69%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 78255                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel            12005                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               5773                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               5773                      
system.cpu3.kern.mode_good::user                 5773                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.480883                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.649454                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      289263248000     59.43%     59.43% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        197429019500     40.57%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    4896                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          4785896                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          506.503509                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          235649735                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4785896                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.238374                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   506.503509                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.989265                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989265                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          462                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1017172060                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1017172060                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    169924214                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      169924214                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     65541184                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      65541184                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        90419                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        90419                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        87510                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        87510                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    235465398                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       235465398                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    235465398                       # number of overall hits
system.cpu3.dcache.overall_hits::total      235465398                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      7848410                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7848410                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      9545072                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      9545072                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        26648                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        26648                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        19120                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        19120                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     17393482                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      17393482                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     17393482                       # number of overall misses
system.cpu3.dcache.overall_misses::total     17393482                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 239111528833                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 239111528833                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 280291228496                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 280291228496                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data    526537596                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    526537596                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    162054501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    162054501                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       332501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       332501                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 519402757329                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 519402757329                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 519402757329                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 519402757329                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    177772624                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    177772624                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     75086256                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     75086256                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       117067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       117067                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       106630                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       106630                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    252858880                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    252858880                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    252858880                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    252858880                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.044149                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.044149                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.127121                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.127121                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.227630                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.227630                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.179312                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.179312                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.068787                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.068787                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.068787                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.068787                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 30466.238236                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 30466.238236                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 29365.019823                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29365.019823                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 19758.991144                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 19758.991144                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  8475.653818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8475.653818                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 29861.919386                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 29861.919386                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 29861.919386                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 29861.919386                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     12563546                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      6813534                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           352727                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          49214                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    35.618328                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   138.447068                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      4331888                       # number of writebacks
system.cpu3.dcache.writebacks::total          4331888                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      4280625                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4280625                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      8261490                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      8261490                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data         4908                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total         4908                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     12542115                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     12542115                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     12542115                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     12542115                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      3567785                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      3567785                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1283582                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1283582                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        21740                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        21740                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        19072                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        19072                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      4851367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4851367                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      4851367                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4851367                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         4573                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         4573                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         4573                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         4573                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  67205927314                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  67205927314                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  41142607165                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  41142607165                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    277652524                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    277652524                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    133460999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    133460999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       306999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       306999                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 108348534479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 108348534479                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 108348534479                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 108348534479                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data   1024289511                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total   1024289511                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data   1024289511                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total   1024289511                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.020069                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.020069                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.017095                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.017095                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.185706                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.185706                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.178861                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.178861                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.019186                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019186                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.019186                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019186                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 18836.877030                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 18836.877030                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 32052.963632                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 32052.963632                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 12771.505244                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12771.505244                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  6997.745333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6997.745333                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 22333.609162                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 22333.609162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 22333.609162                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 22333.609162                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 223986.335229                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223986.335229                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 223986.335229                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 223986.335229                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           742691                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.184433                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          102770958                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           742691                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           138.376469                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.184433                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998407                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998407                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        208198242                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       208198242                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    102929268                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      102929268                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    102929268                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       102929268                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    102929268                       # number of overall hits
system.cpu3.icache.overall_hits::total      102929268                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       798353                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       798353                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       798353                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        798353                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       798353                       # number of overall misses
system.cpu3.icache.overall_misses::total       798353                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  13138944060                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  13138944060                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  13138944060                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  13138944060                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  13138944060                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  13138944060                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    103727621                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    103727621                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    103727621                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    103727621                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    103727621                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    103727621                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007697                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007697                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007697                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007697                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007697                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007697                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 16457.562081                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16457.562081                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 16457.562081                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16457.562081                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 16457.562081                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16457.562081                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4447                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              147                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    30.251701                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst        55353                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        55353                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst        55353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        55353                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst        55353                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        55353                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst       743000                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       743000                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst       743000                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       743000                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst       743000                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       743000                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  11217023914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  11217023914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  11217023914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  11217023914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  11217023914                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  11217023914                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.007163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007163                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.007163                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007163                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.007163                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007163                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 15096.936627                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 15096.936627                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 15096.936627                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 15096.936627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 15096.936627                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 15096.936627                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                   49                       # Transaction distribution
system.iobus.trans_dist::ReadResp                  49                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18808                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18809                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        37580                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          133                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        37715                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37715                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       150320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       150387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   150387                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy             37580000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                2000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy               83000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            18907000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2507848                       # number of replacements
system.l2.tags.tagsinuse                 16189.833826                       # Cycle average of tags in use
system.l2.tags.total_refs                    26064613                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2507848                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.393219                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7944.167223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   325.488828                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1532.950805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   356.159556                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1833.754200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   418.826365                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1609.132076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   381.432858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1787.921916                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.484873                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.019866                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.093564                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021738                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.111923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.025563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.098214                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.023281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.109126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.988149                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1347                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         7727                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5685                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1439                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.998779                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 550554730                       # Number of tag accesses
system.l2.tags.data_accesses                550554730                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst       665201                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      2175003                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst       636312                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      2620470                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       719666                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      2675597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst       710853                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      3200206                       # number of ReadReq hits
system.l2.ReadReq_hits::total                13403308                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         14668290                       # number of Writeback hits
system.l2.Writeback_hits::total              14668290                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data         2295                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         2087                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data         2297                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data         2403                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 9082                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          955                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          798                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          875                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          904                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               3532                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       778894                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       773788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       817874                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       964428                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3334984                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst       665201                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      2953897                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       636312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3394258                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       719666                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      3493471                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       710853                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      4164634                       # number of demand (read+write) hits
system.l2.demand_hits::total                 16738292                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       665201                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      2953897                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       636312                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3394258                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       719666                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      3493471                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       710853                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      4164634                       # number of overall hits
system.l2.overall_hits::total                16738292                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst        34410                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data       315844                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst        29079                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data       298379                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        37706                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       309019                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst        31848                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data       328494                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1384779                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data         3746                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         4523                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         6771                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data         9677                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              24717                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         1547                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         2196                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2605                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         2578                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             8926                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       274018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       260186                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       318757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       281922                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1134883                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst        34410                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       589862                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        29079                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       558565                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        37706                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       627776                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        31848                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       610416                       # number of demand (read+write) misses
system.l2.demand_misses::total                2519662                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        34410                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       589862                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        29079                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       558565                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        37706                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       627776                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        31848                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       610416                       # number of overall misses
system.l2.overall_misses::total               2519662                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst   3201223000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  28417001750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst   2695015499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data  27170663750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   3460582250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  27810932750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst   2955554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data  29763026999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    125474000498                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data     28174181                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data     25352769                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data     33992025                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data     26598708                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    114117683                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data      5155351                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data      5504837                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      8120251                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data      4905354                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     23685793                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  28333887177                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  27281402598                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  33149913026                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  29142186244                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  117907389045                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   3201223000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  56750888927                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   2695015499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  54452066348                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   3460582250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  60960845776                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   2955554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  58905213243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     243381389543                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   3201223000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  56750888927                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   2695015499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  54452066348                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   3460582250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  60960845776                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   2955554500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  58905213243                       # number of overall miss cycles
system.l2.overall_miss_latency::total    243381389543                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst       699611                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      2490847                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst       665391                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      2918849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst       757372                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      2984616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst       742701                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      3528700                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            14788087                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     14668290                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          14668290                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         6041                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         6610                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         9068                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        12080                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            33799                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         2502                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         2994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         3480                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         3482                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          12458                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1052912                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1033974                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1136631                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1246350                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4469867                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       699611                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      3543759                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       665391                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      3952823                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       757372                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4121247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       742701                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      4775050                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             19257954                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       699611                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      3543759                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       665391                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      3952823                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       757372                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4121247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       742701                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      4775050                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            19257954                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.049184                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.126802                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.043702                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.102225                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.049785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.103537                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.042881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.093092                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.093642                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.620096                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.684266                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.746692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.801076                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.731294                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.618305                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.733467                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.748563                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.740379                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.716487                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.260248                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.251637                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.280440                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.226198                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.253896                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.049184                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.166451                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.043702                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.141308                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.049785                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.152327                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.042881                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.127834                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.130837                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.049184                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.166451                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.043702                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.141308                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.049785                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.152327                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.042881                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.127834                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.130837                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 93031.764022                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 89971.637106                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 92679.098284                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 91060.911626                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 91778.026044                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 89997.484782                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 92801.887089                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 90604.476791                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 90609.404459                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  7521.137480                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5605.299359                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5020.237040                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2748.652268                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4616.971437                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3332.482870                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  2506.756375                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  3117.178887                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  1902.775019                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2653.573045                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 103401.554558                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 104853.460978                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 103997.443275                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 103369.677585                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103893.871919                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 93031.764022                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 96210.450795                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 92679.098284                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 97485.639716                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 91778.026044                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 97106.047023                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 92801.887089                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96500.113436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96592.872196                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 93031.764022                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 96210.450795                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 92679.098284                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 97485.639716                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 91778.026044                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 97106.047023                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 92801.887089                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96500.113436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96592.872196                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1754139                       # number of writebacks
system.l2.writebacks::total                   1754139                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         4085                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         1449                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         4128                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         1457                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         3217                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data          980                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         4063                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         1403                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              20782                       # number of ReadReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         4085                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         1450                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         4128                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         1457                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         3217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          980                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         4063                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         1403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               20783                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         4085                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         1450                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         4128                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         1457                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         3217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          980                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         4063                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         1403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              20783                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst        30325                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data       314395                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst        24951                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data       296922                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        34489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       308039                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst        27785                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data       327091                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1363997                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data         3746                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data         4523                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data         6771                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data         9677                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         24717                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data         1547                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data         2196                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data         2605                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data         2578                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         8926                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       274017                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       260186                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       318757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       281922                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1134882                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        30325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       588412                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        24951                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       557108                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        34489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       626796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        27785                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       609013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2498879                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        30325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       588412                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        24951                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       557108                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        34489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       626796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        27785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       609013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2498879                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data           49                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total           49                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         4710                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data         4592                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         4933                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         4573                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        18808                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         4759                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data         4592                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         4933                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         4573                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        18857                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst   2487535500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data  24345013500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst   2050618251                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data  23311915750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst   2773288000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  23862325250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst   2277296750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data  25525761249                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 106633754250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data     67617371                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data     81248736                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data    121397145                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data    173191021                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    443454273                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data     27752472                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data     39318614                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data     46594517                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data     46119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    159784603                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  24956503563                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  24077067390                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  29222544962                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  25667637754                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 103923753669                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   2487535500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  49301517063                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst   2050618251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  47388983140                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2773288000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  53084870212                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   2277296750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  51193399003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 210557507919                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   2487535500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  49301517063                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst   2050618251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  47388983140                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2773288000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  53084870212                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   2277296750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  51193399003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 210557507919                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     10341000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     10341000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data    993443500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data    968333500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data   1040340000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data    964398000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total   3966515000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data   1003784500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data    968333500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data   1040340000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data    964398000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   3976856000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.043346                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.126220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.037498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.101726                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.045538                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.103209                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.037411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.092694                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.092236                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.620096                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.684266                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.746692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.801076                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.731294                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.618305                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.733467                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.748563                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.740379                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.716487                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.260247                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.251637                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.280440                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.226198                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.253896                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.043346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.166042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.037498                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.140939                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.045538                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.152089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.037411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.127541                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.129758                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.043346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.166042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.037498                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.140939                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.045538                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.152089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.037411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.127541                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.129758                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 82029.200330                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 77434.480510                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 82185.814236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 78511.918113                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 80410.797646                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 77465.273066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 81961.373043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 78038.714758                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 78177.411131                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18050.552856                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17963.461419                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17928.983163                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17897.181048                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 17941.266052                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17939.542340                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17904.651184                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17886.570825                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17889.449185                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17901.031033                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 91076.479062                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92537.905152                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 91676.559141                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 91045.174743                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91572.298855                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 82029.200330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 83787.409269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82185.814236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 85062.471083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 80410.797646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 84692.420201                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 81961.373043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 84059.616138                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84260.785704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 82029.200330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 83787.409269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82185.814236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 85062.471083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 80410.797646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 84692.420201                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 81961.373043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 84059.616138                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84260.785704                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 211040.816327                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211040.816327                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210922.186837                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210874.020035                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210893.979323                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210889.569211                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210895.097831                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210923.408279                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210874.020035                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210893.979323                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210889.569211                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210895.476481                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq             1364045                       # Transaction distribution
system.membus.trans_dist::ReadResp            1364039                       # Transaction distribution
system.membus.trans_dist::WriteReq              18808                       # Transaction distribution
system.membus.trans_dist::WriteResp             18809                       # Transaction distribution
system.membus.trans_dist::Writeback           1754139                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           100096                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          67128                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           35196                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1133722                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1133330                       # Transaction distribution
system.membus.trans_dist::BadAddressError            6                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        37715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6951591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6989318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6989318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       150387                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    272093376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    272243763                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               272243763                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           132420                       # Total snoops (count)
system.membus.snoop_fanout::samples           4437938                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4437938    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4437938                       # Request fanout histogram
system.membus.reqLayer0.occupancy            42915960                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         12070300395                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                6500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        13303864258                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       81353141                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     75211702                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3260850                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     36388018                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       32145478                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    88.340832                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS         642396                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        14737                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           159777646                       # DTB read hits
system.switch_cpus0.dtb.read_misses            168180                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  507                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       156446753                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           58036629                       # DTB write hits
system.switch_cpus0.dtb.write_misses           134421                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 261                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       53539845                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           217814275                       # DTB hits
system.switch_cpus0.dtb.data_misses            302601                       # DTB misses
system.switch_cpus0.dtb.data_acv                  768                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       209986598                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           87650125                       # ITB hits
system.switch_cpus0.itb.fetch_misses            37156                       # ITB misses
system.switch_cpus0.itb.fetch_acv                4243                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       87687281                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               370544804                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    106138478                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             950986867                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           81353141                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     32787874                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            253424330                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        7173042                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles              1792                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles       103180                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      1245868                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles        23131                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          155                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         90732739                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1396667                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes             14                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    364523455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.608850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.481639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       217641636     59.71%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4082494      1.12%     60.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         9053264      2.48%     63.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6955770      1.91%     65.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        19862632      5.45%     70.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         5209716      1.43%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         4228607      1.16%     73.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2854903      0.78%     74.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        94634433     25.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    364523455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.219550                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.566456                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        69326383                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    162991398                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles        104373774                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     24272004                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3559896                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4924299                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        26994                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     918888655                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        67068                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3559896                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        79253998                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       51724313                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles     23704391                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles        118437942                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     87842915                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     904536854                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        52491                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18292471                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      51096461                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      13050307                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    714312471                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   1260956579                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   1260797016                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       144451                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    602082071                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       112230451                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      1646924                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts       143709                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        107015102                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    166505365                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     60934017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     27445940                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6036942                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         830137999                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      1533865                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        791898367                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       250652                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    120428400                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     67854632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1147465                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    364523455                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.172421                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.303106                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    144642506     39.68%     39.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     35452595      9.73%     49.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     40809068     11.20%     60.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     35215781      9.66%     70.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     37481843     10.28%     80.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     28219865      7.74%     88.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     26018135      7.14%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     11424510      3.13%     98.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      5259152      1.44%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    364523455                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        6857061     54.96%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult           207      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     54.96% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       4892430     39.21%     94.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       727244      5.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        12341      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    569436180     71.91%     71.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       318909      0.04%     71.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     71.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd       284684      0.04%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt        19197      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv         6168      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    162153293     20.48%     92.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     58625711      7.40%     99.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess      1041884      0.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     791898367                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.137119                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           12476942                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.015756                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1960020735                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    951620641                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    781806431                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads      1027048                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       580683                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       480771                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     803836664                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         526304                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads     19928474                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     23268480                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        21448                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       104560                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      6519816                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         8390                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked       863921                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3559896                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       39591519                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      6833778                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    883131061                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       557292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    166505365                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     60934017                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      1298020                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        275947                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      6443301                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       104560                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1623754                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2110089                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      3733843                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    786875773                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    160010679                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5022594                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             51459197                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           218201438                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        62503168                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          58190759                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.123564                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             783887609                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            782287202                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        559333064                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        723408292                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              2.111181                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.773191                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts    126692374                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls       386405                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      3387009                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    346596044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.179979                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     3.002292                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    170932638     49.32%     49.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     47441548     13.69%     63.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     26810928      7.74%     70.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     12310164      3.55%     74.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     14597551      4.21%     78.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      7884263      2.27%     80.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4640231      1.34%     82.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3904450      1.13%     83.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     58074271     16.76%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    346596044                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    755572119                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     755572119                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             197651111                       # Number of memory references committed
system.switch_cpus0.commit.loads            143236906                       # Number of loads committed
system.switch_cpus0.commit.membars             187418                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          53218000                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            423671                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        707895248                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       461473                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     44340921      5.87%      5.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    511790513     67.74%     73.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       314305      0.04%     73.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     73.65% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd       212090      0.03%     73.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     73.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt        19196      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv         6168      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead    143424324     18.98%     92.66% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     54422721      7.20%     99.86% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess      1041881      0.14%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    755572119                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     58074271                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          1169727000                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1782593337                       # The number of ROB writes
system.switch_cpus0.timesIdled                 344690                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                6021349                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           440949103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          711243534                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            711243534                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.520982                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.520982                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.919454                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.919454                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      1164426279                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      661244651                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           141127                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes          141825                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads        5430304                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes        730878                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups       84289780                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     77441559                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3722473                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     35350000                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       33109349                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    93.661525                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         626094                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect        14470                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           170303470                       # DTB read hits
system.switch_cpus1.dtb.read_misses            162877                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  662                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       167064810                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           64855871                       # DTB write hits
system.switch_cpus1.dtb.write_misses           131822                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 313                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       60817895                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           235159341                       # DTB hits
system.switch_cpus1.dtb.data_misses            294699                       # DTB misses
system.switch_cpus1.dtb.data_acv                  975                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       227882705                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           89599789                       # ITB hits
system.switch_cpus1.itb.fetch_misses            88457                       # ITB misses
system.switch_cpus1.itb.fetch_acv                3687                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       89688246                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               379774854                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    107475250                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             989678175                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           84289780                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     33735443                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            257688382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        8087148                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles              8028                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       107387                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles      5007991                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        24565                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         92481153                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1548058                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             50                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    374355238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.643687                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.507110                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       222955289     59.56%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         4637326      1.24%     60.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         9758866      2.61%     63.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4291112      1.15%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        19688979      5.26%     69.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         5843410      1.56%     71.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         4721497      1.26%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         3322239      0.89%     73.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        99136520     26.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    374355238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.221947                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.605960                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        73063512                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    162686624                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        114086122                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     20501383                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4017597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5651365                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        26414                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     954951317                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        65859                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4017597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        82379648                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       47488416                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     22362533                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        124947166                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     93159878                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     938946669                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        99301                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12972205                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      62617915                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      12194189                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands    732194745                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   1301309756                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   1301152315                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups       142861                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps    601294353                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       130900387                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      1546651                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       134707                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         97211763                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    178240057                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     68087955                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     31891280                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6611347                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         856698218                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      1397520                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        811989638                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       281935                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    140081021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     78870769                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      1036716                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    374355238                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.169035                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.278657                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    146073391     39.02%     39.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     38422553     10.26%     49.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     41529636     11.09%     60.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     38485751     10.28%     70.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     36824261      9.84%     80.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     30837763      8.24%     88.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     26330093      7.03%     95.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11230177      3.00%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4621613      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    374355238                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        6739976     50.91%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult           257      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     50.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       5784725     43.69%     94.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       715293      5.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        11673      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    571809088     70.42%     70.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       351079      0.04%     70.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     70.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd       312593      0.04%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     70.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt        18183      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv         5829      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    172984466     21.30%     91.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     65491807      8.07%     99.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess      1004920      0.12%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     811989638                       # Type of FU issued
system.switch_cpus1.iq.rate                  2.138082                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           13240251                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.016306                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   2010772194                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    997669398                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    800687372                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1084506                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes       615806                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       507342                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     824662816                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         555400                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     23526008                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     27236860                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        24181                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       112396                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      7409003                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         8861                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked       788423                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4017597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       35237576                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      8023543                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    914487350                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       604705                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    178240057                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     68087955                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      1176368                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        244425                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      7647445                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       112396                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1849862                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2375978                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      4225840                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    806283120                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    170528270                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      5706518                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             56391612                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           235535559                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        65152212                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          65007289                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            2.123056                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             802989668                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            801194714                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers        576661324                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        755796718                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              2.109657                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.762985                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts    147568620                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       360804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      3842222                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    353598719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     2.166460                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     3.005527                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    177669982     50.25%     50.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     43424336     12.28%     62.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     30590425      8.65%     71.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     13440810      3.80%     74.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     12129786      3.43%     78.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      8202047      2.32%     80.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4891571      1.38%     82.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      3746911      1.06%     83.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     59502851     16.83%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    353598719                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    766057606                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     766057606                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             211682149                       # Number of memory references committed
system.switch_cpus1.commit.loads            151003197                       # Number of loads committed
system.switch_cpus1.commit.membars             177127                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          54407979                       # Number of branches committed
system.switch_cpus1.commit.fp_insts            444882                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        714210793                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       455113                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     48054553      6.27%      6.27% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu    504529090     65.86%     72.13% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult       346806      0.05%     72.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     72.18% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd       232022      0.03%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt        18181      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv         5829      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.21% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    151180324     19.73%     91.95% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     60685883      7.92%     99.87% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess      1004918      0.13%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total    766057606                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     59502851                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          1206693024                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         1848165086                       # The number of ROB writes
system.switch_cpus1.timesIdled                 335178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5419616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles           433267978                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts          718014711                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            718014711                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.528924                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.528924                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.890633                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.890633                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      1189430849                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      670758015                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           139935                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          140551                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads        5374387                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes        695426                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       95653724                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     88074322                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      4305502                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     41448694                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       37934707                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    91.522080                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS         662427                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        15952                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           182453513                       # DTB read hits
system.switch_cpus2.dtb.read_misses            162169                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  504                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       178699939                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           65463576                       # DTB write hits
system.switch_cpus2.dtb.write_misses           141307                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 273                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       61021566                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           247917089                       # DTB hits
system.switch_cpus2.dtb.data_misses            303476                       # DTB misses
system.switch_cpus2.dtb.data_acv                  777                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       239721505                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          100415004                       # ITB hits
system.switch_cpus2.itb.fetch_misses            41397                       # ITB misses
system.switch_cpus2.itb.fetch_acv                4901                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      100456401                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               412005243                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    120726555                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts            1061533240                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           95653724                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     38597134                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            278811527                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        9298650                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles               818                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles       103465                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1281315                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles        21586                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles          209                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines        103731343                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1811196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes             11                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    405594800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.617226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.472225                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       240368381     59.26%     59.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         5079087      1.25%     60.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        10412127      2.57%     63.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         6724412      1.66%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        24417518      6.02%     70.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         5728005      1.41%     72.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         5196169      1.28%     73.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3383256      0.83%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8       104285845     25.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    405594800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.232166                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.576504                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        80468036                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    175453999                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles        120100426                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     24954688                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4617651                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      6280867                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        32237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts    1021291431                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        78207                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4617651                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        91153880                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       55922749                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     23544408                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles        134000098                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     96356014                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts    1002687445                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        73581                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      17753327                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      59212000                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      13768415                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    778896550                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1383620021                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups   1383460850                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       144936                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    626193344                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       152703210                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1652171                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       139379                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        111259921                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    192215088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     69502027                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     32870977                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      7119004                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         910332410                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1535873                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        856056446                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       375314                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    161590184                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     95261678                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1147741                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    405594800                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.110620                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.248536                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    160467962     39.56%     39.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     42154335     10.39%     49.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     47127377     11.62%     61.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     41899028     10.33%     71.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     40119929      9.89%     81.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     31368671      7.73%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     25891223      6.38%     95.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     11250336      2.77%     98.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      5315939      1.31%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    405594800                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        5571038     45.60%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult           264      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     45.60% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       5894492     48.24%     93.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       752138      6.16%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        10338      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    602510336     70.38%     70.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       341211      0.04%     70.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     70.42% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       306012      0.04%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        16296      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv         5160      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     70.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    185619957     21.68%     92.14% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     66195046      7.73%     99.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      1052090      0.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     856056446                       # Type of FU issued
system.switch_cpus2.iq.rate                  2.077780                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           12217932                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014272                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   2129208236                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes   1072957050                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    842961118                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads      1092702                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       621450                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       510033                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     867703342                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         560698                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads     24121960                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     31481957                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        31935                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       123866                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      8515623                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         7772                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       819573                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4617651                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       41334878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      9549523                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    973859829                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       695046                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    192215088                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     69502027                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1291443                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        332506                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      9079485                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       123866                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      2183935                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2696896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      4880831                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    849378594                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    182677554                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      6677852                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             61991546                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           248302672                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        72835542                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          65625118                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            2.061572                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             845562692                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            843471151                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        602496532                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        785532021                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              2.047234                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.766992                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts    170300850                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       388132                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      4427853                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    381634496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     2.103210                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.968837                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    190644867     49.95%     49.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     53700477     14.07%     64.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     32125228      8.42%     72.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     13727920      3.60%     76.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4     13396602      3.51%     79.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      7337645      1.92%     81.47% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4459405      1.17%     82.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      3447225      0.90%     83.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     62795127     16.45%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    381634496                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    802657347                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     802657347                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             221719536                       # Number of memory references committed
system.switch_cpus2.commit.loads            160733132                       # Number of loads committed
system.switch_cpus2.commit.membars             191558                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          61277076                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            445228                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        746088020                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       473538                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     52389561      6.53%      6.53% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    526712966     65.62%     72.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       336286      0.04%     72.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     72.19% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd       224662      0.03%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        16293      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv         5160      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    160924690     20.05%     92.27% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     60995640      7.60%     99.87% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      1052089      0.13%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    802657347                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     62795127                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1290740497                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1970054157                       # The number of ROB writes
system.switch_cpus2.timesIdled                 373612                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                6410443                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           399491710                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          750278106                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            750278106                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.549137                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.549137                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.821040                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.821040                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads      1249632489                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      704809430                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads           141790                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes          141939                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        5314550                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        726789                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       97614132                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     89992359                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3977161                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     40686341                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       38215897                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    93.928075                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS         733158                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect        16178                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           207484657                       # DTB read hits
system.switch_cpus3.dtb.read_misses            169713                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  738                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       203914651                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           80185717                       # DTB write hits
system.switch_cpus3.dtb.write_misses           152117                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 397                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       75579915                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           287670374                       # DTB hits
system.switch_cpus3.dtb.data_misses            321830                       # DTB misses
system.switch_cpus3.dtb.data_acv                 1135                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       279494566                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          100519284                       # ITB hits
system.switch_cpus3.itb.fetch_misses            98998                       # ITB misses
system.switch_cpus3.itb.fetch_acv                4427                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      100618282                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               433736222                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    120351880                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts            1125969858                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           97614132                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     38949055                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            296641011                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        8676744                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles              2950                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       112116                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      6321843                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles        23085                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          180                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines        103727624                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1645953                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             30                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    427791437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.632053                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.507253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       255513976     59.73%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         5426796      1.27%     61.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        12158676      2.84%     63.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4839841      1.13%     64.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        19807418      4.63%     69.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         7629314      1.78%     71.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         5421348      1.27%     72.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         4150687      0.97%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8       112843381     26.38%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    427791437                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.225054                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.595978                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        78910707                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    191902865                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        127645681                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     25022993                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4309191                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      6274420                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        29652                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts    1087390153                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        74842                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4309191                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        90410688                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       48664748                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles     24775684                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        140836524                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    118794602                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts    1070197136                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        71667                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      14928792                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      83483200                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      13689249                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    823721247                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1470856946                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups   1470670054                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       170159                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    688118175                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       135603072                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      1707999                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts       148598                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        122044137                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    215126667                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     83427960                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     40486282                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      7994504                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         975499488                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      1542916                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        932465441                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       248680                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    147328296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     76480880                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      1151888                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    427791437                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.179720                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.260171                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162968660     38.10%     38.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     45016426     10.52%     48.62% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     49781580     11.64%     60.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     44390420     10.38%     70.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     42880804     10.02%     80.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     36069799      8.43%     89.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     28995624      6.78%     95.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12636352      2.95%     98.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      5051772      1.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    427791437                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        6063665     43.40%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult           332      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     43.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       7040708     50.39%     93.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       866555      6.20%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        13728      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    639360897     68.57%     68.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       459153      0.05%     68.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     68.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd       405824      0.04%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt        21733      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv         6849      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    210213366     22.54%     91.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     80874725      8.67%     99.88% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess      1109166      0.12%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     932465441                       # Type of FU issued
system.switch_cpus3.iq.rate                  2.149845                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           13971260                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.014983                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2305583673                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes   1123721026                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    920528348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1358586                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       775607                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       635228                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     945727967                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         695006                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads     29037992                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     29285924                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        21832                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       130506                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      8223298                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads        10837                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked       848361                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4309191                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       35535045                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      9280697                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts   1044913048                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       680039                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    215126667                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     83427960                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      1313015                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        184748                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      8995781                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       130506                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1914516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2592575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4507091                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    926397783                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    207721329                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      6067658                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             67870644                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           288080470                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        76875892                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          80359141                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            2.135855                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             923004472                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            921163576                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        663837047                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        871345918                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              2.123788                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.761852                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts    155271710                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls       391028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      4110645                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    405878374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     2.189629                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     3.026884                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    203225700     50.07%     50.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     48717254     12.00%     62.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     36743195      9.05%     71.13% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     15856879      3.91%     75.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     12830688      3.16%     78.19% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      8731782      2.15%     80.35% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      5213542      1.28%     81.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      3788732      0.93%     82.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     70770602     17.44%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    405878374                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    888723135                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     888723135                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             261045405                       # Number of memory references committed
system.switch_cpus3.commit.loads            185840743                       # Number of loads committed
system.switch_cpus3.commit.membars             181860                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64521192                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            554293                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        825479168                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       540483                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     59022725      6.64%      6.64% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    566570769     63.75%     70.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       454306      0.05%     70.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     70.44% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd       301505      0.03%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt        21732      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv         6849      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.48% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    186022603     20.93%     91.41% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     75213482      8.46%     99.88% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess      1109164      0.12%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    888723135                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     70770602                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1377999480                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         2110075509                       # The number of ROB writes
system.switch_cpus3.timesIdled                 370157                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                5944785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           378766633                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          829714108                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            829714108                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.522754                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.522754                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.912946                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.912946                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads      1359857733                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      763430802                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           166714                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          167239                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads        5417521                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes        771128                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           15021793                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          15021784                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             18808                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            18809                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         14668290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          107625                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         70660                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         178285                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           93                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           93                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4495212                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4495212                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            6                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1399547                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     10306778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1331059                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11577554                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1515042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12065101                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side      1485701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     14024768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53705550                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     44775104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    425136035                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     42584960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    480311936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     48471872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    499736296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     47532864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    582880552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2171429619                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          391123                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         34382525                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               34382525    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           34382525                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31869848712                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1059599904                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5527751029                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        1006886886                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        6131669136                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1146811923                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        6405657160                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        1123735586                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        7389126162                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.8                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040479                       # Number of seconds simulated
sim_ticks                                 40479427500                       # Number of ticks simulated
final_tick                               2789775541500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19708851                       # Simulator instruction rate (inst/s)
host_op_rate                                 19708850                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              244590462                       # Simulator tick rate (ticks/s)
host_mem_usage                                 780140                       # Number of bytes of host memory used
host_seconds                                   165.50                       # Real time elapsed on the host
sim_insts                                  3261790812                       # Number of instructions simulated
sim_ops                                    3261790812                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        88320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       537216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        77824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       466944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     23440768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        27328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        88192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           24769344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        88320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        77824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       466944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        27328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        660416                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     12179200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12179200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         8394                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data          668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         7296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       366262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          427                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1378                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              387021                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        190300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             190300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      2181849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     13271334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1922557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      1056141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     11535341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    579078546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       675108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      2178687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             611899563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      2181849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1922557                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     11535341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       675108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         16314855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       300873820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            300873820                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       300873820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      2181849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     13271334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1922557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      1056141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     11535341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    579078546                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       675108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      2178687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            912773383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      387020                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     192220                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387020                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   192220                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               24767424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12223936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                24769280                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12302080                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     29                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1230                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          324                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             24038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             22877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             23697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             23888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             24150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             23859                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             24091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            24554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            23195                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            24619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            25600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            23614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            23379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             11777                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             12541                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             12589                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             13077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             11811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            12298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            12089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            12027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            11885                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   40479435500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387020                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               192220                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  120967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   62076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   40096                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     109                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  12006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11976                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  12096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  12188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  12262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  12805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  12787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  13205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       136450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    271.102030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.859784                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   306.988239                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59258     43.43%     43.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        32459     23.79%     67.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11463      8.40%     75.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6889      5.05%     80.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4998      3.66%     84.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3671      2.69%     87.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3258      2.39%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2405      1.76%     91.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12049      8.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       136450                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      33.279302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.242508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7              75      0.64%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            129      1.11%      1.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          1829     15.73%     17.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3867     33.25%     50.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          2934     25.23%     75.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          1539     13.23%     89.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           630      5.42%     94.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           312      2.68%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           132      1.14%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            67      0.58%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            50      0.43%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            14      0.12%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           14      0.12%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           10      0.09%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            8      0.07%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.03%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            4      0.03%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::248-255            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11629                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11629                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.424370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311786                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      5.458089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         11616     99.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31             4      0.03%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47             1      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55             1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103            2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-127            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-327            1      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::328-335            1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-343            1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11629                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   7455746000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             14711827250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1934955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19265.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38015.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       611.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       301.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    611.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    303.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   316002                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  125541                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.73                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69883.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               7387012080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               4030611750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             19249370400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            12195100800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          34520544240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         223163773155                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         121356178500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           421902590925                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            798.267043                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   8348040750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1351740000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   30781416500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               8093925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               4416328125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             20334022800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            12624037920                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          34520544240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         225557438850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         119256471750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           424802768685                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            803.754367                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   8314501750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1351740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   30815049250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2234                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     520     36.16%     36.16% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      3      0.21%     36.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     41      2.85%     39.22% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     39.29% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    873     60.71%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1438                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      518     47.96%     47.96% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       3      0.28%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      41      3.80%     52.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     52.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     517     47.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1080                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             40580656500     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                2453500      0.01%     99.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               14264500      0.04%     99.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 511000      0.00%     99.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              151485500      0.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         40749371000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996154                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.592211                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.751043                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.19%      0.19% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.41%      3.60% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.06%      3.67% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1249     80.32%     83.99% # number of callpals executed
system.cpu0.kern.callpal::rdps                     86      5.53%     89.52% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     89.58% # number of callpals executed
system.cpu0.kern.callpal::rti                     144      9.26%     98.84% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.96%     99.81% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.19%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1555                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              196                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.489796                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.658703                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       42291836000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           180680000      0.43%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements            12274                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          461.562213                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             195364                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            12786                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.279524                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   461.562213                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.901489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.901489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           925234                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          925234                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       107887                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         107887                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        49133                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         49133                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1677                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1558                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1558                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       157020                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          157020                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       157020                       # number of overall hits
system.cpu0.dcache.overall_hits::total         157020                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        16642                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16642                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        50919                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        50919                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          288                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          288                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           85                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           85                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        67561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         67561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        67561                       # number of overall misses
system.cpu0.dcache.overall_misses::total        67561                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    904520739                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    904520739                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   3440622824                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3440622824                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      7859750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      7859750                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data      1770044                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1770044                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4345143563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4345143563                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4345143563                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4345143563                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       124529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       124529                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       100052                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       100052                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       224581                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       224581                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       224581                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       224581                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.133640                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.133640                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.508925                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.508925                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.146565                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.146565                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.051735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.051735                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.300831                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.300831                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.300831                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.300831                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54351.684834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54351.684834                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 67570.510497                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67570.510497                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 27290.798611                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 27290.798611                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 20824.047059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20824.047059                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 64314.376090                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 64314.376090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 64314.376090                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 64314.376090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       259316                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1310                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             4782                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             20                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.227520                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    65.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8093                       # number of writebacks
system.cpu0.dcache.writebacks::total             8093                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        11095                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        11095                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        43944                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        43944                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data          124                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          124                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        55039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        55039                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        55039                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        55039                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5547                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5547                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         6975                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         6975                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           85                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           85                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        12522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        12522                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        12522                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        12522                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          285                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data          149                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          149                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          434                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          434                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    279068004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    279068004                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    525201768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    525201768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      3618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3618500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data      1642456                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      1642456                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    804269772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    804269772                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    804269772                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    804269772                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     64116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     64116000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     33335500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     33335500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     97451500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     97451500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.044544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.044544                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.069714                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.069714                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.083461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.083461                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.051735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.051735                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.055757                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055757                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.055757                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055757                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50309.717685                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 50309.717685                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 75297.744516                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75297.744516                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 22064.024390                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22064.024390                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 19323.011765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19323.011765                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 64228.539530                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 64228.539530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 64228.539530                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 64228.539530                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224968.421053                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224968.421053                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223728.187919                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223728.187919                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224542.626728                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224542.626728                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             6891                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.001385                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             135985                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7402                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            18.371386                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.001385                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.998050                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998050                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           259967                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          259967                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       118619                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         118619                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       118619                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          118619                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       118619                       # number of overall hits
system.cpu0.icache.overall_hits::total         118619                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7916                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7916                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7916                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7916                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7916                       # number of overall misses
system.cpu0.icache.overall_misses::total         7916                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    228349443                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    228349443                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    228349443                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    228349443                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    228349443                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    228349443                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       126535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       126535                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       126535                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       126535                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       126535                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       126535                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.062560                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.062560                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.062560                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.062560                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.062560                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.062560                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 28846.569353                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 28846.569353                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 28846.569353                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 28846.569353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 28846.569353                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 28846.569353                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    18.666667                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst         1019                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         1019                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst         1019                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         1019                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst         1019                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         1019                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         6897                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         6897                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         6897                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         6897                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         6897                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         6897                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    180599048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    180599048                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    180599048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    180599048                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    180599048                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    180599048                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.054507                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054507                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.054507                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054507                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.054507                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054507                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 26185.159925                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 26185.159925                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 26185.159925                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 26185.159925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 26185.159925                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 26185.159925                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       882                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     229     29.78%     29.78% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     41      5.33%     35.11% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.13%     35.24% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    498     64.76%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 769                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      229     45.89%     45.89% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      41      8.22%     54.11% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.20%     54.31% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     228     45.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  499                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             39932131000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               14210500      0.04%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1207000      0.00%     99.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               66092000      0.17%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         40013640500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.457831                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.648895                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::4                         1     50.00%     50.00% # number of syscalls executed
system.cpu1.kern.syscall::45                        1     50.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     2                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                    1      0.12%      0.12% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  683     82.69%     82.81% # number of callpals executed
system.cpu1.kern.callpal::rdps                     89     10.77%     93.58% # number of callpals executed
system.cpu1.kern.callpal::rti                      44      5.33%     98.91% # number of callpals executed
system.cpu1.kern.callpal::callsys                   3      0.36%     99.27% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  6      0.73%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   826                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                3                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 43                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  3                      
system.cpu1.kern.mode_good::user                    2                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.023256                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.125000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         100229000     92.81%     92.81% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             7767000      7.19%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       1                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements              975                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          437.991708                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              69378                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1388                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            49.984150                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   437.991708                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.855453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.855453                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           146857                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          146857                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        23013                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          23013                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9852                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9852                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          306                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          306                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          241                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          241                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        32865                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           32865                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        32865                       # number of overall hits
system.cpu1.dcache.overall_hits::total          32865                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1604                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1604                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1304                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1304                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          103                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          103                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2908                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2908                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2908                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2908                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data     93733649                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     93733649                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    102882201                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    102882201                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      8109999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8109999                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       223504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       223504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    196615850                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    196615850                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    196615850                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    196615850                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        24617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        24617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        11156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        11156                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          409                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          261                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          261                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        35773                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        35773                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        35773                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        35773                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.065158                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065158                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.116888                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.116888                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.251834                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.251834                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.076628                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.076628                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.081290                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.081290                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.081290                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.081290                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 58437.437032                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 58437.437032                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78897.393405                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78897.393405                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 78737.854369                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 78737.854369                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 11175.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11175.200000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 67612.052957                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67612.052957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 67612.052957                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67612.052957                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         6145                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         2367                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               76                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             23                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.855263                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   102.913043                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          334                       # number of writebacks
system.cpu1.dcache.writebacks::total              334                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          793                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          793                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         1068                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         1068                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           52                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1861                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1861                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1861                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          811                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          811                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          236                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          236                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           51                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           19                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         1047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1047                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         1047                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1047                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           56                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           56                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           60                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           60                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     48173256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     48173256                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     19708738                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     19708738                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      3209501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3209501                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       194996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       194996                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     67881994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     67881994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     67881994                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     67881994                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total       619500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     11703500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total     11703500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     12323000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     12323000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.032945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.021155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.021155                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.124694                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.124694                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.072797                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.072797                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.029268                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.029268                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.029268                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.029268                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 59399.822441                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 59399.822441                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 83511.601695                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 83511.601695                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 62931.392157                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62931.392157                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data 10262.947368                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10262.947368                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 64834.760267                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 64834.760267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 64834.760267                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 64834.760267                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       154875                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154875                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 208991.071429                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 208991.071429                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 205383.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 205383.333333                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2192                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999164                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             375757                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2704                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           138.963388                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999164                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          488                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            42075                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           42075                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        17327                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          17327                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        17327                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           17327                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        17327                       # number of overall hits
system.cpu1.icache.overall_hits::total          17327                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2613                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2613                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2613                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2613                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2613                       # number of overall misses
system.cpu1.icache.overall_misses::total         2613                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    147508436                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    147508436                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    147508436                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    147508436                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    147508436                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    147508436                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        19940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        19940                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        19940                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        19940                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        19940                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        19940                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.131043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.131043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.131043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.131043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.131043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.131043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 56451.755071                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 56451.755071                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 56451.755071                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 56451.755071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 56451.755071                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 56451.755071                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          722                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   103.142857                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          419                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          419                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          419                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          419                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          419                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          419                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2194                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2194                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2194                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2194                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2194                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    120309304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    120309304                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    120309304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    120309304                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    120309304                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    120309304                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.110030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.110030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.110030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.110030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.110030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.110030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54835.598906                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 54835.598906                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 54835.598906                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 54835.598906                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 54835.598906                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 54835.598906                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      20                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    133605                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   29381     49.54%     49.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.55% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     41      0.07%     49.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29874     50.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               59303                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    29381     49.96%     49.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      41      0.07%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.04% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   29380     49.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                58809                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             37461842500     93.00%     93.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                3515000      0.01%     93.01% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               18310500      0.05%     93.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 995000      0.00%     93.06% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2797408500      6.94%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         40282071500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.983464                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.991670                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11371     99.93%     99.95% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11379                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   47      0.04%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                47796     45.26%     45.30% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6211      5.88%     51.18% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     51.19% # number of callpals executed
system.cpu2.kern.callpal::rti                   11459     10.85%     62.04% # number of callpals executed
system.cpu2.kern.callpal::callsys               11387     10.78%     72.82% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     72.82% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28703     27.18%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                105612                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11506                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11421                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11421                      
system.cpu2.kern.mode_good::user                11421                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.992613                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.996293                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       31204886500     77.68%     77.68% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          8968099500     22.32%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      47                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements           641335                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.462630                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           15099676                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           641731                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            23.529604                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.462630                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996997                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          396                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         72456470                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        72456470                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8995944                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8995944                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      5522376                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       5522376                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       267891                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       267891                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       259538                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       259538                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14518320                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14518320                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14518320                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14518320                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1547062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1547062                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1348798                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1348798                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        12004                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        12004                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           90                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           90                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2895860                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2895860                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2895860                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2895860                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  87697160701                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  87697160701                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  88361714698                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  88361714698                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    397449000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    397449000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       625006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       625006                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 176058875399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 176058875399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 176058875399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 176058875399                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10543006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10543006                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6871174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6871174                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       279895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       279895                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       259628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       259628                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17414180                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17414180                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17414180                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17414180                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.146738                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.146738                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.196298                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.196298                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.042888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.042888                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000347                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000347                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.166293                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.166293                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.166293                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.166293                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 56686.261249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 56686.261249                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 65511.451454                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 65511.451454                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 33109.713429                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 33109.713429                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  6944.511111                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6944.511111                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60796.749635                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60796.749635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60796.749635                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60796.749635                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9008537                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       128253                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           120583                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1188                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    74.708184                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   107.957071                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       308733                       # number of writebacks
system.cpu2.dcache.writebacks::total           308733                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1108802                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1108802                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      1153175                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1153175                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data         3866                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total         3866                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      2261977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2261977                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      2261977                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2261977                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data       438260                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       438260                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       195623                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       195623                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data         8138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         8138                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           89                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           89                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data       633883                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       633883                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data       633883                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       633883                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           60                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           60                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          138                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          138                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          198                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          198                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  21095099534                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  21095099534                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  14744522884                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14744522884                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    182169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    182169500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       491494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       491494                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  35839622418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  35839622418                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  35839622418                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  35839622418                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      9987500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      9987500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     25505000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     25505000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     35492500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     35492500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.041569                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.041569                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.028470                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.028470                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.029075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.029075                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.000343                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.000343                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.036400                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.036400                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.036400                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.036400                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 48133.755154                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 48133.755154                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 75372.133563                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 75372.133563                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 22385.045466                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22385.045466                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  5522.404494                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5522.404494                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 56539.806901                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 56539.806901                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 56539.806901                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 56539.806901                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 166458.333333                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166458.333333                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 184818.840580                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 184818.840580                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 179255.050505                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 179255.050505                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          1006143                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.726862                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7282950                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          1006655                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.234802                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.726862                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999467                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999467                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         17507906                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        17507906                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      7169035                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7169035                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      7169035                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7169035                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      7169035                       # number of overall hits
system.cpu2.icache.overall_hits::total        7169035                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      1081812                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      1081812                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      1081812                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       1081812                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      1081812                       # number of overall misses
system.cpu2.icache.overall_misses::total      1081812                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  14267342684                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  14267342684                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  14267342684                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  14267342684                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  14267342684                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  14267342684                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      8250847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      8250847                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      8250847                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      8250847                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      8250847                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      8250847                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.131115                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.131115                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.131115                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.131115                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.131115                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.131115                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13188.375322                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13188.375322                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13188.375322                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13188.375322                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13188.375322                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13188.375322                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1088                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    25.302326                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst        75600                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        75600                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst        75600                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        75600                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst        75600                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        75600                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      1006212                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      1006212                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      1006212                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      1006212                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      1006212                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      1006212                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  12120859520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  12120859520                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  12120859520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  12120859520                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  12120859520                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  12120859520                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.121953                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.121953                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.121953                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.121953                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.121953                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.121953                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 12046.029584                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12046.029584                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 12046.029584                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12046.029584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 12046.029584                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12046.029584                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      43                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1592                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     304     32.86%     32.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     41      4.43%     37.30% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.32%     37.62% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    577     62.38%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 925                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      304     46.70%     46.70% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      41      6.30%     53.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.46%     53.46% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     303     46.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  651                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             40214782500     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               14208500      0.04%     99.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                1583500      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               52674000      0.13%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         40283248500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.525130                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.703784                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.10%      0.10% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      5.59%      5.68% # number of callpals executed
system.cpu3.kern.callpal::tbi                       4      0.39%      6.07% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  772     74.37%     80.44% # number of callpals executed
system.cpu3.kern.callpal::rdps                     83      8.00%     88.44% # number of callpals executed
system.cpu3.kern.callpal::rti                     110     10.60%     99.04% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      0.87%     99.90% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.10%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1038                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              168                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.398810                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.570213                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       40338440500     99.90%     99.90% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            38689000      0.10%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements             2526                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          476.937102                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             162614                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2985                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            54.477052                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   476.937102                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.931518                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.931518                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          452                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           285991                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          285991                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        38605                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          38605                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        16693                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         16693                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          645                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          645                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          593                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        55298                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           55298                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        55298                       # number of overall hits
system.cpu3.dcache.overall_hits::total          55298                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         6903                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         6903                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         7189                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         7189                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          100                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          100                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           35                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           35                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        14092                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         14092                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        14092                       # number of overall misses
system.cpu3.dcache.overall_misses::total        14092                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    265705140                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    265705140                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    421503724                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    421503724                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      5135499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5135499                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       397008                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       397008                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    687208864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    687208864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    687208864                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    687208864                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        45508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        45508                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        23882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        23882                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          745                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          628                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        69390                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        69390                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        69390                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        69390                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.151688                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.151688                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.301022                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.301022                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.134228                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.134228                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.055732                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.055732                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.203084                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.203084                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.203084                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.203084                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 38491.255976                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 38491.255976                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 58631.760189                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58631.760189                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 51354.990000                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 51354.990000                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 11343.085714                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 11343.085714                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 48765.885893                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 48765.885893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 48765.885893                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 48765.885893                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs        44320                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          211                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1491                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    29.725017                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    30.142857                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1426                       # number of writebacks
system.cpu3.dcache.writebacks::total             1426                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4900                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4900                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         6139                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         6139                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data           43                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        11039                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        11039                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        11039                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        11039                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         2003                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         2003                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         1050                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         1050                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           35                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           35                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3053                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3053                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3053                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3053                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           44                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           44                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           44                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           44                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     76587771                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     76587771                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     65151223                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     65151223                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1890501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1890501                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       344492                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       344492                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    141738994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    141738994                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    141738994                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    141738994                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data     10002500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total     10002500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data     10002500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10002500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.044014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.044014                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.043966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.043966                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.076510                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076510                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.055732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.055732                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.043998                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043998                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.043998                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043998                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 38236.530704                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38236.530704                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 62048.783810                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 62048.783810                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 33166.684211                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33166.684211                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  9842.628571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  9842.628571                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 46426.136259                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 46426.136259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 46426.136259                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 46426.136259                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 227329.545455                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 227329.545455                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 227329.545455                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 227329.545455                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             2528                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.987166                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             220659                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3039                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            72.609082                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.987166                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999975                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          489                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           22                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            87466                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           87466                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        39684                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          39684                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        39684                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           39684                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        39684                       # number of overall hits
system.cpu3.icache.overall_hits::total          39684                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         2785                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         2785                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         2785                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          2785                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         2785                       # number of overall misses
system.cpu3.icache.overall_misses::total         2785                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     74585180                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     74585180                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     74585180                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     74585180                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     74585180                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     74585180                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        42469                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        42469                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        42469                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        42469                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        42469                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        42469                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.065577                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.065577                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.065577                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.065577                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.065577                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.065577                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 26781.034111                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 26781.034111                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 26781.034111                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 26781.034111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 26781.034111                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 26781.034111                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           17                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          257                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          257                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          257                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          257                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          257                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          257                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         2528                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2528                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         2528                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2528                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         2528                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2528                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     63262819                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     63262819                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     63262819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     63262819                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     63262819                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     63262819                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.059526                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.059526                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.059526                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.059526                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.059526                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.059526                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 25024.849288                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 25024.849288                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 25024.849288                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 25024.849288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 25024.849288                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 25024.849288                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  357                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 357                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2307                       # Transaction distribution
system.iobus.trans_dist::WriteResp                387                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           24                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1472                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    5328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           33                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          377                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   125140                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               381000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                12000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               21000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              475000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              234000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy            11137503                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1085000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1936009                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1928                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1920                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1920                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            8                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 8                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            8                       # number of overall misses
system.iocache.overall_misses::total                8                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       999988                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       999988                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    413578506                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    413578506                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       999988                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       999988                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       999988                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       999988                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1920                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            8                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               8                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            8                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              8                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 124998.500000                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 124998.500000                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 215405.471875                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 215405.471875                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 124998.500000                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 124998.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 124998.500000                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 124998.500000                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3605                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  515                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs            7                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            8                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            8                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1920                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            8                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            8                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            8                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            8                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       572000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       572000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    313732512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    313732512                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       572000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       572000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       572000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       572000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        71500                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        71500                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 163402.350000                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 163402.350000                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        71500                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        71500                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        71500                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    387036                       # number of replacements
system.l2.tags.tagsinuse                 16254.464971                       # Cycle average of tags in use
system.l2.tags.total_refs                     2279975                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    403297                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.653340                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     6674.693360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    59.924231                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    44.385865                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   236.123817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   359.118589                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   644.692477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  8136.040119                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    43.048876                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    56.437637                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.407391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.003657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002709                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.014412                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.021919                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.039349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.496584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.002627                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.003445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992094                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          311                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          846                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.992493                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32470186                       # Number of tag accesses
system.l2.tags.data_accesses                 32470186                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst         5492                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2703                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          945                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          287                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst       998836                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data       236405                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2069                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1164                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1247901                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           318586                       # number of Writeback hits
system.l2.Writeback_hits::total                318586                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          165                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          127                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  298                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 21                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1211                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           27                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        36737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38184                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst         5492                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3914                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          945                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          314                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       998836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       273142                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2069                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1373                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1286085                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         5492                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3914                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          945                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          314                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       998836                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       273142                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2069                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1373                       # number of overall hits
system.l2.overall_hits::total                 1286085                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         1402                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2863                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1249                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          476                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst         7311                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data       207799                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst          456                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          718                       # number of ReadReq misses
system.l2.ReadReq_misses::total                222274                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                242                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           46                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               64                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         5541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       158513                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          663                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              164910                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         1402                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         8404                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1249                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          669                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         7311                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       366312                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          456                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1381                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387184                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1402                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         8404                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1249                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          669                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         7311                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       366312                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          456                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1381                       # number of overall misses
system.l2.overall_misses::total                387184                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    115810000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    247152750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    108122000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     46813000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst    617034500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data  18298757000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     38902000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     63393250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     19535984500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       282492                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       908472                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data        62498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1253462                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        93997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    499529492                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     18987499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  14139305243                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     59573500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14717395734                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    115810000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    746682242                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    108122000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     65800499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst    617034500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  32438062243                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     38902000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    122966750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34253380234                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    115810000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    746682242                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    108122000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     65800499                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst    617034500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  32438062243                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     38902000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    122966750                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34253380234                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         6894                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5566                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      1006147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data       444204                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         2525                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         1882                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1470175                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       318586                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            318586                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          221                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          146                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              540                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           52                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6752                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       195250                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          872                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            203094                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         6894                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12318                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          983                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      1006147                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       639454                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         2525                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2754                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1673269                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         6894                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12318                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          983                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      1006147                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       639454                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         2525                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2754                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1673269                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.203365                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.514373                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.569280                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.623853                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.007266                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.467801                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.180594                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.381509                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.151189                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.975460                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.253394                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.130137                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.448148                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.884615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.375000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.752941                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.820646                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.877273                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.811846                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.760321                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811989                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.203365                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.682254                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.569280                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.680570                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.007266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.572851                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.180594                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.501452                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.231394                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.203365                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.682254                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.569280                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.680570                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.007266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.572851                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.180594                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.501452                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.231394                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 82603.423680                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 86326.493189                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 86566.853483                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 98346.638655                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 84398.098755                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 88059.889605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 85311.403509                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 88291.434540                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87891.451542                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1776.679245                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 16222.714286                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  3289.368421                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5179.595041                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 15666.166667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1468.703125                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 90151.505504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 98380.823834                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 89199.657082                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 89854.449472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89245.016882                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 82603.423680                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 88848.434317                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 86566.853483                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 98356.500747                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 84398.098755                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 88553.097477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 85311.403509                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 89041.817524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88467.964157                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 82603.423680                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 88848.434317                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 86566.853483                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 98356.500747                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 84398.098755                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 88553.097477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 85311.403509                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 89041.817524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88467.964157                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               188380                       # number of writebacks
system.l2.writebacks::total                    188380                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           34                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data            6                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           29                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                109                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           34                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data            6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           29                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 109                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           34                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data            6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           29                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                109                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         1380                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2863                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1215                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          476                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst         7296                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data       207793                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          715                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           222165                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          159                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           242                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           46                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           64                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         5541                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          193                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       158513                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          663                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         164910                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         1380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         8404                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst         7296                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       366306                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1378                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387075                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         1380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         8404                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst         7296                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       366306                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1378                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387075                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          285                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           60                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data          149                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           56                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          138                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           44                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          387                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          434                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           60                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          198                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           44                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          736                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     96290000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    211374750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     89879750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     40813500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    524394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data  15712687250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     30930750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     54229250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  16760599250                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      2897116                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       146007                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       999055                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       348512                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4390690                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       824044                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        71504                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       107006                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       143008                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1145562                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    431054008                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     16593001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  12177912257                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     51335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12676894266                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     96290000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    642428758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     89879750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     57406501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    524394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  27890599507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     30930750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    105564250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  29437493516                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     96290000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    642428758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     89879750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     57406501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    524394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  27890599507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     30930750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    105564250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  29437493516                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     60124000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data       563500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      9147500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     69835000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     31393000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data     10915000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     23708500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      9334000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     75350500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     91517000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     11478500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     32856000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      9334000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    145185500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.200174                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.514373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.553783                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.623853                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.007251                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.467787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.169109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.379915                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.151115                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.975460                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.253394                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.130137                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.448148                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.884615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.375000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.752941                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.820646                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.877273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.811846                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.760321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811989                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.200174                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.682254                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.553783                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.680570                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.007251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.572842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.169109                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.500363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.231329                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.200174                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.682254                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.553783                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.680570                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.007251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.572842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.169109                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.500363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.231329                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 69775.362319                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 73829.811387                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 73975.102881                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 85742.647059                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 71874.177632                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 75617.019101                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 72437.353630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 75845.104895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75442.122972                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18220.855346                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18250.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17840.267857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18342.736842                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18143.347107                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data        17914                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17834.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data        17876                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17899.406250                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 77793.540516                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 85974.098446                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 76825.952805                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77428.355958                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76871.592178                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 69775.362319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 76443.212518                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 73975.102881                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 85809.418535                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 71874.177632                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76140.165618                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 72437.353630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 76606.857765                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76051.136126                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 69775.362319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 76443.212518                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 73975.102881                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 85809.418535                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 71874.177632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76140.165618                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 72437.353630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 76606.857765                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76051.136126                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210961.403509                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data       140875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 152458.333333                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 200100.286533                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210691.275168                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 194910.714286                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 171800.724638                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 212136.363636                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 194704.134367                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210868.663594                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 191308.333333                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 165939.393939                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 212136.363636                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 197262.907609                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              222522                       # Transaction distribution
system.membus.trans_dist::ReadResp             222490                       # Transaction distribution
system.membus.trans_dist::WriteReq                387                       # Transaction distribution
system.membus.trans_dist::WriteResp               387                       # Transaction distribution
system.membus.trans_dist::Writeback            190300                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1920                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1920                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              443                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            207                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             324                       # Transaction distribution
system.membus.trans_dist::ReadExReq            164936                       # Transaction distribution
system.membus.trans_dist::ReadExResp           164892                       # Transaction distribution
system.membus.trans_dist::BadAddressError           33                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       963443                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       964981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 970749                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       245760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         2196                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     36825664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     36827860                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                37073620                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              382                       # Total snoops (count)
system.membus.snoop_fanout::samples            580718                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  580718    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              580718                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1291000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1464597239                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.6                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               39500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1968991                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2041835230                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups         200007                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted       164834                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         7221                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups       112977                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          68965                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    61.043398                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS          12723                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          260                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              151162                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1775                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           46171                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             107992                       # DTB write hits
system.switch_cpus0.dtb.write_misses             1014                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          18880                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              259154                       # DTB hits
system.switch_cpus0.dtb.data_misses              2789                       # DTB misses
system.switch_cpus0.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           65051                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              44497                       # ITB hits
system.switch_cpus0.itb.fetch_misses              567                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   8                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          45064                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1426135                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       266103                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                962579                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             200007                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        81688                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               997280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          21576                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          748                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        16119                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles         1012                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles            6                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines           126535                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         4609                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      1292056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.744998                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.056326                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         1106968     85.67%     85.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           13311      1.03%     86.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           24597      1.90%     88.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           15561      1.20%     89.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           34914      2.70%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            8953      0.69%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           12955      1.00%     94.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            7136      0.55%     94.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           67661      5.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      1292056                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.140244                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.674956                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles          196897                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       943794                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           112742                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        28504                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         10119                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        10025                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          687                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        812988                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2180                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         10119                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles          210960                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         412658                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       364096                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           126363                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       167860                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        772737                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          559                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         23538                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          7552                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        112094                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       513665                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       995713                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       992725                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups         2616                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       381805                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          131852                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        22337                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2363                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           187584                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       148150                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       116253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        35285                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        21294                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            710299                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        22967                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           676855                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1675                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       169935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       100624                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        15692                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      1292056                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.523859                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.250138                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1013692     78.46%     78.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       113951      8.82%     87.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        54907      4.25%     91.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        42478      3.29%     94.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        33204      2.57%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        18009      1.39%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        10101      0.78%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         3523      0.27%     99.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         2191      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      1292056                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           1538      6.42%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      6.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12556     52.37%     58.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9881     41.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass          455      0.07%      0.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       390507     57.69%     57.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          894      0.13%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd         1184      0.17%     58.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     58.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     58.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     58.07% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv          227      0.03%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       159818     23.61%     81.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       110617     16.34%     98.06% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess        13153      1.94%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        676855                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.474608                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              23975                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035421                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      2663465                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       899991                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       635061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads         7950                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes         4052                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses         3800                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        696244                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses           4131                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         6027                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        38087                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          868                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        14263                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          290                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        21574                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         10119                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         214245                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       175866                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       746416                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         3167                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       148150                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       116253                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18385                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       173920                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          868                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         3256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         9645                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       667444                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       153437                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         9410                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                13150                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              262672                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           92504                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            109235                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.468009                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                644296                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               638861                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           317543                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           435007                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.447967                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.729972                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts       166235                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         7275                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         8786                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      1263910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.453587                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377768                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1053916     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        96158      7.61%     90.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        37537      2.97%     93.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        18557      1.47%     95.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        18812      1.49%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         7379      0.58%     97.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6806      0.54%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4549      0.36%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        20196      1.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      1263910                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       573293                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        573293                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                212053                       # Number of memory references committed
system.switch_cpus0.commit.loads               110063                       # Number of loads committed
system.switch_cpus0.commit.membars               3593                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             78336                       # Number of branches committed
system.switch_cpus0.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           550595                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         8729                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass        10420      1.82%      1.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu       331729     57.86%     59.68% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          797      0.14%     59.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd         1172      0.20%     60.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     60.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     60.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     60.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv          227      0.04%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead       113656     19.83%     79.89% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite       102139     17.82%     97.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess        13153      2.29%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       573293                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events        20196                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads             1974370                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            1507419                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3382                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 134079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            80074215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             563327                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               563327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      2.531629                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.531629                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.395003                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.395003                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          884367                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         438224                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads             2536                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads         220370                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         10625                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          37030                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        28833                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         1971                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        24559                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          14331                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    58.353353                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           2805                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          156                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26209                       # DTB read hits
system.switch_cpus1.dtb.read_misses               198                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses             507                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              12743                       # DTB write hits
system.switch_cpus1.dtb.write_misses               75                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            227                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               38952                       # DTB hits
system.switch_cpus1.dtb.data_misses               273                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             734                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               2450                       # ITB hits
system.switch_cpus1.itb.fetch_misses              879                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   4                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           3329                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  332293                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        70488                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                159579                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              37030                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        17136                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles                80324                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           6126                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles                 6                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles          567                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        51301                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles         1067                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            19940                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       206829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.771550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.067579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          174340     84.29%     84.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2776      1.34%     85.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            6571      3.18%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2248      1.09%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            5123      2.48%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1594      0.77%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            1633      0.79%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1695      0.82%     94.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           10849      5.25%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       206829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.111438                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.480236                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           58513                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       117569                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            25988                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2042                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          2717                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2490                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          350                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        142594                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1331                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          2717                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           60563                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14399                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        90402                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            25916                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12832                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        134404                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           24                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           779                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents           512                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents          6740                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands        90019                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       157143                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       157044                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups           54                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps        66434                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           23590                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         5516                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          413                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            21741                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        28827                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        14326                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5230                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         3034                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            120036                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         8040                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           113126                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          314                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        34161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        14738                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6300                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       206829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.546954                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.238081                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       157503     76.15%     76.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        21217     10.26%     86.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        11623      5.62%     92.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3         5925      2.86%     94.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4         5710      2.76%     97.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2462      1.19%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1340      0.65%     99.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          694      0.34%     99.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          355      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       206829                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            216      7.96%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      7.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          1566     57.72%     65.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          931     34.32%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu        68513     60.56%     60.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          338      0.30%     60.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     60.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           36      0.03%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            1      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     60.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        27490     24.30%     85.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        13153     11.63%     96.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         3595      3.18%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        113126                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.340441                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2713                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.023982                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       435876                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       162348                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       108692                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          232                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          136                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          108                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        115717                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            122                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          882                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads         7635                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          253                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         2805                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          365                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          2717                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11219                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         2272                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       129799                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        28827                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        14326                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         7346                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents            62                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents         2182                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          253                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          661                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2031                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         2692                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       110913                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        26426                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         2213                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 1723                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               39289                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           18499                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             12863                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.333781                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                109545                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               108800                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            51096                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            68213                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.327422                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.749065                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        35182                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1740                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         2507                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       200428                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.471611                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.329674                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       162699     81.18%     81.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        17325      8.64%     89.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2         8266      4.12%     93.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         3805      1.90%     95.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2609      1.30%     97.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1539      0.77%     97.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6          816      0.41%     98.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          727      0.36%     98.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         2642      1.32%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       200428                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts        94524                       # Number of instructions committed
system.switch_cpus1.commit.committedOps         94524                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 32713                       # Number of memory references committed
system.switch_cpus1.commit.loads                21192                       # Number of loads committed
system.switch_cpus1.commit.membars                509                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             15518                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                96                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts            90860                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1839                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass          603      0.64%      0.64% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        56789     60.08%     60.72% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          285      0.30%     61.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     61.02% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           26      0.03%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            1      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.05% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        21701     22.96%     84.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        11524     12.19%     96.20% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         3595      3.80%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total        94524                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         2642                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              326722                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             265793                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125464                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            79693066                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts              93921                       # Number of Instructions Simulated
system.switch_cpus1.committedOps                93921                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.538005                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.538005                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.282645                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.282645                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          136694                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes          77751                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads               44                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes              47                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads         210919                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2507                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       14589262                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     11604059                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       293469                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups      8833626                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits        4941061                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    55.934686                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        1220132                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect        30625                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            11994713                       # DTB read hits
system.switch_cpus2.dtb.read_misses             83377                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   24                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3153577                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7461471                       # DTB write hits
system.switch_cpus2.dtb.write_misses             1993                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  34                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         617136                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            19456184                       # DTB hits
system.switch_cpus2.dtb.data_misses             85370                       # DTB misses
system.switch_cpus2.dtb.data_acv                   58                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3770713                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            2158653                       # ITB hits
system.switch_cpus2.itb.fetch_misses            12493                       # ITB misses
system.switch_cpus2.itb.fetch_acv                6534                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        2171146                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                77794612                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles     29357814                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              75843071                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           14589262                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      6161193                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             44572963                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1047022                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles                70                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles         4941                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles       408447                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         2851                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          8250848                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       242927                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     74870671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.012988                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.361033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        60770043     81.17%     81.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          859892      1.15%     82.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1217725      1.63%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         1951254      2.61%     86.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2398308      3.20%     89.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          731577      0.98%     90.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          670206      0.90%     91.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          751714      1.00%     92.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         5519952      7.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     74870671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.187536                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.974914                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        23337286                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles     39641231                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         10155582                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      1266553                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        470019                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       945373                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        53623                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      68193261                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       151927                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        470019                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        24156296                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       13542955                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     19814360                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         10593125                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      6293916                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      66123697                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        62889                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        858063                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents        307294                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       3634639                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands     47095135                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     85156370                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     85078804                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups        60154                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps     40624684                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         6470451                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      1316157                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts       312057                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8860918                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12391575                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7688469                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      3107482                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2258670                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          61905217                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      1991983                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         60849190                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        26967                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      8378422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3647086                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      1076830                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     74870671                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.812724                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.649819                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     53466851     71.41%     71.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      7526018     10.05%     81.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      4048247      5.41%     86.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      2730332      3.65%     90.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      2930121      3.91%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1566730      2.09%     96.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1205895      1.61%     98.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       925638      1.24%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       470839      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     74870671                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         748606     30.74%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     30.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1045108     42.92%     73.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       641233     26.33%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        11884      0.02%      0.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     39807708     65.42%     65.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        64894      0.11%     65.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     65.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd        32231      0.05%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            2      0.00%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        17781      0.03%     65.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     65.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv         5941      0.01%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12739368     20.94%     86.57% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7498980     12.32%     98.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess       670401      1.10%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      60849190                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.782177                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            2434948                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.040016                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    198844961                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     72262507                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     59625326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       186005                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes        93138                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses        92817                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      63179142                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses          93112                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       888082                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1879911                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        10585                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation        80928                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       546070                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads         1370                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       404199                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        470019                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       11952563                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       380918                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     64870149                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       207083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12391575                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7688469                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      1434794                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        107311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       259982                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents        80928                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       111651                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       290442                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       402093                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     60473438                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12123123                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       375752                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop               972949                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19586833                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         8711244                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7463710                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.777347                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              59912894                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             59718143                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         30497472                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         43236178                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.767639                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.705369                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts      8462249                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls       915153                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       373582                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     73453130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.764513                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.926846                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     56704152     77.20%     77.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      6989747      9.52%     86.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      2350836      3.20%     89.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      1507703      2.05%     91.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      1061114      1.44%     93.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       564601      0.77%     94.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       439355      0.60%     94.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       447194      0.61%     95.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3388428      4.61%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     73453130                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     56155901                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      56155901                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17654063                       # Number of memory references committed
system.switch_cpus2.commit.loads             10511664                       # Number of loads committed
system.switch_cpus2.commit.membars             518322                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           7990899                       # Number of branches committed
system.switch_cpus2.commit.fp_insts             92698                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         54417959                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       901756                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass       649007      1.16%      1.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu     36537963     65.07%     66.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult        61574      0.11%     66.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     66.33% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd        32211      0.06%     66.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            1      0.00%     66.39% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        17780      0.03%     66.42% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     66.42% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv         5941      0.01%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.43% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     11029986     19.64%     86.07% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite      7151037     12.73%     98.81% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess       670401      1.19%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total     56155901                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      3388428                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           134318723                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          130670024                       # The number of ROB writes
system.switch_cpus2.timesIdled                 502047                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2923941                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             2769524                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts           55518778                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             55518778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.401231                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.401231                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.713658                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.713658                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        80426222                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       43905980                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            60088                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           59966                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads        1262937                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes        923739                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          62430                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        50759                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         2262                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        36193                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          24612                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    68.002100                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           4047                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          217                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               59316                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1139                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            3582                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              25874                       # DTB write hits
system.switch_cpus3.dtb.write_misses              264                       # DTB write misses
system.switch_cpus3.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses           1323                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               85190                       # DTB hits
system.switch_cpus3.dtb.data_misses              1403                       # DTB misses
system.switch_cpus3.dtb.data_acv                   39                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            4905                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               8812                       # ITB hits
system.switch_cpus3.itb.fetch_misses             1325                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   6                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          10137                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  433159                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        95813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                326050                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              62430                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        28659                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               219201                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           9332                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        65370                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          973                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            42469                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         1349                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       386732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.843090                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.172399                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          324285     83.85%     83.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            4145      1.07%     84.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           10071      2.60%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            3615      0.93%     88.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           10834      2.80%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            2515      0.65%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            6330      1.64%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            2469      0.64%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           22468      5.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       386732                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.144127                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.752726                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           80766                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       249323                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            46750                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         5454                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          4439                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         3165                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          231                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        279222                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts          893                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          4439                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           85058                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          35922                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       177485                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            47923                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        35905                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        263799                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           509                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           468                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents         20771                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       178123                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       310987                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       310694                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups          177                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       145626                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           32497                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        14339                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1015                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            51006                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        52002                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        28353                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8988                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         5238                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            236684                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12729                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           239586                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          598                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        46839                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        22275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         9432                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       386732                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.619514                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.292525                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       287567     74.36%     74.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        37044      9.58%     83.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        20829      5.39%     89.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        17640      4.56%     93.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        16053      4.15%     98.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         3896      1.01%     99.04% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         2214      0.57%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          924      0.24%     99.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          565      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       386732                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            191      2.07%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      2.07% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          6315     68.54%     70.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         2708     29.39%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       139476     58.22%     58.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          341      0.14%     58.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     58.36% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           27      0.01%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            3      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        63250     26.40%     84.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        26830     11.20%     95.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9653      4.03%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        239586                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.553113                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               9214                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.038458                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       874951                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       296222                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       220671                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          765                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          417                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          335                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        248384                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            410                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         1182                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        10301                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         3688                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        13498                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          4439                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9509                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        21809                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       254731                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         1629                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        52002                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        28353                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        11109                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           169                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents        21611                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         1122                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         2807                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         3929                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       236684                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        61029                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         2902                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                 5318                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               87407                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           32497                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             26378                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.546414                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                223135                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               221006                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           100968                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           127879                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.510219                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.789559                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        47245                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3297                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         3627                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       378059                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.544106                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.515439                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       300456     79.47%     79.47% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        38077     10.07%     89.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        15647      4.14%     93.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         5424      1.43%     95.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         3598      0.95%     96.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         2705      0.72%     96.79% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         1917      0.51%     97.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         1238      0.33%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         8997      2.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       378059                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       205704                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        205704                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 66366                       # Number of memory references committed
system.switch_cpus3.commit.loads                41701                       # Number of loads committed
system.switch_cpus3.commit.membars               1354                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             28819                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               295                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           197209                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         2663                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         3136      1.52%      1.52% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       124854     60.70%     62.22% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          301      0.15%     62.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     62.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           24      0.01%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            3      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        43055     20.93%     83.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        24678     12.00%     95.31% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9653      4.69%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       205704                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         8997                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              614766                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             514637                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1225                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  46427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            80133331                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             202574                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               202574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      2.138275                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.138275                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.467667                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.467667                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          293558                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         159796                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads              172                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes             174                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads         215896                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          6423                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq            1473192                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1473152                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               387                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              387                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           318586                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1923                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           228                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            951                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           203189                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          203189                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           33                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        13791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        34265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2571                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2012359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1590930                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         5053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         7570                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3670928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       441216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1307095                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       140480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        84645                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     64393408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     60682552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       161600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       267872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              127478868                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            5012                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1998228                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000966                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031071                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                1996297     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1931      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1998228                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1316930495                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          10626200                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          20431665                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3537945                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1775505                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        1511671980                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1019965783                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3888681                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4764747                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
