2022-05-17 12:03:01,223 DEBUG vhdl_parser_generator __init__ VHDLParserGenerator object initialized
2022-05-17 12:03:01,225 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_memory.vhd
2022-05-17 12:03:01,225 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed baseline_package.vhd
2022-05-17 12:03:01,226 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed data_memory.vhd
2022-05-17 12:03:01,227 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_memory.vhd
2022-05-17 12:03:01,228 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed highroller_package.vhd
2022-05-17 12:03:01,229 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_memory.vhd
2022-05-17 12:03:01,230 DEBUG vhdl_parser_generator remove_last_generated_vhd_files Removed lowlife_package.vhd
2022-05-17 12:03:01,230 DEBUG disassembler __init__ Disassembler object initialized
2022-05-17 12:03:01,231 INFO disassembler disassemble Removed C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-17 12:03:01,231 INFO disassembler disassemble C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator
2022-05-17 12:03:01,231 INFO disassembler disassemble C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\tools\dis430.exe
2022-05-17 12:03:01,231 INFO disassembler disassemble C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\ccs_workspace\test_C\Debug\test_C.out
2022-05-17 12:03:01,231 INFO disassembler disassemble C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly\generated_disassembly.txt
2022-05-17 12:03:01,250 DEBUG disassembler disassemble Disassembler exit status: 0
2022-05-17 12:03:01,250 INFO disassembler disassemble Disassembler generated generated_disassembly.txt at the directory C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_disassembly
2022-05-17 12:03:01,251 DEBUG vhdl_parser_generator generate_vhdl_packages Generated baseline_package.vhd
2022-05-17 12:03:01,252 DEBUG vhdl_parser_generator generate_vhdl_packages Generated highroller_package.vhd
2022-05-17 12:03:01,253 DEBUG vhdl_parser_generator generate_vhdl_packages Generated lowlife_package.vhd
2022-05-17 12:03:01,255 DEBUG vhdl_parser_generator generate_vhdl_data_memory Generated data_memory.vhd. Note: No data memory found in binary
2022-05-17 12:03:01,256 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for baseline
2022-05-17 12:03:01,261 DEBUG vhdl_parser_generator generate_vhdl_memory Generated baseline_memory.vhd
2022-05-17 12:03:01,262 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for highroller
2022-05-17 12:03:01,265 DEBUG vhdl_parser_generator generate_vhdl_memory Generated highroller_memory.vhd
2022-05-17 12:03:01,266 DEBUG vhdl_parser_generator get_vhdl_memory_rom_with_interrupts Reading in lines from generated_disassembly.txt for lowlife
2022-05-17 12:03:01,270 DEBUG vhdl_parser_generator generate_vhdl_memory Generated lowlife_memory.vhd
2022-05-17 12:03:01,270 DEBUG package_zipper __init__ PackageZipper object initialized
2022-05-17 12:03:01,273 DEBUG package_zipper _zip_write Zipped baseline_memory.vhd
2022-05-17 12:03:01,274 DEBUG package_zipper _zip_write Zipped baseline_package.vhd
2022-05-17 12:03:01,275 DEBUG package_zipper _zip_write Zipped data_memory.vhd
2022-05-17 12:03:01,276 DEBUG package_zipper _zip_write Zipped highroller_memory.vhd
2022-05-17 12:03:01,276 DEBUG package_zipper _zip_write Zipped highroller_package.vhd
2022-05-17 12:03:01,277 DEBUG package_zipper _zip_write Zipped lowlife_memory.vhd
2022-05-17 12:03:01,278 DEBUG package_zipper _zip_write Zipped lowlife_package.vhd
2022-05-17 12:03:01,280 DEBUG package_zipper _zip_write Zipped generated_disassembly.txt
2022-05-17 12:03:01,282 WARNING package_zipper zip_vhdl Created zip test_C - closed loop demo - 2022-05-17_[1].zip in C:\Users\wward\Documents\GitHub\Raytheon_VHDL_Generator\generated_vhdl containing 8 files
