--
--	Conversion of mother.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Wed Aug 17 16:29:52 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL \UART:Net_9\ : bit;
SIGNAL \UART:Net_61\ : bit;
SIGNAL one : bit;
SIGNAL \UART:BUART:clock_op\ : bit;
SIGNAL \UART:BUART:reset_reg\ : bit;
SIGNAL \UART:BUART:tx_hd_send_break\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend\ : bit;
SIGNAL \UART:BUART:FinalParityType_1\ : bit;
SIGNAL \UART:BUART:FinalParityType_0\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_2\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_1\ : bit;
SIGNAL \UART:BUART:FinalAddrMode_0\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark\ : bit;
SIGNAL \UART:BUART:reset_sr\ : bit;
SIGNAL \UART:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_2 : bit;
SIGNAL \UART:BUART:txn\ : bit;
SIGNAL Net_8 : bit;
SIGNAL \UART:BUART:tx_interrupt_out\ : bit;
SIGNAL Net_9 : bit;
SIGNAL \UART:BUART:rx_interrupt_out\ : bit;
SIGNAL \UART:BUART:tx_state_1\ : bit;
SIGNAL \UART:BUART:tx_state_0\ : bit;
SIGNAL \UART:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL zero : bit;
SIGNAL \UART:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:tx_shift_out\ : bit;
SIGNAL \UART:BUART:tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:counter_load_not\ : bit;
SIGNAL \UART:BUART:tx_state_2\ : bit;
SIGNAL \UART:BUART:tx_bitclk_dp\ : bit;
SIGNAL \UART:BUART:tx_counter_dp\ : bit;
SIGNAL \UART:BUART:sc_out_7\ : bit;
SIGNAL \UART:BUART:sc_out_6\ : bit;
SIGNAL \UART:BUART:sc_out_5\ : bit;
SIGNAL \UART:BUART:sc_out_4\ : bit;
SIGNAL \UART:BUART:sc_out_3\ : bit;
SIGNAL \UART:BUART:sc_out_2\ : bit;
SIGNAL \UART:BUART:sc_out_1\ : bit;
SIGNAL \UART:BUART:sc_out_0\ : bit;
SIGNAL \UART:BUART:tx_counter_tc\ : bit;
SIGNAL \UART:BUART:tx_status_6\ : bit;
SIGNAL \UART:BUART:tx_status_5\ : bit;
SIGNAL \UART:BUART:tx_status_4\ : bit;
SIGNAL \UART:BUART:tx_status_0\ : bit;
SIGNAL \UART:BUART:tx_status_1\ : bit;
SIGNAL \UART:BUART:tx_status_2\ : bit;
SIGNAL \UART:BUART:tx_status_3\ : bit;
SIGNAL Net_4 : bit;
SIGNAL \UART:BUART:tx_bitclk\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \UART:BUART:tx_mark\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\ : bit;
SIGNAL \UART:BUART:rx_addressmatch\ : bit;
SIGNAL \UART:BUART:rx_addressmatch1\ : bit;
SIGNAL \UART:BUART:rx_addressmatch2\ : bit;
SIGNAL \UART:BUART:rx_state_1\ : bit;
SIGNAL \UART:BUART:rx_state_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_enable\ : bit;
SIGNAL \UART:BUART:rx_postpoll\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \UART:BUART:hd_shift_out\ : bit;
SIGNAL \UART:BUART:rx_fifonotempty\ : bit;
SIGNAL \UART:BUART:rx_fifofull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \UART:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \UART:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \UART:BUART:rx_counter_load\ : bit;
SIGNAL \UART:BUART:rx_state_3\ : bit;
SIGNAL \UART:BUART:rx_state_2\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre\ : bit;
SIGNAL \UART:BUART:rx_count_2\ : bit;
SIGNAL \UART:BUART:rx_count_1\ : bit;
SIGNAL \UART:BUART:rx_count_0\ : bit;
SIGNAL \UART:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \UART:BUART:rx_count_6\ : bit;
SIGNAL \UART:BUART:rx_count_5\ : bit;
SIGNAL \UART:BUART:rx_count_4\ : bit;
SIGNAL \UART:BUART:rx_count_3\ : bit;
SIGNAL \UART:BUART:rx_count7_tc\ : bit;
SIGNAL \UART:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \UART:BUART:rx_bitclk\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \UART:BUART:rx_poll_bit1\ : bit;
SIGNAL \UART:BUART:rx_poll_bit2\ : bit;
SIGNAL \UART:BUART:pollingrange\ : bit;
SIGNAL \UART:BUART:pollcount_1\ : bit;
SIGNAL Net_7 : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\ : bit;
SIGNAL \UART:BUART:pollcount_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN1_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN2_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODIN3_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:rx_status_0\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\ : bit;
SIGNAL \UART:BUART:rx_status_1\ : bit;
SIGNAL \UART:BUART:rx_status_2\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\ : bit;
SIGNAL \UART:BUART:rx_status_3\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\ : bit;
SIGNAL \UART:BUART:rx_status_4\ : bit;
SIGNAL \UART:BUART:rx_status_5\ : bit;
SIGNAL \UART:BUART:rx_status_6\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_3 : bit;
SIGNAL \UART:BUART:rx_markspace_pre\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\ : bit;
SIGNAL \UART:BUART:rx_break_status\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_4\ : bit;
SIGNAL \UART:BUART:rx_address_detected\ : bit;
SIGNAL \UART:BUART:rx_last\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\ : bit;
SIGNAL \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODIN4_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_4:g2:a0:gta_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xeq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xneq\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xlte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgt\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:g1:a0:xgte\ : bit;
SIGNAL \UART:BUART:sRX:MODULE_5:lt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:eq\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:eq\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gt\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gt\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:gte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:gte\:SIGNAL IS 2;
SIGNAL \UART:BUART:sRX:MODULE_5:lte\ : bit;
ATTRIBUTE port_state_att of \UART:BUART:sRX:MODULE_5:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_net_0 : bit;
SIGNAL tmpIO_0__Rx_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_net_0 : bit;
SIGNAL tmpOE__Tx_net_0 : bit;
SIGNAL tmpFB_0__Tx_net_0 : bit;
SIGNAL tmpIO_0__Tx_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_net_0 : bit;
SIGNAL tmpOE__M1_IN1_net_0 : bit;
SIGNAL tmpFB_0__M1_IN1_net_0 : bit;
SIGNAL tmpIO_0__M1_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M1_IN1_net_0 : bit;
TERMINAL Net_14 : bit;
SIGNAL tmpINTERRUPT_0__M1_IN1_net_0 : bit;
SIGNAL tmpOE__M1_IN2_net_0 : bit;
SIGNAL tmpFB_0__M1_IN2_net_0 : bit;
SIGNAL tmpIO_0__M1_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M1_IN2_net_0 : bit;
TERMINAL Net_15 : bit;
SIGNAL tmpINTERRUPT_0__M1_IN2_net_0 : bit;
SIGNAL tmpOE__M2_IN1_net_0 : bit;
SIGNAL tmpFB_0__M2_IN1_net_0 : bit;
SIGNAL tmpIO_0__M2_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M2_IN1_net_0 : bit;
TERMINAL Net_17 : bit;
SIGNAL tmpINTERRUPT_0__M2_IN1_net_0 : bit;
SIGNAL tmpOE__M2_IN2_net_0 : bit;
SIGNAL tmpFB_0__M2_IN2_net_0 : bit;
SIGNAL tmpIO_0__M2_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M2_IN2_net_0 : bit;
TERMINAL Net_18 : bit;
SIGNAL tmpINTERRUPT_0__M2_IN2_net_0 : bit;
SIGNAL tmpOE__M3_IN1_net_0 : bit;
SIGNAL tmpFB_0__M3_IN1_net_0 : bit;
SIGNAL tmpIO_0__M3_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M3_IN1_net_0 : bit;
TERMINAL Net_19 : bit;
SIGNAL tmpINTERRUPT_0__M3_IN1_net_0 : bit;
SIGNAL tmpOE__M3_IN2_net_0 : bit;
SIGNAL tmpFB_0__M3_IN2_net_0 : bit;
SIGNAL tmpIO_0__M3_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M3_IN2_net_0 : bit;
TERMINAL Net_20 : bit;
SIGNAL tmpINTERRUPT_0__M3_IN2_net_0 : bit;
SIGNAL tmpOE__M4_IN1_net_0 : bit;
SIGNAL tmpFB_0__M4_IN1_net_0 : bit;
SIGNAL tmpIO_0__M4_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M4_IN1_net_0 : bit;
TERMINAL Net_23 : bit;
SIGNAL tmpINTERRUPT_0__M4_IN1_net_0 : bit;
SIGNAL tmpOE__M4_IN2_net_0 : bit;
SIGNAL tmpFB_0__M4_IN2_net_0 : bit;
SIGNAL tmpIO_0__M4_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M4_IN2_net_0 : bit;
TERMINAL Net_24 : bit;
SIGNAL tmpINTERRUPT_0__M4_IN2_net_0 : bit;
SIGNAL tmpOE__M5_IN1_net_0 : bit;
SIGNAL tmpFB_0__M5_IN1_net_0 : bit;
SIGNAL tmpIO_0__M5_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M5_IN1_net_0 : bit;
TERMINAL Net_25 : bit;
SIGNAL tmpINTERRUPT_0__M5_IN1_net_0 : bit;
SIGNAL tmpOE__M5_IN2_net_0 : bit;
SIGNAL tmpFB_0__M5_IN2_net_0 : bit;
SIGNAL tmpIO_0__M5_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M5_IN2_net_0 : bit;
TERMINAL Net_26 : bit;
SIGNAL tmpINTERRUPT_0__M5_IN2_net_0 : bit;
SIGNAL tmpOE__M6_IN1_net_0 : bit;
SIGNAL tmpFB_0__M6_IN1_net_0 : bit;
SIGNAL tmpIO_0__M6_IN1_net_0 : bit;
TERMINAL tmpSIOVREF__M6_IN1_net_0 : bit;
TERMINAL Net_27 : bit;
SIGNAL tmpINTERRUPT_0__M6_IN1_net_0 : bit;
SIGNAL tmpOE__M6_IN2_net_0 : bit;
SIGNAL tmpFB_0__M6_IN2_net_0 : bit;
SIGNAL tmpIO_0__M6_IN2_net_0 : bit;
TERMINAL tmpSIOVREF__M6_IN2_net_0 : bit;
TERMINAL Net_28 : bit;
SIGNAL tmpINTERRUPT_0__M6_IN2_net_0 : bit;
SIGNAL \PWM1:PWMUDB:km_run\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2056 : bit;
SIGNAL \PWM1:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM1:PWMUDB:control_7\ : bit;
SIGNAL \PWM1:PWMUDB:control_6\ : bit;
SIGNAL \PWM1:PWMUDB:control_5\ : bit;
SIGNAL \PWM1:PWMUDB:control_4\ : bit;
SIGNAL \PWM1:PWMUDB:control_3\ : bit;
SIGNAL \PWM1:PWMUDB:control_2\ : bit;
SIGNAL \PWM1:PWMUDB:control_1\ : bit;
SIGNAL \PWM1:PWMUDB:control_0\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM1:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM1:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM1:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM1:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM1:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM1:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM1:PWMUDB:trig_last\ : bit;
SIGNAL \PWM1:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM1:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM1:PWMUDB:trig_out\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1791 : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM1:PWMUDB:final_enable\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill\ : bit;
SIGNAL \PWM1:PWMUDB:final_kill\ : bit;
SIGNAL \PWM1:PWMUDB:km_tc\ : bit;
SIGNAL \PWM1:PWMUDB:db_tc\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_1\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_0\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM1:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM1:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM1:PWMUDB:final_capture\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM1:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM1:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM1:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM1:PWMUDB:compare1\ : bit;
SIGNAL \PWM1:PWMUDB:compare2\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM1:Net_101\ : bit;
SIGNAL \PWM1:Net_96\ : bit;
SIGNAL Net_129 : bit;
SIGNAL Net_31 : bit;
SIGNAL \PWM1:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM1:PWMUDB:cmp1\ : bit;
SIGNAL \PWM1:PWMUDB:cmp2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:b_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODIN5_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:a_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODIN5_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:b_0\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_31\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_30\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_29\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_28\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_27\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_26\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_25\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_24\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_23\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_22\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_21\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_20\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_19\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_18\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_17\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_16\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_15\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_14\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_13\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_12\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_11\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_10\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_9\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_8\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_7\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_6\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_5\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_4\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_3\ : bit;
SIGNAL \PWM1:PWMUDB:add_vi_vv_MODGEN_6_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:s_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_4606 : bit;
SIGNAL Net_4600 : bit;
SIGNAL \PWM1:Net_55\ : bit;
SIGNAL Net_4599 : bit;
SIGNAL \PWM1:Net_113\ : bit;
SIGNAL \PWM1:Net_107\ : bit;
SIGNAL \PWM1:Net_114\ : bit;
SIGNAL tmpOE__M1_PWM_net_0 : bit;
SIGNAL tmpFB_0__M1_PWM_net_0 : bit;
SIGNAL tmpIO_0__M1_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M1_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_PWM_net_0 : bit;
SIGNAL tmpOE__M2_PWM_net_0 : bit;
SIGNAL tmpFB_0__M2_PWM_net_0 : bit;
SIGNAL tmpIO_0__M2_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M2_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M2_PWM_net_0 : bit;
SIGNAL \PWM2:PWMUDB:km_run\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_2209 : bit;
SIGNAL \PWM2:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM2:PWMUDB:control_7\ : bit;
SIGNAL \PWM2:PWMUDB:control_6\ : bit;
SIGNAL \PWM2:PWMUDB:control_5\ : bit;
SIGNAL \PWM2:PWMUDB:control_4\ : bit;
SIGNAL \PWM2:PWMUDB:control_3\ : bit;
SIGNAL \PWM2:PWMUDB:control_2\ : bit;
SIGNAL \PWM2:PWMUDB:control_1\ : bit;
SIGNAL \PWM2:PWMUDB:control_0\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM2:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM2:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM2:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM2:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM2:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM2:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM2:PWMUDB:trig_last\ : bit;
SIGNAL \PWM2:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM2:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM2:PWMUDB:trig_out\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1805 : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM2:PWMUDB:final_enable\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill\ : bit;
SIGNAL \PWM2:PWMUDB:final_kill\ : bit;
SIGNAL \PWM2:PWMUDB:km_tc\ : bit;
SIGNAL \PWM2:PWMUDB:db_tc\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_1\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_0\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM2:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM2:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM2:PWMUDB:final_capture\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM2:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM2:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM2:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM2:PWMUDB:compare1\ : bit;
SIGNAL \PWM2:PWMUDB:compare2\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM2:Net_101\ : bit;
SIGNAL \PWM2:Net_96\ : bit;
SIGNAL Net_57 : bit;
SIGNAL Net_58 : bit;
SIGNAL \PWM2:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM2:PWMUDB:cmp1\ : bit;
SIGNAL \PWM2:PWMUDB:cmp2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:b_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODIN6_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:a_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODIN6_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:b_0\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_31\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_30\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_29\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_28\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_27\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_26\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_25\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_24\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_23\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_22\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_21\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_20\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_19\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_18\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_17\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_16\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_15\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_14\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_13\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_12\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_11\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_10\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_9\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_8\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_7\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_6\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_5\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_4\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_3\ : bit;
SIGNAL \PWM2:PWMUDB:add_vi_vv_MODGEN_7_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:s_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_4617 : bit;
SIGNAL Net_4611 : bit;
SIGNAL \PWM2:Net_55\ : bit;
SIGNAL Net_4610 : bit;
SIGNAL \PWM2:Net_113\ : bit;
SIGNAL \PWM2:Net_107\ : bit;
SIGNAL \PWM2:Net_114\ : bit;
SIGNAL tmpOE__M3_PWM_net_0 : bit;
SIGNAL tmpFB_0__M3_PWM_net_0 : bit;
SIGNAL tmpIO_0__M3_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M3_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M3_PWM_net_0 : bit;
SIGNAL tmpOE__M4_PWM_net_0 : bit;
SIGNAL tmpFB_0__M4_PWM_net_0 : bit;
SIGNAL tmpIO_0__M4_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M4_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M4_PWM_net_0 : bit;
SIGNAL \PWM3:PWMUDB:km_run\ : bit;
SIGNAL \PWM3:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_93 : bit;
SIGNAL \PWM3:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM3:PWMUDB:control_7\ : bit;
SIGNAL \PWM3:PWMUDB:control_6\ : bit;
SIGNAL \PWM3:PWMUDB:control_5\ : bit;
SIGNAL \PWM3:PWMUDB:control_4\ : bit;
SIGNAL \PWM3:PWMUDB:control_3\ : bit;
SIGNAL \PWM3:PWMUDB:control_2\ : bit;
SIGNAL \PWM3:PWMUDB:control_1\ : bit;
SIGNAL \PWM3:PWMUDB:control_0\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM3:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM3:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM3:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM3:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM3:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM3:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM3:PWMUDB:trig_last\ : bit;
SIGNAL \PWM3:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM3:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM3:PWMUDB:trig_out\ : bit;
SIGNAL \PWM3:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM3:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL Net_1818 : bit;
SIGNAL \PWM3:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM3:PWMUDB:final_enable\ : bit;
SIGNAL \PWM3:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM3:PWMUDB:tc_i\ : bit;
SIGNAL \PWM3:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM3:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM3:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM3:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM3:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM3:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM3:PWMUDB:min_kill\ : bit;
SIGNAL \PWM3:PWMUDB:final_kill\ : bit;
SIGNAL \PWM3:PWMUDB:km_tc\ : bit;
SIGNAL \PWM3:PWMUDB:db_tc\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_1\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_0\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM3:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM3:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM3:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM3:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM3:PWMUDB:final_capture\ : bit;
SIGNAL \PWM3:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM3:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ff0\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ff0\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM3:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:z1\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:z1\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ff1\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ff1\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ov_msb\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ov_msb\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:co_msb\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:co_msb\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:cmsb\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:cmsb\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:so\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:so\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f0_bus_stat\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f0_bus_stat\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f0_blk_stat\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f0_blk_stat\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM3:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ce0_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:cl0_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:z0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:z0_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ff0_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ce1_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:cl1_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:z1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:z1_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ff1_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:co_msb_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:cmsb_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:so_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:so_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \PWM3:PWMUDB:sP8:pwmdp:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \PWM3:PWMUDB:compare1\ : bit;
SIGNAL \PWM3:PWMUDB:compare2\ : bit;
SIGNAL \PWM3:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM3:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM3:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM3:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM3:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM3:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM3:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM3:Net_101\ : bit;
SIGNAL \PWM3:Net_96\ : bit;
SIGNAL Net_95 : bit;
SIGNAL Net_96 : bit;
SIGNAL \PWM3:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM3:PWMUDB:cmp1\ : bit;
SIGNAL \PWM3:PWMUDB:cmp2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_31\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_30\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_29\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_28\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_27\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_26\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_25\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_23\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_22\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_21\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_20\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_19\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_18\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_17\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_15\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_14\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_13\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_12\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_11\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_10\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_9\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_7\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_6\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_5\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_4\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_3\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:b_0\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_31\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_30\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_29\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_28\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_27\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_26\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_25\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_23\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_22\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_21\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_20\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_19\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_18\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_17\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_15\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_14\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_13\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_12\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_11\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_10\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_9\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_7\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_6\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_5\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_4\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_3\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODIN7_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:a_0\ : bit;
SIGNAL \PWM3:PWMUDB:MODIN7_0\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_31\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_30\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_29\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_28\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_27\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_26\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_25\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_23\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_22\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_21\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_20\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_19\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_18\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_17\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_15\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_14\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_13\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_12\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_11\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_10\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_9\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_7\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_6\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_5\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_4\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_3\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:b_0\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_31\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_31\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_30\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_30\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_29\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_29\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_28\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_28\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_27\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_27\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_26\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_26\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_25\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_25\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_24\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_23\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_23\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_22\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_22\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_21\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_21\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_20\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_20\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_19\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_19\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_18\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_18\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_17\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_17\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_16\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_15\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_15\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_14\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_14\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_13\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_13\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_12\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_12\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_11\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_11\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_10\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_10\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_9\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_9\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_8\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_7\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_7\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_6\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_6\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_5\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_5\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_4\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_4\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_3\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_3\ : bit;
SIGNAL \PWM3:PWMUDB:add_vi_vv_MODGEN_8_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:s_0\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_4628 : bit;
SIGNAL Net_4622 : bit;
SIGNAL \PWM3:Net_55\ : bit;
SIGNAL Net_4621 : bit;
SIGNAL \PWM3:Net_113\ : bit;
SIGNAL \PWM3:Net_107\ : bit;
SIGNAL \PWM3:Net_114\ : bit;
SIGNAL tmpOE__M5_PWM_net_0 : bit;
SIGNAL tmpFB_0__M5_PWM_net_0 : bit;
SIGNAL tmpIO_0__M5_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M5_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M5_PWM_net_0 : bit;
SIGNAL tmpOE__M6_PWM_net_0 : bit;
SIGNAL tmpFB_0__M6_PWM_net_0 : bit;
SIGNAL tmpIO_0__M6_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__M6_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M6_PWM_net_0 : bit;
SIGNAL tmpOE__M1_ADC_net_0 : bit;
SIGNAL tmpFB_0__M1_ADC_net_0 : bit;
TERMINAL Net_606 : bit;
SIGNAL tmpIO_0__M1_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M1_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M1_ADC_net_0 : bit;
SIGNAL tmpOE__M4_ADC_net_0 : bit;
SIGNAL tmpFB_0__M4_ADC_net_0 : bit;
TERMINAL Net_325 : bit;
SIGNAL tmpIO_0__M4_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M4_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M4_ADC_net_0 : bit;
TERMINAL Net_646 : bit;
TERMINAL Net_645 : bit;
TERMINAL Net_324 : bit;
TERMINAL Net_607 : bit;
TERMINAL Net_34 : bit;
TERMINAL \ADC_DelSig_1:Net_244\ : bit;
TERMINAL \ADC_DelSig_1:Net_690\ : bit;
TERMINAL \ADC_DelSig_1:Net_35\ : bit;
TERMINAL \ADC_DelSig_1:Net_34\ : bit;
TERMINAL \ADC_DelSig_1:Net_677\ : bit;
TERMINAL \ADC_DelSig_1:Net_20\ : bit;
SIGNAL \ADC_DelSig_1:Net_488\ : bit;
TERMINAL \ADC_DelSig_1:Net_520\ : bit;
SIGNAL \ADC_DelSig_1:Net_481\ : bit;
SIGNAL \ADC_DelSig_1:Net_482\ : bit;
SIGNAL \ADC_DelSig_1:mod_reset\ : bit;
SIGNAL \ADC_DelSig_1:Net_93\ : bit;
TERMINAL \ADC_DelSig_1:Net_573\ : bit;
TERMINAL \ADC_DelSig_1:Net_41\ : bit;
TERMINAL \ADC_DelSig_1:Net_109\ : bit;
SIGNAL \ADC_DelSig_1:aclock\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_3\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_2\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_1\ : bit;
SIGNAL \ADC_DelSig_1:mod_dat_0\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_7\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_6\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_5\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_4\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_3\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_2\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_1\ : bit;
SIGNAL \ADC_DelSig_1:Net_245_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_352\ : bit;
SIGNAL \ADC_DelSig_1:tmpOE__Bypass_P32_net_0\ : bit;
SIGNAL \ADC_DelSig_1:tmpFB_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_23\ : bit;
SIGNAL \ADC_DelSig_1:tmpIO_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_DelSig_1:tmpSIOVREF__Bypass_P32_net_0\ : bit;
SIGNAL \ADC_DelSig_1:tmpINTERRUPT_0__Bypass_P32_net_0\ : bit;
TERMINAL \ADC_DelSig_1:Net_257\ : bit;
TERMINAL \ADC_DelSig_1:Net_249\ : bit;
SIGNAL Net_2160 : bit;
SIGNAL \ADC_DelSig_1:Net_250\ : bit;
SIGNAL \ADC_DelSig_1:Net_252\ : bit;
SIGNAL \ADC_DelSig_1:soc\ : bit;
SIGNAL \ADC_DelSig_1:Net_268\ : bit;
SIGNAL \ADC_DelSig_1:Net_270\ : bit;
SIGNAL tmpOE__M2_ADC_net_0 : bit;
SIGNAL tmpFB_0__M2_ADC_net_0 : bit;
SIGNAL tmpIO_0__M2_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M2_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M2_ADC_net_0 : bit;
SIGNAL tmpOE__M3_ADC_net_0 : bit;
SIGNAL tmpFB_0__M3_ADC_net_0 : bit;
SIGNAL tmpIO_0__M3_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M3_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M3_ADC_net_0 : bit;
SIGNAL tmpOE__M5_ADC_net_0 : bit;
SIGNAL tmpFB_0__M5_ADC_net_0 : bit;
SIGNAL tmpIO_0__M5_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M5_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M5_ADC_net_0 : bit;
SIGNAL tmpOE__M6_ADC_net_0 : bit;
SIGNAL tmpFB_0__M6_ADC_net_0 : bit;
SIGNAL tmpIO_0__M6_ADC_net_0 : bit;
TERMINAL tmpSIOVREF__M6_ADC_net_0 : bit;
SIGNAL tmpINTERRUPT_0__M6_ADC_net_0 : bit;
SIGNAL tmpOE__InputPin_net_0 : bit;
SIGNAL Net_717 : bit;
SIGNAL tmpIO_0__InputPin_net_0 : bit;
TERMINAL tmpSIOVREF__InputPin_net_0 : bit;
TERMINAL Net_411 : bit;
SIGNAL Net_413 : bit;
SIGNAL tmpOE__LED_net_0 : bit;
SIGNAL tmpFB_0__LED_net_0 : bit;
SIGNAL tmpIO_0__LED_net_0 : bit;
TERMINAL tmpSIOVREF__LED_net_0 : bit;
TERMINAL Net_749 : bit;
SIGNAL tmpINTERRUPT_0__LED_net_0 : bit;
SIGNAL \UART:BUART:reset_reg\\D\ : bit;
SIGNAL \UART:BUART:txn\\D\ : bit;
SIGNAL \UART:BUART:tx_state_1\\D\ : bit;
SIGNAL \UART:BUART:tx_state_0\\D\ : bit;
SIGNAL \UART:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_4D : bit;
SIGNAL \UART:BUART:tx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \UART:BUART:tx_mark\\D\ : bit;
SIGNAL \UART:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \UART:BUART:rx_state_1\\D\ : bit;
SIGNAL \UART:BUART:rx_state_0\\D\ : bit;
SIGNAL \UART:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \UART:BUART:rx_state_3\\D\ : bit;
SIGNAL \UART:BUART:rx_state_2\\D\ : bit;
SIGNAL \UART:BUART:rx_bitclk\\D\ : bit;
SIGNAL \UART:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \UART:BUART:pollcount_1\\D\ : bit;
SIGNAL \UART:BUART:pollcount_0\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \UART:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \UART:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \UART:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \UART:BUART:rx_break_status\\D\ : bit;
SIGNAL \UART:BUART:rx_address_detected\\D\ : bit;
SIGNAL \UART:BUART:rx_last\\D\ : bit;
SIGNAL \UART:BUART:rx_parity_bit\\D\ : bit;
SIGNAL \PWM1:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM1:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM1:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM1:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM1:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM1:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM1:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM2:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM2:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM2:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM2:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM2:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM2:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM3:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM3:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM3:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM3:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM3:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM3:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM3:PWMUDB:tc_i_reg\\D\ : bit;
BEGIN

one <=  ('1') ;

Net_2 <= (not \UART:BUART:txn\);

zero <=  ('0') ;

\UART:BUART:counter_load_not\ <= ((not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR \UART:BUART:tx_state_0\
	OR \UART:BUART:tx_state_1\);

\UART:BUART:tx_status_0\ <= ((not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_status_2\ <= (not \UART:BUART:tx_fifo_notfull\);

Net_4D <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:tx_state_1\));

\UART:BUART:tx_bitclk\\D\ <= ((not \UART:BUART:tx_state_2\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk_enable_pre\)
	OR (\UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk_enable_pre\));

\UART:BUART:tx_mark\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:tx_mark\));

\UART:BUART:tx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_fifo_empty\ and not \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk_enable_pre\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_fifo_empty\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and \UART:BUART:tx_state_0\ and \UART:BUART:tx_state_2\));

\UART:BUART:txn\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_0\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_counter_dp\ and \UART:BUART:tx_state_1\ and \UART:BUART:tx_bitclk\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_2\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_shift_out\ and not \UART:BUART:tx_state_2\ and \UART:BUART:tx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:tx_bitclk\ and \UART:BUART:txn\ and \UART:BUART:tx_state_1\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:txn\ and \UART:BUART:tx_state_2\));

\UART:BUART:tx_parity_bit\\D\ <= ((not \UART:BUART:tx_state_0\ and \UART:BUART:txn\ and \UART:BUART:tx_parity_bit\)
	OR (not \UART:BUART:tx_state_1\ and not \UART:BUART:tx_state_0\ and \UART:BUART:tx_parity_bit\)
	OR \UART:BUART:tx_parity_bit\);

\UART:BUART:rx_counter_load\ <= ((not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\));

\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

\UART:BUART:rx_state_stop1_reg\\D\ <= (not \UART:BUART:rx_state_2\
	OR not \UART:BUART:rx_state_3\
	OR \UART:BUART:rx_state_0\
	OR \UART:BUART:rx_state_1\);

\UART:BUART:pollcount_1\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_1\ and Net_7 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_7 and \UART:BUART:pollcount_1\));

\UART:BUART:pollcount_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:pollcount_0\ and Net_7)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not Net_7 and \UART:BUART:pollcount_0\));

\UART:BUART:rx_postpoll\ <= ((Net_7 and \UART:BUART:pollcount_0\)
	OR \UART:BUART:pollcount_1\);

\UART:BUART:rx_status_4\ <= ((\UART:BUART:rx_load_fifo\ and \UART:BUART:rx_fifofull\));

\UART:BUART:rx_status_5\ <= ((\UART:BUART:rx_fifonotempty\ and \UART:BUART:rx_state_stop1_reg\));

\UART:BUART:rx_stop_bit_error\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_load_fifo\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\));

\UART:BUART:rx_state_3\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_2\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\));

\UART:BUART:rx_state_2\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_state_2\ and not Net_7 and \UART:BUART:rx_last\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_0\ and not \UART:BUART:rx_state_2\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_state_1\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\));

\UART:BUART:rx_state_0\\D\ <= ((not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and not \UART:BUART:rx_state_1\ and not \UART:BUART:rx_state_3\ and not \UART:BUART:pollcount_1\ and not Net_7 and \UART:BUART:rx_bitclk_enable\ and \UART:BUART:rx_state_2\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_5\ and \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_count_6\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_3\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_1\ and \UART:BUART:rx_state_0\)
	OR (not \UART:BUART:reset_reg\ and \UART:BUART:rx_state_0\ and \UART:BUART:rx_state_2\));

\UART:BUART:rx_last\\D\ <= ((not \UART:BUART:reset_reg\ and Net_7));

\UART:BUART:rx_address_detected\\D\ <= ((not \UART:BUART:reset_reg\ and \UART:BUART:rx_address_detected\));

\PWM1:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM1:PWMUDB:tc_i\);

\PWM1:PWMUDB:dith_count_1\\D\ <= ((not \PWM1:PWMUDB:dith_count_1\ and \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_0\)
	OR (not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:dith_count_1\)
	OR (not \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_1\));

\PWM1:PWMUDB:dith_count_0\\D\ <= ((not \PWM1:PWMUDB:dith_count_0\ and \PWM1:PWMUDB:tc_i\)
	OR (not \PWM1:PWMUDB:tc_i\ and \PWM1:PWMUDB:dith_count_0\));

\PWM1:PWMUDB:tc_i_reg\\D\ <= ((\PWM1:PWMUDB:runmode_enable\ and \PWM1:PWMUDB:tc_i\));

\PWM1:PWMUDB:pwm1_i\ <= ((\PWM1:PWMUDB:runmode_enable\ and \PWM1:PWMUDB:cmp1_less\));

\PWM1:PWMUDB:pwm2_i\ <= ((\PWM1:PWMUDB:runmode_enable\ and \PWM1:PWMUDB:cmp2_less\));

\PWM2:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM2:PWMUDB:tc_i\);

\PWM2:PWMUDB:dith_count_1\\D\ <= ((not \PWM2:PWMUDB:dith_count_1\ and \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_0\)
	OR (not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:dith_count_1\)
	OR (not \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_1\));

\PWM2:PWMUDB:dith_count_0\\D\ <= ((not \PWM2:PWMUDB:dith_count_0\ and \PWM2:PWMUDB:tc_i\)
	OR (not \PWM2:PWMUDB:tc_i\ and \PWM2:PWMUDB:dith_count_0\));

\PWM2:PWMUDB:tc_i_reg\\D\ <= ((\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:tc_i\));

\PWM2:PWMUDB:pwm1_i\ <= ((\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:cmp1_less\));

\PWM2:PWMUDB:pwm2_i\ <= ((\PWM2:PWMUDB:runmode_enable\ and \PWM2:PWMUDB:cmp2_less\));

\PWM3:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM3:PWMUDB:tc_i\);

\PWM3:PWMUDB:dith_count_1\\D\ <= ((not \PWM3:PWMUDB:dith_count_1\ and \PWM3:PWMUDB:tc_i\ and \PWM3:PWMUDB:dith_count_0\)
	OR (not \PWM3:PWMUDB:dith_count_0\ and \PWM3:PWMUDB:dith_count_1\)
	OR (not \PWM3:PWMUDB:tc_i\ and \PWM3:PWMUDB:dith_count_1\));

\PWM3:PWMUDB:dith_count_0\\D\ <= ((not \PWM3:PWMUDB:dith_count_0\ and \PWM3:PWMUDB:tc_i\)
	OR (not \PWM3:PWMUDB:tc_i\ and \PWM3:PWMUDB:dith_count_0\));

\PWM3:PWMUDB:tc_i_reg\\D\ <= ((\PWM3:PWMUDB:runmode_enable\ and \PWM3:PWMUDB:tc_i\));

\PWM3:PWMUDB:pwm1_i\ <= ((\PWM3:PWMUDB:runmode_enable\ and \PWM3:PWMUDB:cmp1_less\));

\PWM3:PWMUDB:pwm2_i\ <= ((\PWM3:PWMUDB:runmode_enable\ and \PWM3:PWMUDB:cmp2_less\));

\UART:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\UART:Net_9\,
		dig_domain_out=>open);
\UART:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\UART:Net_9\,
		enable=>one,
		clock_out=>\UART:BUART:clock_op\);
\UART:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:tx_state_1\, \UART:BUART:tx_state_0\, \UART:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:tx_shift_out\,
		f0_bus_stat=>\UART:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\UART:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(zero, zero, \UART:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\UART:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\UART:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\UART:BUART:sc_out_7\, \UART:BUART:sc_out_6\, \UART:BUART:sc_out_5\, \UART:BUART:sc_out_4\,
			\UART:BUART:sc_out_3\, \UART:BUART:sc_out_2\, \UART:BUART:sc_out_1\, \UART:BUART:sc_out_0\));
\UART:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, zero, zero, \UART:BUART:tx_fifo_notfull\,
			\UART:BUART:tx_status_2\, \UART:BUART:tx_fifo_empty\, \UART:BUART:tx_status_0\),
		interrupt=>\UART:BUART:tx_interrupt_out\);
\UART:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clk=>\UART:BUART:clock_op\,
		cs_addr=>(\UART:BUART:rx_state_1\, \UART:BUART:rx_state_0\, \UART:BUART:rx_bitclk_enable\),
		route_si=>\UART:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\UART:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\UART:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\UART:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\UART:BUART:hd_shift_out\,
		f0_bus_stat=>\UART:BUART:rx_fifonotempty\,
		f0_blk_stat=>\UART:BUART:rx_fifofull\,
		f1_bus_stat=>\UART:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\UART:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\UART:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\UART:BUART:clock_op\,
		reset=>\UART:BUART:reset_reg\,
		load=>\UART:BUART:rx_counter_load\,
		enable=>one,
		count=>(\UART:BUART:rx_count_6\, \UART:BUART:rx_count_5\, \UART:BUART:rx_count_4\, \UART:BUART:rx_count_3\,
			\UART:BUART:rx_count_2\, \UART:BUART:rx_count_1\, \UART:BUART:rx_count_0\),
		tc=>\UART:BUART:rx_count7_tc\);
\UART:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\UART:BUART:reset_reg\,
		clock=>\UART:BUART:clock_op\,
		status=>(zero, \UART:BUART:rx_status_5\, \UART:BUART:rx_status_4\, \UART:BUART:rx_status_3\,
			\UART:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_9);
isr_rx:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_9);
Rx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_7,
		analog=>(open),
		io=>(tmpIO_0__Rx_net_0),
		siovref=>(tmpSIOVREF__Rx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_net_0);
Tx:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_2,
		fb=>(tmpFB_0__Tx_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_net_0),
		siovref=>(tmpSIOVREF__Tx_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_net_0);
M1_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2373509d-8bb8-4fd7-a033-2dbdaabb62cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M1_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M1_IN1_net_0),
		siovref=>(tmpSIOVREF__M1_IN1_net_0),
		annotation=>Net_14,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_IN1_net_0);
M1_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"449321fc-5fe0-41c7-a9e3-3d453ef5cc25",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M1_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M1_IN2_net_0),
		siovref=>(tmpSIOVREF__M1_IN2_net_0),
		annotation=>Net_15,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_IN2_net_0);
M2_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e797573f-56e8-4dc6-8e48-e5aae6d777c1",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M2_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M2_IN1_net_0),
		siovref=>(tmpSIOVREF__M2_IN1_net_0),
		annotation=>Net_17,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_IN1_net_0);
M2_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"6d13ee59-2f79-4be2-90b4-531cad79a07f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M2_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M2_IN2_net_0),
		siovref=>(tmpSIOVREF__M2_IN2_net_0),
		annotation=>Net_18,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_IN2_net_0);
M3_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc113e22-2bea-4b1c-985c-35242f77c51b",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M3_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M3_IN1_net_0),
		siovref=>(tmpSIOVREF__M3_IN1_net_0),
		annotation=>Net_19,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M3_IN1_net_0);
M3_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ba0b6036-9243-4968-80ff-26736efdfc90",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M3_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M3_IN2_net_0),
		siovref=>(tmpSIOVREF__M3_IN2_net_0),
		annotation=>Net_20,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M3_IN2_net_0);
M4_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e7b92986-2ff8-4947-9635-0c1c5c66f135",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M4_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M4_IN1_net_0),
		siovref=>(tmpSIOVREF__M4_IN1_net_0),
		annotation=>Net_23,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M4_IN1_net_0);
M4_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d8c654ce-36bc-4dbd-9076-c70955f25f47",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M4_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M4_IN2_net_0),
		siovref=>(tmpSIOVREF__M4_IN2_net_0),
		annotation=>Net_24,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M4_IN2_net_0);
M5_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b4613056-466e-46b9-853d-6aade7bd1304",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M5_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M5_IN1_net_0),
		siovref=>(tmpSIOVREF__M5_IN1_net_0),
		annotation=>Net_25,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M5_IN1_net_0);
M5_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"369624de-d234-4a20-a772-b0fb4d210e01",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M5_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M5_IN2_net_0),
		siovref=>(tmpSIOVREF__M5_IN2_net_0),
		annotation=>Net_26,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M5_IN2_net_0);
M6_IN1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ab804185-0568-49fb-8aac-deace0a915c3",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M6_IN1_net_0),
		analog=>(open),
		io=>(tmpIO_0__M6_IN1_net_0),
		siovref=>(tmpSIOVREF__M6_IN1_net_0),
		annotation=>Net_27,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M6_IN1_net_0);
M6_IN2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"790b4555-c0e5-4c9e-b605-3df25a9d837e",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M6_IN2_net_0),
		analog=>(open),
		io=>(tmpIO_0__M6_IN2_net_0),
		siovref=>(tmpSIOVREF__M6_IN2_net_0),
		annotation=>Net_28,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M6_IN2_net_0);
\PWM1:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2056,
		enable=>one,
		clock_out=>\PWM1:PWMUDB:ClockOutFromEnBlock\);
\PWM1:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM1:PWMUDB:control_7\, \PWM1:PWMUDB:control_6\, \PWM1:PWMUDB:control_5\, \PWM1:PWMUDB:control_4\,
			\PWM1:PWMUDB:control_3\, \PWM1:PWMUDB:control_2\, \PWM1:PWMUDB:control_1\, \PWM1:PWMUDB:control_0\));
\PWM1:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM1:PWMUDB:tc_i\, \PWM1:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM1:PWMUDB:cmp1_eq\,
		cl0=>\PWM1:PWMUDB:cmp1_less\,
		z0=>\PWM1:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM1:PWMUDB:cmp2_eq\,
		cl1=>\PWM1:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM1:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM1:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM1:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\);
M1_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8ac91f79-8e73-4af8-9ee0-40851f770a94",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_129,
		fb=>(tmpFB_0__M1_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M1_PWM_net_0),
		siovref=>(tmpSIOVREF__M1_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_PWM_net_0);
Clock_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e5eb06af-8535-4884-a5bc-3bf1fdae1830",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"66666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2056,
		dig_domain_out=>open);
M2_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83b860e6-a32a-444f-a3b8-5e381458e2a9",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_31,
		fb=>(tmpFB_0__M2_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M2_PWM_net_0),
		siovref=>(tmpSIOVREF__M2_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_PWM_net_0);
\PWM2:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_2209,
		enable=>one,
		clock_out=>\PWM2:PWMUDB:ClockOutFromEnBlock\);
\PWM2:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM2:PWMUDB:control_7\, \PWM2:PWMUDB:control_6\, \PWM2:PWMUDB:control_5\, \PWM2:PWMUDB:control_4\,
			\PWM2:PWMUDB:control_3\, \PWM2:PWMUDB:control_2\, \PWM2:PWMUDB:control_1\, \PWM2:PWMUDB:control_0\));
\PWM2:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM2:PWMUDB:tc_i\, \PWM2:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM2:PWMUDB:cmp1_eq\,
		cl0=>\PWM2:PWMUDB:cmp1_less\,
		z0=>\PWM2:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM2:PWMUDB:cmp2_eq\,
		cl1=>\PWM2:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM2:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM2:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM2:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\);
M3_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"93ad5383-691a-4b13-978f-862af005f1c8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_57,
		fb=>(tmpFB_0__M3_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M3_PWM_net_0),
		siovref=>(tmpSIOVREF__M3_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M3_PWM_net_0);
Clock_2:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"7934ff6f-8a2f-4d94-9f1e-9a022f83d6ba",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"66666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_2209,
		dig_domain_out=>open);
M4_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b6b64472-cd61-49d8-bb82-0143fed7e952",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_58,
		fb=>(tmpFB_0__M4_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M4_PWM_net_0),
		siovref=>(tmpSIOVREF__M4_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M4_PWM_net_0);
\PWM3:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_93,
		enable=>one,
		clock_out=>\PWM3:PWMUDB:ClockOutFromEnBlock\);
\PWM3:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM3:PWMUDB:control_7\, \PWM3:PWMUDB:control_6\, \PWM3:PWMUDB:control_5\, \PWM3:PWMUDB:control_4\,
			\PWM3:PWMUDB:control_3\, \PWM3:PWMUDB:control_2\, \PWM3:PWMUDB:control_1\, \PWM3:PWMUDB:control_0\));
\PWM3:PWMUDB:sP8:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM3:PWMUDB:tc_i\, \PWM3:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM3:PWMUDB:cmp1_eq\,
		cl0=>\PWM3:PWMUDB:cmp1_less\,
		z0=>\PWM3:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM3:PWMUDB:cmp2_eq\,
		cl1=>\PWM3:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM3:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM3:PWMUDB:fifo_full\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM3:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\);
M5_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"3a6231f2-2238-4b98-854f-e8bfe44b85cc",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_95,
		fb=>(tmpFB_0__M5_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M5_PWM_net_0),
		siovref=>(tmpSIOVREF__M5_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M5_PWM_net_0);
Clock_3:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"86c14f18-28df-4810-b8bc-3d31a16b0422",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"66666666666.6667",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_93,
		dig_domain_out=>open);
M6_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"b23588cb-9591-4910-8ff8-ea6a3085d284",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>Net_96,
		fb=>(tmpFB_0__M6_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__M6_PWM_net_0),
		siovref=>(tmpSIOVREF__M6_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M6_PWM_net_0);
M1_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M1_ADC_net_0),
		analog=>Net_606,
		io=>(tmpIO_0__M1_ADC_net_0),
		siovref=>(tmpSIOVREF__M1_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M1_ADC_net_0);
M4_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"bc805830-623a-48bc-8be4-64147a43570e",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M4_ADC_net_0),
		analog=>Net_325,
		io=>(tmpIO_0__M4_ADC_net_0),
		siovref=>(tmpSIOVREF__M4_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M4_ADC_net_0);
AMux:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>6,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"000000",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(Net_646, Net_645, Net_325, Net_324,
			Net_607, Net_606),
		hw_ctrl_en=>(others => zero),
		vout=>Net_34);
\ADC_DelSig_1:vRef_2\:cy_vref_v1_0
	GENERIC MAP(guid=>"15B3DB15-B7B3-4d62-A2DF-25EA392A7161",
		name=>"Vssa (GND)",
		autoenable=>'1',
		ignoresleep=>'0')
	PORT MAP(vout=>\ADC_DelSig_1:Net_244\);
\ADC_DelSig_1:cy_analog_virtualmux_6_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_690\,
		signal2=>\ADC_DelSig_1:Net_35\);
\ADC_DelSig_1:cy_analog_noconnect_1\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:cy_analog_virtualmux_4_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_677\,
		signal2=>\ADC_DelSig_1:Net_34\);
\ADC_DelSig_1:AMux\:cy_psoc3_amux_v1_0
	GENERIC MAP(cy_registers=>"",
		muxin_width=>2,
		hw_control=>'0',
		one_active=>'0',
		init_mux_sel=>"00",
		api_type=>0,
		connect_mode=>1)
	PORT MAP(muxin=>(\ADC_DelSig_1:Net_690\, \ADC_DelSig_1:Net_244\),
		hw_ctrl_en=>(others => zero),
		vout=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:DSM\:cy_psoc3_ds_mod_v4_0
	GENERIC MAP(cy_registers=>"",
		resolution=>16)
	PORT MAP(aclock=>\ADC_DelSig_1:Net_488\,
		vplus=>Net_34,
		vminus=>\ADC_DelSig_1:Net_520\,
		modbit=>zero,
		reset_udb=>zero,
		reset_dec=>\ADC_DelSig_1:mod_reset\,
		clk_udb=>zero,
		extclk_cp_udb=>\ADC_DelSig_1:Net_93\,
		ext_pin_1=>\ADC_DelSig_1:Net_573\,
		ext_pin_2=>\ADC_DelSig_1:Net_41\,
		ext_vssa=>\ADC_DelSig_1:Net_109\,
		qtz_ref=>\ADC_DelSig_1:Net_677\,
		dec_clock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		dout_udb=>(\ADC_DelSig_1:Net_245_7\, \ADC_DelSig_1:Net_245_6\, \ADC_DelSig_1:Net_245_5\, \ADC_DelSig_1:Net_245_4\,
			\ADC_DelSig_1:Net_245_3\, \ADC_DelSig_1:Net_245_2\, \ADC_DelSig_1:Net_245_1\, \ADC_DelSig_1:Net_245_0\));
\ADC_DelSig_1:cy_analog_noconnect_5\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:cy_analog_virtualmux_5_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_109\,
		signal2=>\ADC_DelSig_1:Net_352\);
\ADC_DelSig_1:Ext_CP_Clk\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e5eaf153-0ed6-4feb-9ebc-ab4e58c71d8e/b7604721-db56-4477-98c2-8fae77869066",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_93\,
		dig_domain_out=>open);
\ADC_DelSig_1:Bypass_P32\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e5eaf153-0ed6-4feb-9ebc-ab4e58c71d8e/93327f79-f616-44c2-ae10-d5db5cc52542",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(\ADC_DelSig_1:tmpFB_0__Bypass_P32_net_0\),
		analog=>\ADC_DelSig_1:Net_23\,
		io=>(\ADC_DelSig_1:tmpIO_0__Bypass_P32_net_0\),
		siovref=>(\ADC_DelSig_1:tmpSIOVREF__Bypass_P32_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>\ADC_DelSig_1:tmpINTERRUPT_0__Bypass_P32_net_0\);
\ADC_DelSig_1:cy_analog_noconnect_3\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_257\);
\ADC_DelSig_1:cy_analog_noconnect_2\:cy_analog_noconnect_v1_0
	PORT MAP(noconnect=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_3_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_41\,
		signal2=>\ADC_DelSig_1:Net_23\);
\ADC_DelSig_1:cy_analog_virtualmux_2_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_573\,
		signal2=>\ADC_DelSig_1:Net_249\);
\ADC_DelSig_1:cy_analog_virtualmux_1_connect\:cy_connect_v1_0
	GENERIC MAP(sig_width=>1,
		is_net_join=>'0')
	PORT MAP(signal1=>\ADC_DelSig_1:Net_520\,
		signal2=>\ADC_DelSig_1:Net_20\);
\ADC_DelSig_1:IRQ\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_2160);
\ADC_DelSig_1:theACLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"e5eaf153-0ed6-4feb-9ebc-ab4e58c71d8e/edd15f43-b66b-457b-be3a-5342345270c8",
		source_clock_id=>"61737EF6-3B74-48f9-8B91-F7473A442AE7",
		divisor=>0,
		period=>"386100386.100386",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\ADC_DelSig_1:Net_488\,
		dig_domain_out=>open);
\ADC_DelSig_1:DEC\:cy_psoc3_decimator_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(aclock=>\ADC_DelSig_1:aclock\,
		mod_dat=>(\ADC_DelSig_1:mod_dat_3\, \ADC_DelSig_1:mod_dat_2\, \ADC_DelSig_1:mod_dat_1\, \ADC_DelSig_1:mod_dat_0\),
		ext_start=>one,
		mod_reset=>\ADC_DelSig_1:mod_reset\,
		interrupt=>Net_2160);
M2_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"db3d7336-8641-4c53-b407-4a62312e91aa",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M2_ADC_net_0),
		analog=>Net_607,
		io=>(tmpIO_0__M2_ADC_net_0),
		siovref=>(tmpSIOVREF__M2_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M2_ADC_net_0);
M3_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"a3e14368-6ad8-4f4d-b10e-a299c95e6f17",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M3_ADC_net_0),
		analog=>Net_324,
		io=>(tmpIO_0__M3_ADC_net_0),
		siovref=>(tmpSIOVREF__M3_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M3_ADC_net_0);
M5_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"83ec00a4-74af-4cc0-af77-0e4235f7ceeb",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M5_ADC_net_0),
		analog=>Net_645,
		io=>(tmpIO_0__M5_ADC_net_0),
		siovref=>(tmpSIOVREF__M5_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M5_ADC_net_0);
M6_ADC:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"25a4e2e5-17ff-495b-b31f-9d4fae7c48b7",
		drive_mode=>"000",
		ibuf_enabled=>"0",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"NONCONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"A",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'1',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__M6_ADC_net_0),
		analog=>Net_646,
		io=>(tmpIO_0__M6_ADC_net_0),
		siovref=>(tmpSIOVREF__M6_ADC_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__M6_ADC_net_0);
InputPin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"20c25b02-c6a5-40fd-8858-fc5a8922b939",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"11",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>Net_717,
		analog=>(open),
		io=>(tmpIO_0__InputPin_net_0),
		siovref=>(tmpSIOVREF__InputPin_net_0),
		annotation=>Net_411,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>Net_413);
InputInterrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_413);
GND_1:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"Gnd_v1_0",
		port_names=>"T1",
		width=>1)
	PORT MAP(connect=>Net_411);
SW2:cy_annotation_universal_v1_0
	GENERIC MAP(comp_name=>"SwitchSPST_v1_0",
		port_names=>"T1, T2",
		width=>2)
	PORT MAP(connect=>(Net_411, Net_411));
LED:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"27ff620e-76e9-4b89-b778-c12aff9fb424",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"1",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(one),
		y=>(zero),
		fb=>(tmpFB_0__LED_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_net_0),
		siovref=>(tmpSIOVREF__LED_net_0),
		annotation=>Net_749,
		in_clock=>zero,
		in_clock_en=>one,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>one,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_net_0);
\UART:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:reset_reg\);
\UART:BUART:txn\:cy_dff
	PORT MAP(d=>\UART:BUART:txn\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:txn\);
\UART:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_1\);
\UART:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_0\);
\UART:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_state_2\);
Net_4:cy_dff
	PORT MAP(d=>Net_4D,
		clk=>\UART:BUART:clock_op\,
		q=>Net_4);
\UART:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_bitclk\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_bitclk\);
\UART:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_ctrl_mark_last\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_ctrl_mark_last\);
\UART:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_mark\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_mark\);
\UART:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:tx_parity_bit\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:tx_parity_bit\);
\UART:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_1\);
\UART:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_0\);
\UART:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_load_fifo\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_load_fifo\);
\UART:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_3\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_3\);
\UART:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_2\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_2\);
\UART:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_bitclk_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_bitclk_enable\);
\UART:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_state_stop1_reg\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_state_stop1_reg\);
\UART:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_1\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_1\);
\UART:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\UART:BUART:pollcount_0\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:pollcount_0\);
\UART:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_status\);
\UART:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_2\);
\UART:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_stop_bit_error\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_status_3\);
\UART:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_addr_match_status\);
\UART:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_markspace_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_markspace_pre\);
\UART:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_error_pre\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_error_pre\);
\UART:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_break_status\);
\UART:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_address_detected\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_address_detected\);
\UART:BUART:rx_last\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_last\\D\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_last\);
\UART:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\UART:BUART:rx_parity_bit\,
		clk=>\UART:BUART:clock_op\,
		q=>\UART:BUART:rx_parity_bit\);
\PWM1:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:min_kill_reg\);
\PWM1:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:prevCapture\);
\PWM1:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:trig_last\);
\PWM1:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:runmode_enable\);
\PWM1:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:sc_kill_tmp\);
\PWM1:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:ltch_kill_reg\);
\PWM1:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:dith_count_1\);
\PWM1:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM1:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:dith_count_0\);
\PWM1:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:pwm_i_reg\);
\PWM1:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:pwm1_i\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_129);
\PWM1:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:pwm2_i\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_31);
\PWM1:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM1:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM1:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM1:PWMUDB:tc_i_reg\);
\PWM2:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:min_kill_reg\);
\PWM2:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:prevCapture\);
\PWM2:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:trig_last\);
\PWM2:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:runmode_enable\);
\PWM2:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:sc_kill_tmp\);
\PWM2:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:ltch_kill_reg\);
\PWM2:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:dith_count_1\);
\PWM2:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM2:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:dith_count_0\);
\PWM2:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:pwm_i_reg\);
\PWM2:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:pwm1_i\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_57);
\PWM2:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:pwm2_i\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_58);
\PWM2:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM2:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM2:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM2:PWMUDB:tc_i_reg\);
\PWM3:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:min_kill_reg\);
\PWM3:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:prevCapture\);
\PWM3:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:trig_last\);
\PWM3:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM3:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:runmode_enable\);
\PWM3:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM3:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:sc_kill_tmp\);
\PWM3:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>one,
		s=>zero,
		r=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:ltch_kill_reg\);
\PWM3:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM3:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:dith_count_1\);
\PWM3:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM3:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:dith_count_0\);
\PWM3:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:pwm_i_reg\);
\PWM3:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>\PWM3:PWMUDB:pwm1_i\,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_95);
\PWM3:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>\PWM3:PWMUDB:pwm2_i\,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_96);
\PWM3:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM3:PWMUDB:tc_i_reg\\D\,
		clk=>\PWM3:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM3:PWMUDB:tc_i_reg\);

END R_T_L;
