<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>multi_radix_oct_kmerge</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>21718974</Best-caseLatency>
            <Average-caseLatency>21718974</Average-caseLatency>
            <Worst-caseLatency>21718974</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.217 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.217 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.217 sec</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>10000003</DataflowPipelineThroughput>
            <Interval-min>10000003</Interval-min>
            <Interval-max>10000003</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>3040</BRAM_18K>
            <DSP>128</DSP>
            <FF>101575</FF>
            <LUT>138521</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>input_0_address0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_d1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_we1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_d1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_we1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_d1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_we1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_d1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_we1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_d1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_we1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_d1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_we1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_d1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_we1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_d1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_we1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_d1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_we1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_d1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_we1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_d1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_we1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_d1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_we1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_d1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_we1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_d1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_we1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_d1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_we1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_d1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_we1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we0</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_address1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_ce1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_d1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_q1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_16_we1</name>
            <Object>input_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we0</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_address1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_ce1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_d1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_q1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_17_we1</name>
            <Object>input_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we0</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_address1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_ce1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_d1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_q1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_18_we1</name>
            <Object>input_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we0</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_address1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_ce1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_d1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_q1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_19_we1</name>
            <Object>input_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we0</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_address1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_ce1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_d1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_q1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_20_we1</name>
            <Object>input_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we0</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_address1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_ce1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_d1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_q1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_21_we1</name>
            <Object>input_21</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we0</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_address1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_ce1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_d1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_q1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_22_we1</name>
            <Object>input_22</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we0</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_address1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_ce1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_d1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_q1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_23_we1</name>
            <Object>input_23</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we0</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_address1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_ce1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_d1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_q1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_24_we1</name>
            <Object>input_24</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we0</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_address1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_ce1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_d1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_q1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_25_we1</name>
            <Object>input_25</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we0</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_address1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_ce1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_d1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_q1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_26_we1</name>
            <Object>input_26</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we0</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_address1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_ce1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_d1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_q1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_27_we1</name>
            <Object>input_27</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we0</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_address1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_ce1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_d1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_q1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_28_we1</name>
            <Object>input_28</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we0</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_address1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_ce1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_d1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_q1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_29_we1</name>
            <Object>input_29</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we0</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_address1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_ce1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_d1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_q1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_30_we1</name>
            <Object>input_30</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we0</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_address1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_ce1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_d1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_q1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_31_we1</name>
            <Object>input_31</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_address0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_ce0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_d0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_q0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_we0</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_address1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_ce1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_d1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_q1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_32_we1</name>
            <Object>input_32</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_address0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_ce0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_d0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_q0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_we0</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_address1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_ce1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_d1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_q1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_33_we1</name>
            <Object>input_33</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_address0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_ce0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_d0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_q0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_we0</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_address1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_ce1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_d1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_q1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_34_we1</name>
            <Object>input_34</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_address0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_ce0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_d0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_q0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_we0</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_address1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_ce1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_d1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_q1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_35_we1</name>
            <Object>input_35</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_address0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_ce0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_d0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_q0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_we0</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_address1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_ce1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_d1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_q1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_36_we1</name>
            <Object>input_36</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_address0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_ce0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_d0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_q0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_we0</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_address1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_ce1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_d1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_q1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_37_we1</name>
            <Object>input_37</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_address0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_ce0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_d0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_q0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_we0</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_address1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_ce1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_d1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_q1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_38_we1</name>
            <Object>input_38</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_address0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_ce0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_d0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_q0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_we0</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_address1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_ce1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_d1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_q1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_39_we1</name>
            <Object>input_39</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_address0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_ce0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_d0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_q0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_we0</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_address1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_ce1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_d1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_q1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_40_we1</name>
            <Object>input_40</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_address0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_ce0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_d0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_q0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_we0</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_address1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_ce1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_d1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_q1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_41_we1</name>
            <Object>input_41</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_address0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_ce0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_d0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_q0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_we0</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_address1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_ce1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_d1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_q1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_42_we1</name>
            <Object>input_42</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_address0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_ce0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_d0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_q0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_we0</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_address1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_ce1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_d1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_q1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_43_we1</name>
            <Object>input_43</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_address0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_ce0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_d0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_q0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_we0</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_address1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_ce1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_d1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_q1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_44_we1</name>
            <Object>input_44</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_address0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_ce0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_d0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_q0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_we0</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_address1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_ce1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_d1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_q1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_45_we1</name>
            <Object>input_45</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_address0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_ce0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_d0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_q0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_we0</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_address1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_ce1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_d1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_q1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_46_we1</name>
            <Object>input_46</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_address0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_ce0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_d0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_q0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_we0</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_address1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_ce1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_d1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_q1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_47_we1</name>
            <Object>input_47</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_address0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_ce0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_d0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_q0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_we0</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_address1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_ce1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_d1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_q1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_48_we1</name>
            <Object>input_48</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_address0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_ce0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_d0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_q0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_we0</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_address1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_ce1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_d1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_q1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_49_we1</name>
            <Object>input_49</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_address0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_ce0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_d0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_q0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_we0</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_address1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_ce1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_d1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_q1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_50_we1</name>
            <Object>input_50</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_address0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_ce0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_d0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_q0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_we0</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_address1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_ce1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_d1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_q1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_51_we1</name>
            <Object>input_51</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_address0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_ce0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_d0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_q0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_we0</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_address1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_ce1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_d1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_q1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_52_we1</name>
            <Object>input_52</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_address0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_ce0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_d0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_q0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_we0</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_address1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_ce1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_d1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_q1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_53_we1</name>
            <Object>input_53</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_address0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_ce0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_d0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_q0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_we0</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_address1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_ce1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_d1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_q1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_54_we1</name>
            <Object>input_54</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_address0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_ce0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_d0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_q0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_we0</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_address1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_ce1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_d1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_q1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_55_we1</name>
            <Object>input_55</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_address0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_ce0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_d0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_q0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_we0</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_address1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_ce1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_d1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_q1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_56_we1</name>
            <Object>input_56</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_address0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_ce0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_d0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_q0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_we0</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_address1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_ce1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_d1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_q1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_57_we1</name>
            <Object>input_57</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_address0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_ce0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_d0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_q0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_we0</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_address1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_ce1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_d1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_q1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_58_we1</name>
            <Object>input_58</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_address0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_ce0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_d0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_q0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_we0</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_address1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_ce1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_d1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_q1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_59_we1</name>
            <Object>input_59</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_address0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_ce0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_d0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_q0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_we0</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_address1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_ce1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_d1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_q1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_60_we1</name>
            <Object>input_60</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_address0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_ce0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_d0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_q0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_we0</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_address1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_ce1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_d1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_q1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_61_we1</name>
            <Object>input_61</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_address0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_ce0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_d0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_q0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_we0</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_address1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_ce1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_d1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_q1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_62_we1</name>
            <Object>input_62</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_address0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_ce0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_d0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_q0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_we0</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_address1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>18</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_ce1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_d1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_q1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_63_we1</name>
            <Object>input_63</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_q1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>multi_radix_oct_kmerge</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>multi_radix_oct_kmerge</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>radix_sort_oct_batch_1_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_1_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>654</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_1_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_272_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_1_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_1_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_1_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_1_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_128_fu_389_p2 bucket_num_64_fu_462_p2 mul_mul_19s_18ns_19_4_1_U102 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U103</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_2_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_2_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>662</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_2_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_2_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_236_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_2_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_2_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_2_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_2_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_2_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_2_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_2_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_2_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_104_fu_389_p2 bucket_num_52_fu_462_p2 mul_mul_19s_18ns_19_4_1_U208 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U209</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_3_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_3_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>670</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_3_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_3_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_203_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_3_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_3_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_3_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_3_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_3_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_3_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_3_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_3_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_82_fu_389_p2 bucket_num_41_fu_462_p2 mul_mul_19s_18ns_19_4_1_U313 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U314</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_4_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_4_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>678</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_4_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_4_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_170_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_4_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_4_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_4_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_4_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_4_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_4_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_4_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_4_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_60_fu_389_p2 bucket_num_30_fu_462_p2 mul_mul_19s_18ns_19_4_1_U418 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U419</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_5_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>686</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_5_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_5_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_137_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_5_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_5_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_5_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_5_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_5_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_5_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_5_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_5_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_38_fu_389_p2 bucket_num_19_fu_462_p2 mul_mul_19s_18ns_19_4_1_U523 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U524</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_6_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_6_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>694</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_6_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_6_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_104_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_6_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_6_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_6_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_6_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_6_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_6_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_6_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_6_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_16_fu_389_p2 bucket_num_8_fu_462_p2 mul_mul_19s_18ns_19_4_1_U628 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U629</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_7_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_7_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>702</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_7_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_7_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_89_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_7_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_7_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_7_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_7_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_7_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_7_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_7_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_7_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_6_fu_389_p2 bucket_num_3_fu_462_p2 mul_mul_19s_18ns_19_4_1_U733 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U734</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_8_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_8_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>710</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_8_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_8_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_86_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_8_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_8_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_8_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_8_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_8_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_8_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_8_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_8_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_4_fu_389_p2 bucket_num_2_fu_462_p2 mul_mul_19s_18ns_19_4_1_U838 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U839</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_9_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_9_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>718</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_9_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_9_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_83_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_9_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_9_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_9_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_9_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_9_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_9_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_9_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_9_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_2_fu_389_p2 bucket_num_1_fu_462_p2 mul_mul_19s_18ns_19_4_1_U943 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U944</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_10_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_10_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>726</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_10_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_10_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_266_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_10_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_10_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_10_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_10_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_10_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_10_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_10_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_10_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_124_fu_389_p2 bucket_num_62_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1048 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1049</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_11_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_11_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>734</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_11_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_11_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_263_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_11_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_11_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_11_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_11_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_11_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_11_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_11_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_11_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_122_fu_389_p2 bucket_num_61_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1153 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1154</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_12_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_12_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>742</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_12_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_12_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_260_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_12_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_12_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_12_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_12_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_12_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_12_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_12_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_12_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_120_fu_389_p2 bucket_num_60_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1258 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1259</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_13_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_13_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>750</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_13_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_13_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_257_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_13_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_13_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_13_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_13_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_13_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_13_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_13_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_13_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_118_fu_389_p2 bucket_num_59_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1363 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1364</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_14_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_14_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>758</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_14_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_14_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_254_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_14_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_14_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_14_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_14_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_14_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_14_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_14_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_14_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_116_fu_389_p2 bucket_num_58_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1468 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1469</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_15_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_15_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>766</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_15_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_15_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_251_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_15_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_15_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_15_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_15_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_15_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_15_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_15_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_15_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_114_fu_389_p2 bucket_num_57_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1573 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1574</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_16_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_16_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>774</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_16_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_16_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_248_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_16_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_16_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_16_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_16_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_16_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_16_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_16_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_16_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_112_fu_389_p2 bucket_num_56_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1678 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1679</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_17_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_17_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>782</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_17_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_17_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_245_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_17_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_17_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_17_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_17_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_17_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_17_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_17_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_17_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_110_fu_389_p2 bucket_num_55_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1783 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1784</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_18_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_18_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>790</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_18_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_18_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_242_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_18_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_18_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_18_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_18_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_18_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_18_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_18_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_18_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_108_fu_389_p2 bucket_num_54_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1888 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1889</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_19_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_19_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>798</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_19_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_19_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_239_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_19_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_19_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_19_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_19_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_19_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_19_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_19_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_19_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_106_fu_389_p2 bucket_num_53_fu_462_p2 mul_mul_19s_18ns_19_4_1_U1993 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U1994</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_20_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_20_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>806</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_20_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_20_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_233_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_20_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_20_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_20_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_20_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_20_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_20_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_20_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_20_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_102_fu_389_p2 bucket_num_51_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2098 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2099</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_21_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_21_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>814</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_21_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_21_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_230_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_21_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_21_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_21_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_21_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_21_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_21_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_21_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_21_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_100_fu_389_p2 bucket_num_50_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2203 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2204</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_22_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_22_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>822</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_22_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_22_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_227_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_22_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_22_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_22_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_22_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_22_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_22_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_22_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_22_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_98_fu_389_p2 bucket_num_49_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2308 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2309</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_23_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_23_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>830</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_23_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_23_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_224_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_23_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_23_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_23_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_23_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_23_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_23_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_23_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_23_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_96_fu_389_p2 bucket_num_48_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2413 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2414</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_24_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_24_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>838</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_24_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_24_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_221_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_24_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_24_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_24_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_24_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_24_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_24_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_24_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_24_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_94_fu_389_p2 bucket_num_47_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2518 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2519</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_25_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_25_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>846</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_25_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_25_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_218_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_25_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_25_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_25_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_25_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_25_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_25_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_25_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_25_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_92_fu_389_p2 bucket_num_46_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2623 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2624</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_26_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_26_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>854</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_26_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_26_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_215_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_26_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_26_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_26_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_26_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_26_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_26_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_26_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_26_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_90_fu_389_p2 bucket_num_45_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2728 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2729</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_27_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_27_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>862</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_27_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_27_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_212_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_27_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_27_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_27_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_27_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_27_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_27_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_27_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_27_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_88_fu_389_p2 bucket_num_44_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2833 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2834</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_28_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_28_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>870</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_28_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_28_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_209_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_28_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_28_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_28_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_28_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_28_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_28_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_28_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_28_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_86_fu_389_p2 bucket_num_43_fu_462_p2 mul_mul_19s_18ns_19_4_1_U2938 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U2939</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_29_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_29_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>878</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_29_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_29_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_206_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_29_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_29_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_29_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_29_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_29_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_29_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_29_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_29_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_84_fu_389_p2 bucket_num_42_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3043 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3044</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_30_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_30_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>886</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_30_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_30_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_200_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_30_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_30_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_30_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_30_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_30_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_30_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_30_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_30_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_80_fu_389_p2 bucket_num_40_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3148 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3149</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_31_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_31_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>894</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_31_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_31_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_197_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_31_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_31_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_31_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_31_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_31_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_31_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_31_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_31_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_78_fu_389_p2 bucket_num_39_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3253 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3254</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_32_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_32_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>902</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_32_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_32_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_194_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_32_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_32_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_32_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_32_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_32_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_32_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_32_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_32_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_76_fu_389_p2 bucket_num_38_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3358 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3359</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_33_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_33_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>910</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_33_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_33_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_191_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_33_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_33_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_33_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_33_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_33_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_33_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_33_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_33_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_74_fu_389_p2 bucket_num_37_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3463 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3464</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_34_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_34_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>918</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_34_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_34_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_188_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_34_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_34_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_34_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_34_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_34_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_34_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_34_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_34_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_72_fu_389_p2 bucket_num_36_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3568 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3569</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_35_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_35_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>926</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_35_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_35_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_185_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_35_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_35_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_35_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_35_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_35_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_35_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_35_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_35_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_70_fu_389_p2 bucket_num_35_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3673 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3674</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_36_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_36_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>934</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_36_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_36_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_182_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_36_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_36_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_36_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_36_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_36_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_36_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_36_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_36_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_68_fu_389_p2 bucket_num_34_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3778 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3779</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_37_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_37_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>942</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_37_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_37_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_179_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_37_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_37_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_37_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_37_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_37_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_37_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_37_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_37_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_66_fu_389_p2 bucket_num_33_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3883 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3884</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_38_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_38_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>950</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_38_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_38_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_176_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_38_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_38_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_38_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_38_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_38_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_38_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_38_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_38_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_64_fu_389_p2 bucket_num_32_fu_462_p2 mul_mul_19s_18ns_19_4_1_U3988 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U3989</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_39_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_39_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>958</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_39_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_39_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_173_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_39_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_39_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_39_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_39_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_39_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_39_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_39_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_39_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_62_fu_389_p2 bucket_num_31_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4093 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4094</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_40_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_40_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>966</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_40_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_40_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_167_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_40_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_40_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_40_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_40_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_40_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_40_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_40_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_40_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_58_fu_389_p2 bucket_num_29_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4198 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4199</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_41_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_41_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>974</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_41_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_41_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_164_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_41_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_41_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_41_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_41_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_41_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_41_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_41_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_41_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_56_fu_389_p2 bucket_num_28_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4303 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4304</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_42_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_42_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>982</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_42_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_42_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_161_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_42_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_42_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_42_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_42_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_42_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_42_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_42_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_42_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_54_fu_389_p2 bucket_num_27_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4408 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4409</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_43_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_43_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>990</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_43_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_43_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_158_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_43_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_43_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_43_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_43_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_43_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_43_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_43_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_43_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_52_fu_389_p2 bucket_num_26_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4513 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4514</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_44_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_44_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>998</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_44_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_44_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_155_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_44_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_44_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_44_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_44_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_44_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_44_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_44_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_44_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_50_fu_389_p2 bucket_num_25_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4618 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4619</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_45_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_45_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1006</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_45_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_45_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_152_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_45_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_45_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_45_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_45_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_45_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_45_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_45_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_45_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_48_fu_389_p2 bucket_num_24_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4723 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4724</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_46_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_46_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1014</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_46_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_46_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_149_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_46_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_46_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_46_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_46_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_46_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_46_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_46_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_46_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_46_fu_389_p2 bucket_num_23_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4828 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4829</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_47_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_47_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1022</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_47_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_47_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_146_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_47_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_47_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_47_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_47_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_47_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_47_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_47_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_47_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_44_fu_389_p2 bucket_num_22_fu_462_p2 mul_mul_19s_18ns_19_4_1_U4933 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U4934</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_48_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_48_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1030</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_48_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_48_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_143_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_48_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_48_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_48_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_48_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_48_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_48_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_48_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_48_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_42_fu_389_p2 bucket_num_21_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5038 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5039</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_49_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_49_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1038</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_49_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_49_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_140_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_49_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_49_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_49_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_49_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_49_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_49_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_49_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_49_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_40_fu_389_p2 bucket_num_20_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5143 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5144</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_50_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_50_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1046</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_50_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_50_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_134_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_50_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_50_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_50_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_50_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_50_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_50_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_50_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_50_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_36_fu_389_p2 bucket_num_18_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5248 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5249</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_51_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_51_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1054</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_51_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_51_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_131_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_51_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_51_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_51_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_51_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_51_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_51_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_51_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_51_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_34_fu_389_p2 bucket_num_17_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5353 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5354</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_52_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_52_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1062</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_52_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_52_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_128_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_52_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_52_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_52_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_52_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_52_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_52_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_52_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_52_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_32_fu_389_p2 bucket_num_16_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5458 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5459</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_53_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_53_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1070</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_53_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_53_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_125_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_53_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_53_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_53_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_53_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_53_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_53_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_53_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_53_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_30_fu_389_p2 bucket_num_15_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5563 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5564</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_54_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_54_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1078</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_54_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_54_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_122_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_54_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_54_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_54_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_54_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_54_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_54_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_54_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_54_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_28_fu_389_p2 bucket_num_14_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5668 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5669</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_55_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_55_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1086</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_55_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_55_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_119_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_55_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_55_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_55_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_55_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_55_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_55_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_55_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_55_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_26_fu_389_p2 bucket_num_13_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5773 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5774</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_56_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_56_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1094</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_56_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_56_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_116_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_56_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_56_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_56_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_56_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_56_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_56_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_56_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_56_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_24_fu_389_p2 bucket_num_12_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5878 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5879</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_57_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_57_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1102</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_57_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_57_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_113_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_57_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_57_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_57_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_57_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_57_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_57_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_57_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_57_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_22_fu_389_p2 bucket_num_11_fu_462_p2 mul_mul_19s_18ns_19_4_1_U5983 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U5984</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_58_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_58_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1110</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_58_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_58_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_110_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_58_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_58_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_58_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_58_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_58_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_58_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_58_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_58_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_20_fu_389_p2 bucket_num_10_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6088 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6089</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_59_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_59_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1118</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_59_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_59_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_107_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_59_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_59_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_59_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_59_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_59_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_59_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_59_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_59_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_18_fu_389_p2 bucket_num_9_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6193 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6194</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_60_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_60_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1126</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_60_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_60_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_101_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_60_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_60_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_60_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_60_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_60_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_60_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_60_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_60_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_14_fu_389_p2 bucket_num_7_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6298 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6299</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_61_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_61_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1134</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_61_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_61_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_98_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_61_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_61_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_61_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_61_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_61_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_61_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_61_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_61_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_12_fu_389_p2 bucket_num_6_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6403 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6404</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_62_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_62_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1142</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_62_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_62_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_95_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_62_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_62_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_62_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_62_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_62_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_62_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_62_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_62_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_10_fu_389_p2 bucket_num_5_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6508 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6509</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_63_1_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_63_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1150</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_63_1_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_63_1_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_92_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_63_1_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_63_1_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_63_1_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_63_1_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_63_1_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_63_1_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_63_1_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_63_1_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_8_fu_389_p2 bucket_num_4_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6613 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6614</BindInstances>
                </Instance>
                <Instance>
                    <InstName>radix_sort_oct_batch_1_2_U0</InstName>
                    <ModuleName>radix_sort_oct_batch_1_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1158</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_2_Pipeline_1_fu_220</InstName>
                            <ModuleName>radix_sort_oct_batch_1_2_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>220</ID>
                            <BindInstances>empty_269_fu_158_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_2_Pipeline_initialization_fu_232</InstName>
                            <ModuleName>radix_sort_oct_batch_1_2_Pipeline_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>232</ID>
                            <BindInstances>add_ln20_fu_229_p2 add_ln21_fu_280_p2 bucket_sizes_fu_317_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_2_Pipeline_bucket_pointer_initialization_fu_255</InstName>
                            <ModuleName>radix_sort_oct_batch_1_2_Pipeline_bucket_pointer_initialization</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>255</ID>
                            <BindInstances>add_ln33_fu_490_p2 next_bucket_pointer_fu_546_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_2_Pipeline_output_bucket_fu_291</InstName>
                            <ModuleName>radix_sort_oct_batch_1_2_Pipeline_output_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>291</ID>
                            <BindInstances>add_ln53_fu_75_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_radix_sort_oct_batch_1_2_Pipeline_input_bucket_fu_298</InstName>
                            <ModuleName>radix_sort_oct_batch_1_2_Pipeline_input_bucket</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>298</ID>
                            <BindInstances>add_ln40_fu_403_p2 add_ln41_fu_413_p2 add_ln43_fu_516_p2 bucket_pointer_fu_536_p2 bucket_sizes_fu_654_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>bucket_U i_126_fu_389_p2 bucket_num_63_fu_462_p2 mul_mul_19s_18ns_19_4_1_U6718 mul_i_fu_564_p2 mul_mul_19s_18ns_19_4_1_U6719</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_64_U0</InstName>
                    <ModuleName>merge_sort_batch0_64</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1166</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_252_fu_178_p2 k_250_fu_194_p2 k_249_fu_231_p2 j_251_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_65_U0</InstName>
                    <ModuleName>merge_sort_batch0_65</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1176</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_249_fu_178_p2 k_247_fu_194_p2 k_246_fu_231_p2 j_248_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_66_U0</InstName>
                    <ModuleName>merge_sort_batch0_66</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1186</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_246_fu_178_p2 k_244_fu_194_p2 k_243_fu_231_p2 j_245_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_67_U0</InstName>
                    <ModuleName>merge_sort_batch0_67</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1196</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_243_fu_178_p2 k_241_fu_194_p2 k_240_fu_231_p2 j_242_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_68_U0</InstName>
                    <ModuleName>merge_sort_batch0_68</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1206</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_240_fu_178_p2 k_238_fu_194_p2 k_237_fu_231_p2 j_239_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_69_U0</InstName>
                    <ModuleName>merge_sort_batch0_69</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1216</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_237_fu_178_p2 k_235_fu_194_p2 k_234_fu_231_p2 j_236_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_70_U0</InstName>
                    <ModuleName>merge_sort_batch0_70</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1226</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_234_fu_178_p2 k_232_fu_194_p2 k_231_fu_231_p2 j_233_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_71_U0</InstName>
                    <ModuleName>merge_sort_batch0_71</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1236</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_231_fu_178_p2 k_229_fu_194_p2 k_228_fu_231_p2 j_230_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_72_U0</InstName>
                    <ModuleName>merge_sort_batch0_72</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1246</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_228_fu_178_p2 k_226_fu_194_p2 k_225_fu_231_p2 j_227_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_73_U0</InstName>
                    <ModuleName>merge_sort_batch0_73</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1256</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_225_fu_178_p2 k_223_fu_194_p2 k_222_fu_231_p2 j_224_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_74_U0</InstName>
                    <ModuleName>merge_sort_batch0_74</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1266</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_222_fu_178_p2 k_220_fu_194_p2 k_219_fu_231_p2 j_221_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_75_U0</InstName>
                    <ModuleName>merge_sort_batch0_75</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1276</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_219_fu_178_p2 k_217_fu_194_p2 k_216_fu_231_p2 j_218_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_76_U0</InstName>
                    <ModuleName>merge_sort_batch0_76</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1286</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_216_fu_178_p2 k_214_fu_194_p2 k_213_fu_231_p2 j_215_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_77_U0</InstName>
                    <ModuleName>merge_sort_batch0_77</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1296</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_213_fu_178_p2 k_211_fu_194_p2 k_210_fu_231_p2 j_212_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_78_U0</InstName>
                    <ModuleName>merge_sort_batch0_78</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1306</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_210_fu_178_p2 k_208_fu_194_p2 k_207_fu_231_p2 j_209_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_79_U0</InstName>
                    <ModuleName>merge_sort_batch0_79</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1316</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_207_fu_178_p2 k_205_fu_194_p2 k_204_fu_231_p2 j_206_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_80_U0</InstName>
                    <ModuleName>merge_sort_batch0_80</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1326</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_204_fu_178_p2 k_202_fu_194_p2 k_201_fu_231_p2 j_203_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_81_U0</InstName>
                    <ModuleName>merge_sort_batch0_81</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1336</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_201_fu_178_p2 k_199_fu_194_p2 k_198_fu_231_p2 j_200_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_82_U0</InstName>
                    <ModuleName>merge_sort_batch0_82</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1346</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_198_fu_178_p2 k_196_fu_194_p2 k_195_fu_231_p2 j_197_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_83_U0</InstName>
                    <ModuleName>merge_sort_batch0_83</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1356</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_195_fu_178_p2 k_193_fu_194_p2 k_192_fu_231_p2 j_194_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_84_U0</InstName>
                    <ModuleName>merge_sort_batch0_84</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1366</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_192_fu_178_p2 k_190_fu_194_p2 k_189_fu_231_p2 j_191_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_85_U0</InstName>
                    <ModuleName>merge_sort_batch0_85</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1376</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_189_fu_178_p2 k_187_fu_194_p2 k_186_fu_231_p2 j_188_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_86_U0</InstName>
                    <ModuleName>merge_sort_batch0_86</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1386</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_186_fu_178_p2 k_184_fu_194_p2 k_183_fu_231_p2 j_185_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_87_U0</InstName>
                    <ModuleName>merge_sort_batch0_87</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1396</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_183_fu_178_p2 k_181_fu_194_p2 k_180_fu_231_p2 j_182_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_88_U0</InstName>
                    <ModuleName>merge_sort_batch0_88</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1406</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_180_fu_178_p2 k_178_fu_194_p2 k_177_fu_231_p2 j_179_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_89_U0</InstName>
                    <ModuleName>merge_sort_batch0_89</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1416</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_177_fu_178_p2 k_175_fu_194_p2 k_174_fu_231_p2 j_176_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_90_U0</InstName>
                    <ModuleName>merge_sort_batch0_90</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1426</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_174_fu_178_p2 k_172_fu_194_p2 k_171_fu_231_p2 j_173_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_91_U0</InstName>
                    <ModuleName>merge_sort_batch0_91</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1436</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_171_fu_178_p2 k_169_fu_194_p2 k_168_fu_231_p2 j_170_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_92_U0</InstName>
                    <ModuleName>merge_sort_batch0_92</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1446</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_168_fu_178_p2 k_166_fu_194_p2 k_165_fu_231_p2 j_167_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_93_U0</InstName>
                    <ModuleName>merge_sort_batch0_93</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1456</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_165_fu_178_p2 k_163_fu_194_p2 k_162_fu_231_p2 j_164_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_94_U0</InstName>
                    <ModuleName>merge_sort_batch0_94</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1466</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_162_fu_178_p2 k_160_fu_194_p2 k_159_fu_231_p2 j_161_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch0_U0</InstName>
                    <ModuleName>merge_sort_batch0</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1476</ID>
                    <BindInstances>add_ln99_fu_132_p2 j_255_fu_178_p2 k_253_fu_194_p2 k_252_fu_231_p2 j_254_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_95_U0</InstName>
                    <ModuleName>merge_sort_batch1_95</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1486</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_126_fu_178_p2 k_124_fu_194_p2 k_123_fu_231_p2 j_125_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_96_U0</InstName>
                    <ModuleName>merge_sort_batch1_96</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1496</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_123_fu_178_p2 k_121_fu_194_p2 k_120_fu_231_p2 j_122_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_97_U0</InstName>
                    <ModuleName>merge_sort_batch1_97</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1506</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_120_fu_178_p2 k_118_fu_194_p2 k_117_fu_231_p2 j_119_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_98_U0</InstName>
                    <ModuleName>merge_sort_batch1_98</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1516</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_117_fu_178_p2 k_115_fu_194_p2 k_114_fu_231_p2 j_116_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_99_U0</InstName>
                    <ModuleName>merge_sort_batch1_99</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1526</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_114_fu_178_p2 k_112_fu_194_p2 k_111_fu_231_p2 j_113_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_100_U0</InstName>
                    <ModuleName>merge_sort_batch1_100</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1536</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_156_fu_178_p2 k_154_fu_194_p2 k_153_fu_231_p2 j_155_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_101_U0</InstName>
                    <ModuleName>merge_sort_batch1_101</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1546</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_153_fu_178_p2 k_151_fu_194_p2 k_150_fu_231_p2 j_152_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_102_U0</InstName>
                    <ModuleName>merge_sort_batch1_102</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1556</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_150_fu_178_p2 k_148_fu_194_p2 k_147_fu_231_p2 j_149_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_103_U0</InstName>
                    <ModuleName>merge_sort_batch1_103</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1566</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_147_fu_178_p2 k_145_fu_194_p2 k_144_fu_231_p2 j_146_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_104_U0</InstName>
                    <ModuleName>merge_sort_batch1_104</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1576</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_144_fu_178_p2 k_142_fu_194_p2 k_141_fu_231_p2 j_143_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_105_U0</InstName>
                    <ModuleName>merge_sort_batch1_105</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1586</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_141_fu_178_p2 k_139_fu_194_p2 k_138_fu_231_p2 j_140_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_106_U0</InstName>
                    <ModuleName>merge_sort_batch1_106</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1596</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_138_fu_178_p2 k_136_fu_194_p2 k_135_fu_231_p2 j_137_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_107_U0</InstName>
                    <ModuleName>merge_sort_batch1_107</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1606</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_135_fu_178_p2 k_133_fu_194_p2 k_132_fu_231_p2 j_134_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_108_U0</InstName>
                    <ModuleName>merge_sort_batch1_108</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1616</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_132_fu_178_p2 k_130_fu_194_p2 k_129_fu_231_p2 j_131_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_109_U0</InstName>
                    <ModuleName>merge_sort_batch1_109</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1626</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_129_fu_178_p2 k_127_fu_194_p2 k_126_fu_231_p2 j_128_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch1_U0</InstName>
                    <ModuleName>merge_sort_batch1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1636</ID>
                    <BindInstances>add_ln127_fu_132_p2 j_159_fu_178_p2 k_157_fu_194_p2 k_156_fu_231_p2 j_158_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_110_U0</InstName>
                    <ModuleName>merge_sort_batch2_110</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1646</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_108_fu_178_p2 k_106_fu_194_p2 k_105_fu_231_p2 j_107_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_111_U0</InstName>
                    <ModuleName>merge_sort_batch2_111</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1656</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_105_fu_178_p2 k_103_fu_194_p2 k_102_fu_231_p2 j_104_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_112_U0</InstName>
                    <ModuleName>merge_sort_batch2_112</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1666</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_102_fu_178_p2 k_100_fu_194_p2 k_99_fu_231_p2 j_101_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_113_U0</InstName>
                    <ModuleName>merge_sort_batch2_113</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1676</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_99_fu_178_p2 k_97_fu_194_p2 k_96_fu_231_p2 j_98_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_114_U0</InstName>
                    <ModuleName>merge_sort_batch2_114</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1686</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_96_fu_178_p2 k_94_fu_194_p2 k_93_fu_231_p2 j_95_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_115_U0</InstName>
                    <ModuleName>merge_sort_batch2_115</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1696</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_93_fu_178_p2 k_91_fu_194_p2 k_90_fu_231_p2 j_92_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_116_U0</InstName>
                    <ModuleName>merge_sort_batch2_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1706</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_90_fu_178_p2 k_88_fu_194_p2 k_87_fu_231_p2 j_89_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch2_U0</InstName>
                    <ModuleName>merge_sort_batch2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1716</ID>
                    <BindInstances>add_ln155_fu_132_p2 j_111_fu_178_p2 k_109_fu_194_p2 k_108_fu_231_p2 j_110_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_117_U0</InstName>
                    <ModuleName>merge_sort_batch3_117</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1726</ID>
                    <BindInstances>add_ln183_fu_132_p2 j_84_fu_178_p2 k_82_fu_194_p2 k_81_fu_231_p2 j_83_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_118_U0</InstName>
                    <ModuleName>merge_sort_batch3_118</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1736</ID>
                    <BindInstances>add_ln183_fu_132_p2 j_81_fu_178_p2 k_79_fu_194_p2 k_78_fu_231_p2 j_80_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_119_U0</InstName>
                    <ModuleName>merge_sort_batch3_119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1746</ID>
                    <BindInstances>add_ln183_fu_132_p2 j_78_fu_178_p2 k_76_fu_194_p2 k_75_fu_231_p2 j_77_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch3_U0</InstName>
                    <ModuleName>merge_sort_batch3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1756</ID>
                    <BindInstances>add_ln183_fu_132_p2 j_87_fu_178_p2 k_85_fu_194_p2 k_84_fu_231_p2 j_86_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch4_120_U0</InstName>
                    <ModuleName>merge_sort_batch4_120</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1766</ID>
                    <BindInstances>add_ln211_fu_132_p2 j_72_fu_178_p2 k_70_fu_194_p2 k_69_fu_231_p2 j_71_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch4_U0</InstName>
                    <ModuleName>merge_sort_batch4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1776</ID>
                    <BindInstances>add_ln211_fu_132_p2 j_75_fu_178_p2 k_73_fu_194_p2 k_72_fu_231_p2 j_74_fu_241_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>merge_sort_batch5_1_U0</InstName>
                    <ModuleName>merge_sort_batch5_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>1786</ID>
                    <BindInstances>add_ln239_fu_136_p2 j_69_fu_182_p2 k_67_fu_198_p2 k_66_fu_235_p2 j_68_fu_245_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>radix_sort_oct_batch_1_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_272_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_272"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_1_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_1_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_128_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_64_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U102" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U103" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_236"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_2_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_2_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_2_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_104_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_52_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U208" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U209" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_3_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_3_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_3_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_82_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_41_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U313" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U314" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_170"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_4_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_4_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_4_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_60_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_30_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U418" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U419" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_5_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_5_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_5_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_38_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_19_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U523" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U524" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_6_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_6_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_6_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_16_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_8_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U628" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U629" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_7_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_7_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_7_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_6_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_3_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U733" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U734" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_8_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_8_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_8_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_4_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_2_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U838" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U839" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_9_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_9_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_9_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_2_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_1_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U943" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U944" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_266_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_266"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_10_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_10_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_10_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_124_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_62_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1048" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1049" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_263_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_263"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_11_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_11_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_11_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_122_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_61_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1153" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1154" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_260_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_260"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_12_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_12_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_12_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_120_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_60_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1258" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1259" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_257_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_257"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_13_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_13_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_13_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_118_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_59_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1363" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1364" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_14_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_14_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_14_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_116_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_58_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1468" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1469" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_251_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_15_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_15_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_15_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_114_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_57_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1573" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1574" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_16_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_16_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_16_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_112_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_56_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1678" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1679" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_245_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_17_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_17_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_17_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_110_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_55_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1783" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1784" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_242_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_18_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_18_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_18_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_108_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_54_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1888" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1889" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_19_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_19_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_19_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_106_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_53_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1993" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U1994" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_20_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_20_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_20_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_102_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_51_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2098" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2099" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_21_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_21_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_21_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_100_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_50_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2203" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2204" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_22_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_22_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_22_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_98_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_49_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2308" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2309" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_23_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_23_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_23_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_96_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_48_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2413" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2414" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_221_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_24_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_24_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_24_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_94_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_47_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2518" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2519" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_218"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_25_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_25_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_25_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_92_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_46_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2623" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2624" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_26_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_26_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_26_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_90_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_45_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2728" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2729" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_27_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_27_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_27_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_88_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_44_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2833" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2834" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_28_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_28_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_28_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_86_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_43_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2938" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U2939" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_29_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_29_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_29_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_84_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_42_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3043" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3044" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_30_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_30_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_30_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_80_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_40_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3148" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3149" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_31_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_31_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_31_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_78_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_39_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3253" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3254" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_32_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_32_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_32_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_76_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_38_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3358" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3359" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_33_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_33_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_33_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_74_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_37_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3463" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3464" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_34_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_34_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_34_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_72_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_36_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3568" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3569" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_35_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_35_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_35_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_70_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_35_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3673" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3674" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_36_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_36_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_36_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_68_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_34_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3778" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3779" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_179"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_37_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_37_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_37_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_66_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_33_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3883" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3884" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_38_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_38_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_38_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_64_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_32_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3988" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U3989" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_39_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_39_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_39_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_62_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_31_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4093" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4094" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_40_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_40_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_40_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_58_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_29_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4198" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4199" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_41_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_41_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_41_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_56_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_28_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4303" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4304" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_42_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_42_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_42_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_54_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_27_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4408" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4409" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_43_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_43_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_43_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_52_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_26_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4513" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4514" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_44_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_44_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_44_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_50_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_25_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4618" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4619" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_45_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_45_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_45_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_48_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_24_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4723" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4724" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_46_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_46_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_46_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_46_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_23_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4828" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4829" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_47_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_47_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_47_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_44_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_22_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4933" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U4934" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_48_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_48_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_48_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_42_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_21_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5038" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5039" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_49_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_49_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_49_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_40_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_20_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5143" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5144" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_50_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_50_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_50_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_36_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_18_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5248" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5249" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_51_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_51_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_51_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_34_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_17_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5353" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5354" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_52_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_52_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_52_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_32_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_16_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5458" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5459" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_53_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_53_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_53_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_30_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_15_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5563" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5564" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_54_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_54_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_54_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_28_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_14_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5668" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5669" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_55_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_55_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_55_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_26_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_13_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5773" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5774" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_56_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_56_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_56_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_24_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_12_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5878" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5879" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_57_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_57_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_57_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_22_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_11_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5983" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U5984" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_58_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_58_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_58_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_20_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_10_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6088" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6089" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_59_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_59_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_59_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_18_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_9_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6193" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6194" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_60_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_60_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_60_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_14_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_7_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6298" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6299" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_61_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_61_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_61_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_12_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_6_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6403" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6404" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_62_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_62_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_62_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_10_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_5_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6508" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6509" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_63_1</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_63_1_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_63_1_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_8_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_4_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6613" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6614" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.095</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>48</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_158_p2" SOURCE="" URAM="0" VARIABLE="empty_269"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2_Pipeline_initialization</Name>
            <Loops>
                <initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.099</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <initialization>
                        <Name>initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>296</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_229_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_280_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initialization" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_317_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:23" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2_Pipeline_bucket_pointer_initialization</Name>
            <Loops>
                <bucket_pointer_initialization/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.851</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10</Best-caseLatency>
                    <Average-caseLatency>10</Average-caseLatency>
                    <Worst-caseLatency>10</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <bucket_pointer_initialization>
                        <Name>bucket_pointer_initialization</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </bucket_pointer_initialization>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>551</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>301</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_490_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="bucket_pointer_initialization" OPTYPE="add" PRAGMA="" RTLNAME="next_bucket_pointer_fu_546_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:35" URAM="0" VARIABLE="next_bucket_pointer"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2_Pipeline_input_bucket</Name>
            <Loops>
                <input_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <input_bucket>
                        <Name>input_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </input_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>168</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>687</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_403_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_413_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_516_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_pointer_fu_536_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:44" URAM="0" VARIABLE="bucket_pointer"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="input_bucket" OPTYPE="add" PRAGMA="" RTLNAME="bucket_sizes_fu_654_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:47" URAM="0" VARIABLE="bucket_sizes"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2_Pipeline_output_bucket</Name>
            <Loops>
                <output_bucket/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>2.496</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>156252</Best-caseLatency>
                    <Average-caseLatency>156252</Average-caseLatency>
                    <Worst-caseLatency>156252</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.563 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.563 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>1.563 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>156252</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <output_bucket>
                        <Name>output_bucket</Name>
                        <Slack>7.30</Slack>
                        <TripCount>156250</TripCount>
                        <Latency>156250</Latency>
                        <AbsoluteTimeLatency>1.562 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </output_bucket>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>39</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>76</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="output_bucket" OPTYPE="add" PRAGMA="" RTLNAME="add_ln53_fu_75_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:53" URAM="0" VARIABLE="add_ln53"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>radix_sort_oct_batch_1_2</Name>
            <Loops>
                <sort_procedure/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2031456</Best-caseLatency>
                    <Average-caseLatency>2031456</Average-caseLatency>
                    <Worst-caseLatency>2031456</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.315 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.315 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.315 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2031456</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <sort_procedure>
                        <Name>sort_procedure</Name>
                        <Slack>7.30</Slack>
                        <TripCount>11</TripCount>
                        <Latency>1718937</Latency>
                        <AbsoluteTimeLatency>17.189 ms</AbsoluteTimeLatency>
                        <IterationLatency>156267</IterationLatency>
                        <PipelineDepth>156267</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_radix_sort_oct_batch_1_2_Pipeline_bucket_pointer_initialization_fu_255</Instance>
                            <Instance>grp_radix_sort_oct_batch_1_2_Pipeline_input_bucket_fu_298</Instance>
                        </InstanceList>
                    </sort_procedure>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>16</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>2</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1416</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1719</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="bucket_U" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:10" URAM="0" VARIABLE="bucket"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="add" PRAGMA="" RTLNAME="i_126_fu_389_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="i_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="bucket_num_63_fu_462_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="bucket_num_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6718" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:41" URAM="0" VARIABLE="mul_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="sort_procedure" OPTYPE="sub" PRAGMA="" RTLNAME="mul_i_fu_564_p2" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:27" URAM="0" VARIABLE="mul_i"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="sort_procedure" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_19s_18ns_19_4_1_U6719" SOURCE="sort_seperate_bucket/multi_radix_oct_kmerge.c:43" URAM="0" VARIABLE="mul_ln43"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_64</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_252_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_250_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_249_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_251_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_251"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_65</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_249_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_247_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_246_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_248_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_248"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_66</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_246_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_244_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_243_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_245_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_245"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_67</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_243_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_241_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_240_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_242_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_242"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_68</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_240_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_238_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_237_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_239_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_239"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_69</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_237_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_235_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_234_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_236_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_236"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_70</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_234_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_232_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_231_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_233_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_233"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_71</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_231_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_229_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_228_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_230_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_230"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_72</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_228_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_226_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_225_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_227_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_227"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_73</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_225_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_223_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_222_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_224_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_224"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_74</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_222_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_220_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_219_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_221_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_221"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_75</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_219_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_217_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_216_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_218_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_218"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_76</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_216_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_214_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_213_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_215_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_215"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_77</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_213_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_211_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_210_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_212_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_212"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_78</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_210_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_208_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_207_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_209_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_209"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_79</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_207_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_205_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_204_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_206_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_206"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_80</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_204_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_202_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_201_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_203_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_203"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_81</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_201_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_199_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_198_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_200_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_200"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_82</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_198_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_196_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_195_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_197_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_197"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_83</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_195_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_193_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_192_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_194_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_194"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_84</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_192_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_190_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_189_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_191_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_191"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_85</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_189_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_187_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_186_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_188_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_188"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_86</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_186_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_184_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_183_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_185_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_185"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_87</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_183_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_181_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_180_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_182_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_182"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_88</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_180_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_178_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_177_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_179_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_179"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_89</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_177_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_175_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_174_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_176_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_176"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_90</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_174_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_172_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_171_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_173_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_173"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_91</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_171_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_169_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_168_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_170_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_170"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_92</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_168_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_166_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_165_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_167_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_167"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_93</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_165_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_163_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_162_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_164_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_164"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0_94</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_162_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_160_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_159_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_161_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_161"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch0</Name>
            <Loops>
                <VITIS_LOOP_99_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>312502</Best-caseLatency>
                    <Average-caseLatency>312502</Average-caseLatency>
                    <Worst-caseLatency>312502</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>312502</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_99_1>
                        <Name>VITIS_LOOP_99_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>312500</TripCount>
                        <Latency>312500</Latency>
                        <AbsoluteTimeLatency>3.125 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_99_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>171</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln99_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:99" URAM="0" VARIABLE="add_ln99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_255_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:118" URAM="0" VARIABLE="j_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_253_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:114" URAM="0" VARIABLE="k_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="k_252_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:108" URAM="0" VARIABLE="k_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_99_1" OPTYPE="add" PRAGMA="" RTLNAME="j_254_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:104" URAM="0" VARIABLE="j_254"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_95</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_126_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_124_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_123_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_125_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_125"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_96</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_123_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_121_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_120_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_122_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_122"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_97</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_120_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_118_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_117_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_119_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_119"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_98</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_117_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_115_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_114_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_116_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_116"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_99</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_114_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_112_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_111_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_113_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_113"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_100</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_156_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_154_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_153_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_155_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_155"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_101</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_153_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_151_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_150_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_152_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_152"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_102</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_150_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_148_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_147_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_149_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_103</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_147_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_145_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_144_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_146_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_146"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_104</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_144_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_142_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_141_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_143_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_143"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_105</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_141_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_139_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_138_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_140_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_140"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_106</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_138_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_136_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_135_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_137_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_137"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_107</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_135_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_133_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_132_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_134_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_134"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_108</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_132_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_130_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_129_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_131_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_131"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1_109</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_129_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_127_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_126_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_128_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch1</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>625002</Best-caseLatency>
                    <Average-caseLatency>625002</Average-caseLatency>
                    <Worst-caseLatency>625002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>6.250 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>6.250 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>6.250 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>625002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>625000</TripCount>
                        <Latency>625000</Latency>
                        <AbsoluteTimeLatency>6.250 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>173</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>437</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln127_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:127" URAM="0" VARIABLE="add_ln127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_159_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:146" URAM="0" VARIABLE="j_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_157_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:142" URAM="0" VARIABLE="k_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="k_156_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:136" URAM="0" VARIABLE="k_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_127_1" OPTYPE="add" PRAGMA="" RTLNAME="j_158_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:132" URAM="0" VARIABLE="j_158"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_110</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_108_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_106_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_105_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_107_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_107"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_111</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_105_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_103_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_102_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_104_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_104"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_112</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_102_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_100_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_99_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_101_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_101"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_113</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_99_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_97_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_96_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_98_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_98"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_114</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_96_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_94_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_93_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_95_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_95"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_115</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_93_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_91_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_90_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_92_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_92"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2_116</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_90_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_88_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_87_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_89_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_89"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch2</Name>
            <Loops>
                <VITIS_LOOP_155_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1250002</Best-caseLatency>
                    <Average-caseLatency>1250002</Average-caseLatency>
                    <Worst-caseLatency>1250002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.500 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.500 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.500 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1250002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_1>
                        <Name>VITIS_LOOP_155_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1250000</TripCount>
                        <Latency>1250000</Latency>
                        <AbsoluteTimeLatency>12.500 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_155_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>175</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>439</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:155" URAM="0" VARIABLE="add_ln155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_111_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:174" URAM="0" VARIABLE="j_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_109_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:170" URAM="0" VARIABLE="k_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="k_108_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:164" URAM="0" VARIABLE="k_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_1" OPTYPE="add" PRAGMA="" RTLNAME="j_110_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:160" URAM="0" VARIABLE="j_110"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_117</Name>
            <Loops>
                <VITIS_LOOP_183_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2500002</Best-caseLatency>
                    <Average-caseLatency>2500002</Average-caseLatency>
                    <Worst-caseLatency>2500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1>
                        <Name>VITIS_LOOP_183_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2500000</TripCount>
                        <Latency>2500000</Latency>
                        <AbsoluteTimeLatency>25.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_84_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:202" URAM="0" VARIABLE="j_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_82_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:198" URAM="0" VARIABLE="k_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_81_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:192" URAM="0" VARIABLE="k_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_83_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:188" URAM="0" VARIABLE="j_83"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_118</Name>
            <Loops>
                <VITIS_LOOP_183_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2500002</Best-caseLatency>
                    <Average-caseLatency>2500002</Average-caseLatency>
                    <Worst-caseLatency>2500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1>
                        <Name>VITIS_LOOP_183_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2500000</TripCount>
                        <Latency>2500000</Latency>
                        <AbsoluteTimeLatency>25.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_81_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:202" URAM="0" VARIABLE="j_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_79_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:198" URAM="0" VARIABLE="k_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_78_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:192" URAM="0" VARIABLE="k_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_80_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:188" URAM="0" VARIABLE="j_80"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3_119</Name>
            <Loops>
                <VITIS_LOOP_183_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2500002</Best-caseLatency>
                    <Average-caseLatency>2500002</Average-caseLatency>
                    <Worst-caseLatency>2500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1>
                        <Name>VITIS_LOOP_183_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2500000</TripCount>
                        <Latency>2500000</Latency>
                        <AbsoluteTimeLatency>25.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_78_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:202" URAM="0" VARIABLE="j_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_76_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:198" URAM="0" VARIABLE="k_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_75_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:192" URAM="0" VARIABLE="k_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_77_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:188" URAM="0" VARIABLE="j_77"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch3</Name>
            <Loops>
                <VITIS_LOOP_183_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2500002</Best-caseLatency>
                    <Average-caseLatency>2500002</Average-caseLatency>
                    <Worst-caseLatency>2500002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>25.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>25.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2500002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_183_1>
                        <Name>VITIS_LOOP_183_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>2500000</TripCount>
                        <Latency>2500000</Latency>
                        <AbsoluteTimeLatency>25.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_183_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>177</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>440</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln183_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:183" URAM="0" VARIABLE="add_ln183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_87_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:202" URAM="0" VARIABLE="j_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_85_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:198" URAM="0" VARIABLE="k_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="k_84_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:192" URAM="0" VARIABLE="k_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_183_1" OPTYPE="add" PRAGMA="" RTLNAME="j_86_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:188" URAM="0" VARIABLE="j_86"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch4_120</Name>
            <Loops>
                <VITIS_LOOP_211_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5000002</Best-caseLatency>
                    <Average-caseLatency>5000002</Average-caseLatency>
                    <Worst-caseLatency>5000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_211_1>
                        <Name>VITIS_LOOP_211_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5000000</TripCount>
                        <Latency>5000000</Latency>
                        <AbsoluteTimeLatency>50.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_211_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>179</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="j_72_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:230" URAM="0" VARIABLE="j_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="k_70_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:226" URAM="0" VARIABLE="k_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="k_69_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:220" URAM="0" VARIABLE="k_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="j_71_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:216" URAM="0" VARIABLE="j_71"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch4</Name>
            <Loops>
                <VITIS_LOOP_211_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5000002</Best-caseLatency>
                    <Average-caseLatency>5000002</Average-caseLatency>
                    <Worst-caseLatency>5000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>50.000 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>50.000 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>50.000 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_211_1>
                        <Name>VITIS_LOOP_211_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>5000000</TripCount>
                        <Latency>5000000</Latency>
                        <AbsoluteTimeLatency>50.000 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_211_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>179</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>442</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln211_fu_132_p2" SOURCE="sort_seperate_bucket/merge_sort.c:211" URAM="0" VARIABLE="add_ln211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="j_75_fu_178_p2" SOURCE="sort_seperate_bucket/merge_sort.c:230" URAM="0" VARIABLE="j_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="k_73_fu_194_p2" SOURCE="sort_seperate_bucket/merge_sort.c:226" URAM="0" VARIABLE="k_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="k_72_fu_231_p2" SOURCE="sort_seperate_bucket/merge_sort.c:220" URAM="0" VARIABLE="k_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_211_1" OPTYPE="add" PRAGMA="" RTLNAME="j_74_fu_241_p2" SOURCE="sort_seperate_bucket/merge_sort.c:216" URAM="0" VARIABLE="j_74"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>merge_sort_batch5_1</Name>
            <Loops>
                <VITIS_LOOP_239_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.355</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>10000002</Best-caseLatency>
                    <Average-caseLatency>10000002</Average-caseLatency>
                    <Worst-caseLatency>10000002</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.100 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.100 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.100 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10000002</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_239_1>
                        <Name>VITIS_LOOP_239_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10000000</TripCount>
                        <Latency>10000000</Latency>
                        <AbsoluteTimeLatency>0.100 sec</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_239_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>181</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>443</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln239_fu_136_p2" SOURCE="sort_seperate_bucket/merge_sort.c:239" URAM="0" VARIABLE="add_ln239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="j_69_fu_182_p2" SOURCE="sort_seperate_bucket/merge_sort.c:258" URAM="0" VARIABLE="j_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="k_67_fu_198_p2" SOURCE="sort_seperate_bucket/merge_sort.c:254" URAM="0" VARIABLE="k_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="k_66_fu_235_p2" SOURCE="sort_seperate_bucket/merge_sort.c:248" URAM="0" VARIABLE="k_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_239_1" OPTYPE="add" PRAGMA="" RTLNAME="j_68_fu_245_p2" SOURCE="sort_seperate_bucket/merge_sort.c:244" URAM="0" VARIABLE="j_68"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>multi_radix_oct_kmerge</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.163</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>21718974</Best-caseLatency>
                    <Average-caseLatency>21718974</Average-caseLatency>
                    <Worst-caseLatency>21718974</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.217 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.217 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.217 sec</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>10000003</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>10000003</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>3040</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>75</UTIL_BRAM>
                    <DSP>128</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>101575</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>138521</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export vivado_clock="10"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_0_address0" name="input_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce0" name="input_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d0" name="input_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q0" name="input_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we0" name="input_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_address1" name="input_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce1" name="input_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_d1" name="input_0_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_0_q1" name="input_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_we1" name="input_0_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address0" name="input_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce0" name="input_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d0" name="input_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q0" name="input_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we0" name="input_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_address1" name="input_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce1" name="input_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_d1" name="input_1_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_1_q1" name="input_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_we1" name="input_1_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address0" name="input_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce0" name="input_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d0" name="input_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q0" name="input_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we0" name="input_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_address1" name="input_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce1" name="input_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_d1" name="input_2_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_2_q1" name="input_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_we1" name="input_2_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address0" name="input_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce0" name="input_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d0" name="input_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q0" name="input_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we0" name="input_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_address1" name="input_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce1" name="input_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_d1" name="input_3_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_3_q1" name="input_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_we1" name="input_3_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address0" name="input_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce0" name="input_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d0" name="input_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q0" name="input_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we0" name="input_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_address1" name="input_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce1" name="input_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_d1" name="input_4_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_4_q1" name="input_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_we1" name="input_4_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address0" name="input_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce0" name="input_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d0" name="input_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q0" name="input_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we0" name="input_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_address1" name="input_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce1" name="input_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_d1" name="input_5_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_5_q1" name="input_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_we1" name="input_5_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address0" name="input_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce0" name="input_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d0" name="input_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q0" name="input_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we0" name="input_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_address1" name="input_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce1" name="input_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_d1" name="input_6_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_6_q1" name="input_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_we1" name="input_6_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address0" name="input_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce0" name="input_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d0" name="input_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q0" name="input_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we0" name="input_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_address1" name="input_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce1" name="input_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_d1" name="input_7_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_7_q1" name="input_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_we1" name="input_7_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address0" name="input_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce0" name="input_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d0" name="input_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q0" name="input_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we0" name="input_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_address1" name="input_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce1" name="input_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_d1" name="input_8_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_8_q1" name="input_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_we1" name="input_8_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address0" name="input_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce0" name="input_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d0" name="input_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q0" name="input_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we0" name="input_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_address1" name="input_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce1" name="input_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_d1" name="input_9_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_9_q1" name="input_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_we1" name="input_9_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address0" name="input_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce0" name="input_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d0" name="input_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q0" name="input_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we0" name="input_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_address1" name="input_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce1" name="input_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_d1" name="input_10_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_10_q1" name="input_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_we1" name="input_10_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address0" name="input_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce0" name="input_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d0" name="input_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q0" name="input_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we0" name="input_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_address1" name="input_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce1" name="input_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_d1" name="input_11_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_11_q1" name="input_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_we1" name="input_11_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address0" name="input_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce0" name="input_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d0" name="input_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q0" name="input_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we0" name="input_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_address1" name="input_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce1" name="input_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_d1" name="input_12_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_12_q1" name="input_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_we1" name="input_12_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address0" name="input_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce0" name="input_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d0" name="input_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q0" name="input_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we0" name="input_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_address1" name="input_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce1" name="input_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_d1" name="input_13_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_13_q1" name="input_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_we1" name="input_13_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address0" name="input_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce0" name="input_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d0" name="input_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q0" name="input_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we0" name="input_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_address1" name="input_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce1" name="input_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_d1" name="input_14_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_14_q1" name="input_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_we1" name="input_14_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address0" name="input_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce0" name="input_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d0" name="input_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q0" name="input_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we0" name="input_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_address1" name="input_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce1" name="input_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_d1" name="input_15_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_15_q1" name="input_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_we1" name="input_15_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address0" name="input_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce0" name="input_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d0" name="input_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q0" name="input_16_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we0" name="input_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_address1" name="input_16_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_16_ce1" name="input_16_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_16_d1" name="input_16_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_16_q1" name="input_16_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_16_we1" name="input_16_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address0" name="input_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce0" name="input_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d0" name="input_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q0" name="input_17_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we0" name="input_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_address1" name="input_17_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_17_ce1" name="input_17_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_17_d1" name="input_17_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_17_q1" name="input_17_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_17_we1" name="input_17_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address0" name="input_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce0" name="input_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d0" name="input_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q0" name="input_18_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we0" name="input_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_address1" name="input_18_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_18_ce1" name="input_18_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_18_d1" name="input_18_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_18_q1" name="input_18_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_18_we1" name="input_18_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address0" name="input_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce0" name="input_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d0" name="input_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q0" name="input_19_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we0" name="input_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_address1" name="input_19_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_19_ce1" name="input_19_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_19_d1" name="input_19_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_19_q1" name="input_19_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_19_we1" name="input_19_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address0" name="input_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce0" name="input_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d0" name="input_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q0" name="input_20_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we0" name="input_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_address1" name="input_20_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_20_ce1" name="input_20_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_20_d1" name="input_20_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_20_q1" name="input_20_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_20_we1" name="input_20_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address0" name="input_21_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce0" name="input_21_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d0" name="input_21_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q0" name="input_21_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we0" name="input_21_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_address1" name="input_21_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_21_ce1" name="input_21_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_21_d1" name="input_21_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_21_q1" name="input_21_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_21_we1" name="input_21_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address0" name="input_22_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce0" name="input_22_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d0" name="input_22_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q0" name="input_22_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we0" name="input_22_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_address1" name="input_22_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_22_ce1" name="input_22_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_22_d1" name="input_22_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_22_q1" name="input_22_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_22_we1" name="input_22_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address0" name="input_23_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce0" name="input_23_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d0" name="input_23_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q0" name="input_23_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we0" name="input_23_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_address1" name="input_23_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_23_ce1" name="input_23_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_23_d1" name="input_23_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_23_q1" name="input_23_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_23_we1" name="input_23_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address0" name="input_24_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce0" name="input_24_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d0" name="input_24_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q0" name="input_24_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we0" name="input_24_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_address1" name="input_24_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_24_ce1" name="input_24_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_24_d1" name="input_24_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_24_q1" name="input_24_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_24_we1" name="input_24_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address0" name="input_25_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce0" name="input_25_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d0" name="input_25_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q0" name="input_25_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we0" name="input_25_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_address1" name="input_25_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_25_ce1" name="input_25_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_25_d1" name="input_25_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_25_q1" name="input_25_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_25_we1" name="input_25_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address0" name="input_26_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce0" name="input_26_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d0" name="input_26_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q0" name="input_26_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we0" name="input_26_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_address1" name="input_26_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_26_ce1" name="input_26_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_26_d1" name="input_26_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_26_q1" name="input_26_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_26_we1" name="input_26_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address0" name="input_27_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce0" name="input_27_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d0" name="input_27_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q0" name="input_27_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we0" name="input_27_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_address1" name="input_27_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_27_ce1" name="input_27_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_27_d1" name="input_27_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_27_q1" name="input_27_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_27_we1" name="input_27_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address0" name="input_28_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce0" name="input_28_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d0" name="input_28_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q0" name="input_28_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we0" name="input_28_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_address1" name="input_28_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_28_ce1" name="input_28_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_28_d1" name="input_28_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_28_q1" name="input_28_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_28_we1" name="input_28_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address0" name="input_29_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce0" name="input_29_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d0" name="input_29_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q0" name="input_29_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we0" name="input_29_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_address1" name="input_29_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_29_ce1" name="input_29_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_29_d1" name="input_29_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_29_q1" name="input_29_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_29_we1" name="input_29_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address0" name="input_30_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce0" name="input_30_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d0" name="input_30_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q0" name="input_30_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we0" name="input_30_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_address1" name="input_30_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_30_ce1" name="input_30_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_30_d1" name="input_30_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_30_q1" name="input_30_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_30_we1" name="input_30_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address0" name="input_31_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce0" name="input_31_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d0" name="input_31_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q0" name="input_31_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we0" name="input_31_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_address1" name="input_31_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_31_ce1" name="input_31_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_31_d1" name="input_31_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_31_q1" name="input_31_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_31_we1" name="input_31_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_address0" name="input_32_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_32_ce0" name="input_32_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_d0" name="input_32_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_32_q0" name="input_32_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_32_we0" name="input_32_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_address1" name="input_32_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_32_ce1" name="input_32_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_32_d1" name="input_32_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_32_q1" name="input_32_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_32_we1" name="input_32_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_address0" name="input_33_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_33_ce0" name="input_33_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_d0" name="input_33_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_33_q0" name="input_33_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_33_we0" name="input_33_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_address1" name="input_33_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_33_ce1" name="input_33_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_33_d1" name="input_33_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_33_q1" name="input_33_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_33_we1" name="input_33_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_address0" name="input_34_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_34_ce0" name="input_34_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_d0" name="input_34_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_34_q0" name="input_34_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_34_we0" name="input_34_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_address1" name="input_34_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_34_ce1" name="input_34_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_34_d1" name="input_34_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_34_q1" name="input_34_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_34_we1" name="input_34_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_address0" name="input_35_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_35_ce0" name="input_35_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_d0" name="input_35_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_35_q0" name="input_35_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_35_we0" name="input_35_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_address1" name="input_35_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_35_ce1" name="input_35_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_35_d1" name="input_35_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_35_q1" name="input_35_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_35_we1" name="input_35_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_address0" name="input_36_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_36_ce0" name="input_36_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_d0" name="input_36_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_36_q0" name="input_36_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_36_we0" name="input_36_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_address1" name="input_36_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_36_ce1" name="input_36_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_36_d1" name="input_36_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_36_q1" name="input_36_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_36_we1" name="input_36_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_address0" name="input_37_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_37_ce0" name="input_37_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_d0" name="input_37_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_37_q0" name="input_37_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_37_we0" name="input_37_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_address1" name="input_37_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_37_ce1" name="input_37_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_37_d1" name="input_37_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_37_q1" name="input_37_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_37_we1" name="input_37_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_address0" name="input_38_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_38_ce0" name="input_38_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_d0" name="input_38_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_38_q0" name="input_38_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_38_we0" name="input_38_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_address1" name="input_38_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_38_ce1" name="input_38_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_38_d1" name="input_38_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_38_q1" name="input_38_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_38_we1" name="input_38_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_address0" name="input_39_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_39_ce0" name="input_39_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_d0" name="input_39_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_39_q0" name="input_39_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_39_we0" name="input_39_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_address1" name="input_39_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_39_ce1" name="input_39_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_39_d1" name="input_39_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_39_q1" name="input_39_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_39_we1" name="input_39_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_address0" name="input_40_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_40_ce0" name="input_40_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_d0" name="input_40_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_40_q0" name="input_40_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_40_we0" name="input_40_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_address1" name="input_40_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_40_ce1" name="input_40_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_40_d1" name="input_40_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_40_q1" name="input_40_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_40_we1" name="input_40_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_address0" name="input_41_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_41_ce0" name="input_41_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_d0" name="input_41_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_41_q0" name="input_41_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_41_we0" name="input_41_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_address1" name="input_41_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_41_ce1" name="input_41_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_41_d1" name="input_41_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_41_q1" name="input_41_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_41_we1" name="input_41_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_address0" name="input_42_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_42_ce0" name="input_42_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_d0" name="input_42_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_42_q0" name="input_42_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_42_we0" name="input_42_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_address1" name="input_42_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_42_ce1" name="input_42_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_42_d1" name="input_42_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_42_q1" name="input_42_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_42_we1" name="input_42_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_address0" name="input_43_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_43_ce0" name="input_43_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_d0" name="input_43_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_43_q0" name="input_43_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_43_we0" name="input_43_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_address1" name="input_43_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_43_ce1" name="input_43_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_43_d1" name="input_43_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_43_q1" name="input_43_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_43_we1" name="input_43_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_address0" name="input_44_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_44_ce0" name="input_44_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_d0" name="input_44_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_44_q0" name="input_44_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_44_we0" name="input_44_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_address1" name="input_44_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_44_ce1" name="input_44_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_44_d1" name="input_44_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_44_q1" name="input_44_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_44_we1" name="input_44_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_address0" name="input_45_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_45_ce0" name="input_45_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_d0" name="input_45_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_45_q0" name="input_45_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_45_we0" name="input_45_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_address1" name="input_45_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_45_ce1" name="input_45_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_45_d1" name="input_45_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_45_q1" name="input_45_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_45_we1" name="input_45_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_address0" name="input_46_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_46_ce0" name="input_46_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_d0" name="input_46_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_46_q0" name="input_46_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_46_we0" name="input_46_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_address1" name="input_46_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_46_ce1" name="input_46_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_46_d1" name="input_46_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_46_q1" name="input_46_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_46_we1" name="input_46_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_address0" name="input_47_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_47_ce0" name="input_47_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_d0" name="input_47_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_47_q0" name="input_47_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_47_we0" name="input_47_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_address1" name="input_47_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_47_ce1" name="input_47_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_47_d1" name="input_47_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_47_q1" name="input_47_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_47_we1" name="input_47_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_address0" name="input_48_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_48_ce0" name="input_48_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_d0" name="input_48_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_48_q0" name="input_48_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_48_we0" name="input_48_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_address1" name="input_48_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_48_ce1" name="input_48_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_48_d1" name="input_48_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_48_q1" name="input_48_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_48_we1" name="input_48_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_address0" name="input_49_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_49_ce0" name="input_49_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_d0" name="input_49_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_49_q0" name="input_49_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_49_we0" name="input_49_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_address1" name="input_49_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_49_ce1" name="input_49_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_49_d1" name="input_49_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_49_q1" name="input_49_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_49_we1" name="input_49_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_address0" name="input_50_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_50_ce0" name="input_50_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_d0" name="input_50_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_50_q0" name="input_50_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_50_we0" name="input_50_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_address1" name="input_50_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_50_ce1" name="input_50_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_50_d1" name="input_50_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_50_q1" name="input_50_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_50_we1" name="input_50_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_address0" name="input_51_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_51_ce0" name="input_51_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_d0" name="input_51_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_51_q0" name="input_51_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_51_we0" name="input_51_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_address1" name="input_51_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_51_ce1" name="input_51_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_51_d1" name="input_51_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_51_q1" name="input_51_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_51_we1" name="input_51_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_address0" name="input_52_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_52_ce0" name="input_52_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_d0" name="input_52_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_52_q0" name="input_52_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_52_we0" name="input_52_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_address1" name="input_52_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_52_ce1" name="input_52_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_52_d1" name="input_52_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_52_q1" name="input_52_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_52_we1" name="input_52_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_address0" name="input_53_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_53_ce0" name="input_53_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_d0" name="input_53_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_53_q0" name="input_53_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_53_we0" name="input_53_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_address1" name="input_53_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_53_ce1" name="input_53_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_53_d1" name="input_53_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_53_q1" name="input_53_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_53_we1" name="input_53_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_address0" name="input_54_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_54_ce0" name="input_54_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_d0" name="input_54_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_54_q0" name="input_54_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_54_we0" name="input_54_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_address1" name="input_54_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_54_ce1" name="input_54_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_54_d1" name="input_54_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_54_q1" name="input_54_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_54_we1" name="input_54_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_address0" name="input_55_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_55_ce0" name="input_55_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_d0" name="input_55_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_55_q0" name="input_55_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_55_we0" name="input_55_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_address1" name="input_55_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_55_ce1" name="input_55_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_55_d1" name="input_55_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_55_q1" name="input_55_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_55_we1" name="input_55_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_address0" name="input_56_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_56_ce0" name="input_56_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_d0" name="input_56_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_56_q0" name="input_56_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_56_we0" name="input_56_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_address1" name="input_56_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_56_ce1" name="input_56_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_56_d1" name="input_56_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_56_q1" name="input_56_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_56_we1" name="input_56_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_address0" name="input_57_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_57_ce0" name="input_57_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_d0" name="input_57_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_57_q0" name="input_57_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_57_we0" name="input_57_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_address1" name="input_57_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_57_ce1" name="input_57_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_57_d1" name="input_57_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_57_q1" name="input_57_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_57_we1" name="input_57_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_address0" name="input_58_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_58_ce0" name="input_58_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_d0" name="input_58_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_58_q0" name="input_58_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_58_we0" name="input_58_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_address1" name="input_58_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_58_ce1" name="input_58_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_58_d1" name="input_58_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_58_q1" name="input_58_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_58_we1" name="input_58_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_address0" name="input_59_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_59_ce0" name="input_59_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_d0" name="input_59_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_59_q0" name="input_59_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_59_we0" name="input_59_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_address1" name="input_59_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_59_ce1" name="input_59_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_59_d1" name="input_59_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_59_q1" name="input_59_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_59_we1" name="input_59_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_address0" name="input_60_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_60_ce0" name="input_60_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_d0" name="input_60_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_60_q0" name="input_60_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_60_we0" name="input_60_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_address1" name="input_60_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_60_ce1" name="input_60_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_60_d1" name="input_60_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_60_q1" name="input_60_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_60_we1" name="input_60_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_address0" name="input_61_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_61_ce0" name="input_61_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_d0" name="input_61_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_61_q0" name="input_61_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_61_we0" name="input_61_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_address1" name="input_61_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_61_ce1" name="input_61_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_61_d1" name="input_61_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_61_q1" name="input_61_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_61_we1" name="input_61_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_address0" name="input_62_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_62_ce0" name="input_62_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_d0" name="input_62_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_62_q0" name="input_62_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_62_we0" name="input_62_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_address1" name="input_62_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_62_ce1" name="input_62_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_62_d1" name="input_62_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_62_q1" name="input_62_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_62_we1" name="input_62_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_address0" name="input_63_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_63_ce0" name="input_63_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_d0" name="input_63_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="input_63_q0" name="input_63_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_63_we0" name="input_63_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_address1" name="input_63_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_63_ce1" name="input_63_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_63_d1" name="input_63_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="input_63_q1" name="input_63_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_63_we1" name="input_63_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q0" name="output_r_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_q1" name="output_r_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="input_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_16_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_16_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_16_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_16_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_17_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_17_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_17_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_17_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_18_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_18_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_18_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_18_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_19_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_19_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_19_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_19_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_20_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_20_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_20_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_20_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_21_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_21_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_21_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_21_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_21_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_22_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_22_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_22_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_22_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_22_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_23_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_23_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_23_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_23_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_23_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_24_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_24_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_24_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_24_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_24_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_25_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_25_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_25_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_25_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_25_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_26_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_26_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_26_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_26_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_26_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_27_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_27_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_27_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_27_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_27_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_28_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_28_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_28_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_28_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_28_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_29_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_29_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_29_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_29_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_29_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_30_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_30_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_30_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_30_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_30_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_31_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_31_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_31_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_31_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_31_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_32_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_32_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_32_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_32_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_32_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_33_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_33_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_33_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_33_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_33_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_34_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_34_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_34_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_34_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_34_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_35_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_35_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_35_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_35_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_35_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_36_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_36_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_36_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_36_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_36_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_37_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_37_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_37_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_37_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_37_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_38_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_38_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_38_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_38_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_38_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_39_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_39_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_39_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_39_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_39_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_40_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_40_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_40_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_40_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_40_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_41_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_41_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_41_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_41_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_41_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_42_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_42_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_42_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_42_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_42_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_43_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_43_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_43_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_43_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_43_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_44_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_44_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_44_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_44_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_44_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_45_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_45_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_45_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_45_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_45_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_46_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_46_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_46_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_46_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_46_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_47_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_47_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_47_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_47_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_47_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_48_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_48_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_48_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_48_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_48_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_49_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_49_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_49_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_49_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_49_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_50_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_50_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_50_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_50_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_50_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_51_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_51_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_51_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_51_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_51_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_52_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_52_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_52_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_52_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_52_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_53_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_53_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_53_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_53_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_53_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_54_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_54_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_54_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_54_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_54_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_55_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_55_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_55_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_55_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_55_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_56_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_56_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_56_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_56_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_56_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_57_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_57_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_57_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_57_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_57_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_58_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_58_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_58_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_58_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_58_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_59_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_59_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_59_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_59_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_59_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_60_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_60_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_60_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_60_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_60_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_61_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_61_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_61_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_61_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_61_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_62_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_62_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_62_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_62_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_62_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_63_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="18">
            <portMaps>
                <portMap portMapName="input_63_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_63_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_63_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_63_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_r_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="input_0_address0">18, , </column>
                    <column name="input_0_address1">18, , </column>
                    <column name="input_0_d0">32, , </column>
                    <column name="input_0_d1">32, , </column>
                    <column name="input_0_q0">32, , </column>
                    <column name="input_0_q1">32, , </column>
                    <column name="input_10_address0">18, , </column>
                    <column name="input_10_address1">18, , </column>
                    <column name="input_10_d0">32, , </column>
                    <column name="input_10_d1">32, , </column>
                    <column name="input_10_q0">32, , </column>
                    <column name="input_10_q1">32, , </column>
                    <column name="input_11_address0">18, , </column>
                    <column name="input_11_address1">18, , </column>
                    <column name="input_11_d0">32, , </column>
                    <column name="input_11_d1">32, , </column>
                    <column name="input_11_q0">32, , </column>
                    <column name="input_11_q1">32, , </column>
                    <column name="input_12_address0">18, , </column>
                    <column name="input_12_address1">18, , </column>
                    <column name="input_12_d0">32, , </column>
                    <column name="input_12_d1">32, , </column>
                    <column name="input_12_q0">32, , </column>
                    <column name="input_12_q1">32, , </column>
                    <column name="input_13_address0">18, , </column>
                    <column name="input_13_address1">18, , </column>
                    <column name="input_13_d0">32, , </column>
                    <column name="input_13_d1">32, , </column>
                    <column name="input_13_q0">32, , </column>
                    <column name="input_13_q1">32, , </column>
                    <column name="input_14_address0">18, , </column>
                    <column name="input_14_address1">18, , </column>
                    <column name="input_14_d0">32, , </column>
                    <column name="input_14_d1">32, , </column>
                    <column name="input_14_q0">32, , </column>
                    <column name="input_14_q1">32, , </column>
                    <column name="input_15_address0">18, , </column>
                    <column name="input_15_address1">18, , </column>
                    <column name="input_15_d0">32, , </column>
                    <column name="input_15_d1">32, , </column>
                    <column name="input_15_q0">32, , </column>
                    <column name="input_15_q1">32, , </column>
                    <column name="input_16_address0">18, , </column>
                    <column name="input_16_address1">18, , </column>
                    <column name="input_16_d0">32, , </column>
                    <column name="input_16_d1">32, , </column>
                    <column name="input_16_q0">32, , </column>
                    <column name="input_16_q1">32, , </column>
                    <column name="input_17_address0">18, , </column>
                    <column name="input_17_address1">18, , </column>
                    <column name="input_17_d0">32, , </column>
                    <column name="input_17_d1">32, , </column>
                    <column name="input_17_q0">32, , </column>
                    <column name="input_17_q1">32, , </column>
                    <column name="input_18_address0">18, , </column>
                    <column name="input_18_address1">18, , </column>
                    <column name="input_18_d0">32, , </column>
                    <column name="input_18_d1">32, , </column>
                    <column name="input_18_q0">32, , </column>
                    <column name="input_18_q1">32, , </column>
                    <column name="input_19_address0">18, , </column>
                    <column name="input_19_address1">18, , </column>
                    <column name="input_19_d0">32, , </column>
                    <column name="input_19_d1">32, , </column>
                    <column name="input_19_q0">32, , </column>
                    <column name="input_19_q1">32, , </column>
                    <column name="input_1_address0">18, , </column>
                    <column name="input_1_address1">18, , </column>
                    <column name="input_1_d0">32, , </column>
                    <column name="input_1_d1">32, , </column>
                    <column name="input_1_q0">32, , </column>
                    <column name="input_1_q1">32, , </column>
                    <column name="input_20_address0">18, , </column>
                    <column name="input_20_address1">18, , </column>
                    <column name="input_20_d0">32, , </column>
                    <column name="input_20_d1">32, , </column>
                    <column name="input_20_q0">32, , </column>
                    <column name="input_20_q1">32, , </column>
                    <column name="input_21_address0">18, , </column>
                    <column name="input_21_address1">18, , </column>
                    <column name="input_21_d0">32, , </column>
                    <column name="input_21_d1">32, , </column>
                    <column name="input_21_q0">32, , </column>
                    <column name="input_21_q1">32, , </column>
                    <column name="input_22_address0">18, , </column>
                    <column name="input_22_address1">18, , </column>
                    <column name="input_22_d0">32, , </column>
                    <column name="input_22_d1">32, , </column>
                    <column name="input_22_q0">32, , </column>
                    <column name="input_22_q1">32, , </column>
                    <column name="input_23_address0">18, , </column>
                    <column name="input_23_address1">18, , </column>
                    <column name="input_23_d0">32, , </column>
                    <column name="input_23_d1">32, , </column>
                    <column name="input_23_q0">32, , </column>
                    <column name="input_23_q1">32, , </column>
                    <column name="input_24_address0">18, , </column>
                    <column name="input_24_address1">18, , </column>
                    <column name="input_24_d0">32, , </column>
                    <column name="input_24_d1">32, , </column>
                    <column name="input_24_q0">32, , </column>
                    <column name="input_24_q1">32, , </column>
                    <column name="input_25_address0">18, , </column>
                    <column name="input_25_address1">18, , </column>
                    <column name="input_25_d0">32, , </column>
                    <column name="input_25_d1">32, , </column>
                    <column name="input_25_q0">32, , </column>
                    <column name="input_25_q1">32, , </column>
                    <column name="input_26_address0">18, , </column>
                    <column name="input_26_address1">18, , </column>
                    <column name="input_26_d0">32, , </column>
                    <column name="input_26_d1">32, , </column>
                    <column name="input_26_q0">32, , </column>
                    <column name="input_26_q1">32, , </column>
                    <column name="input_27_address0">18, , </column>
                    <column name="input_27_address1">18, , </column>
                    <column name="input_27_d0">32, , </column>
                    <column name="input_27_d1">32, , </column>
                    <column name="input_27_q0">32, , </column>
                    <column name="input_27_q1">32, , </column>
                    <column name="input_28_address0">18, , </column>
                    <column name="input_28_address1">18, , </column>
                    <column name="input_28_d0">32, , </column>
                    <column name="input_28_d1">32, , </column>
                    <column name="input_28_q0">32, , </column>
                    <column name="input_28_q1">32, , </column>
                    <column name="input_29_address0">18, , </column>
                    <column name="input_29_address1">18, , </column>
                    <column name="input_29_d0">32, , </column>
                    <column name="input_29_d1">32, , </column>
                    <column name="input_29_q0">32, , </column>
                    <column name="input_29_q1">32, , </column>
                    <column name="input_2_address0">18, , </column>
                    <column name="input_2_address1">18, , </column>
                    <column name="input_2_d0">32, , </column>
                    <column name="input_2_d1">32, , </column>
                    <column name="input_2_q0">32, , </column>
                    <column name="input_2_q1">32, , </column>
                    <column name="input_30_address0">18, , </column>
                    <column name="input_30_address1">18, , </column>
                    <column name="input_30_d0">32, , </column>
                    <column name="input_30_d1">32, , </column>
                    <column name="input_30_q0">32, , </column>
                    <column name="input_30_q1">32, , </column>
                    <column name="input_31_address0">18, , </column>
                    <column name="input_31_address1">18, , </column>
                    <column name="input_31_d0">32, , </column>
                    <column name="input_31_d1">32, , </column>
                    <column name="input_31_q0">32, , </column>
                    <column name="input_31_q1">32, , </column>
                    <column name="input_32_address0">18, , </column>
                    <column name="input_32_address1">18, , </column>
                    <column name="input_32_d0">32, , </column>
                    <column name="input_32_d1">32, , </column>
                    <column name="input_32_q0">32, , </column>
                    <column name="input_32_q1">32, , </column>
                    <column name="input_33_address0">18, , </column>
                    <column name="input_33_address1">18, , </column>
                    <column name="input_33_d0">32, , </column>
                    <column name="input_33_d1">32, , </column>
                    <column name="input_33_q0">32, , </column>
                    <column name="input_33_q1">32, , </column>
                    <column name="input_34_address0">18, , </column>
                    <column name="input_34_address1">18, , </column>
                    <column name="input_34_d0">32, , </column>
                    <column name="input_34_d1">32, , </column>
                    <column name="input_34_q0">32, , </column>
                    <column name="input_34_q1">32, , </column>
                    <column name="input_35_address0">18, , </column>
                    <column name="input_35_address1">18, , </column>
                    <column name="input_35_d0">32, , </column>
                    <column name="input_35_d1">32, , </column>
                    <column name="input_35_q0">32, , </column>
                    <column name="input_35_q1">32, , </column>
                    <column name="input_36_address0">18, , </column>
                    <column name="input_36_address1">18, , </column>
                    <column name="input_36_d0">32, , </column>
                    <column name="input_36_d1">32, , </column>
                    <column name="input_36_q0">32, , </column>
                    <column name="input_36_q1">32, , </column>
                    <column name="input_37_address0">18, , </column>
                    <column name="input_37_address1">18, , </column>
                    <column name="input_37_d0">32, , </column>
                    <column name="input_37_d1">32, , </column>
                    <column name="input_37_q0">32, , </column>
                    <column name="input_37_q1">32, , </column>
                    <column name="input_38_address0">18, , </column>
                    <column name="input_38_address1">18, , </column>
                    <column name="input_38_d0">32, , </column>
                    <column name="input_38_d1">32, , </column>
                    <column name="input_38_q0">32, , </column>
                    <column name="input_38_q1">32, , </column>
                    <column name="input_39_address0">18, , </column>
                    <column name="input_39_address1">18, , </column>
                    <column name="input_39_d0">32, , </column>
                    <column name="input_39_d1">32, , </column>
                    <column name="input_39_q0">32, , </column>
                    <column name="input_39_q1">32, , </column>
                    <column name="input_3_address0">18, , </column>
                    <column name="input_3_address1">18, , </column>
                    <column name="input_3_d0">32, , </column>
                    <column name="input_3_d1">32, , </column>
                    <column name="input_3_q0">32, , </column>
                    <column name="input_3_q1">32, , </column>
                    <column name="input_40_address0">18, , </column>
                    <column name="input_40_address1">18, , </column>
                    <column name="input_40_d0">32, , </column>
                    <column name="input_40_d1">32, , </column>
                    <column name="input_40_q0">32, , </column>
                    <column name="input_40_q1">32, , </column>
                    <column name="input_41_address0">18, , </column>
                    <column name="input_41_address1">18, , </column>
                    <column name="input_41_d0">32, , </column>
                    <column name="input_41_d1">32, , </column>
                    <column name="input_41_q0">32, , </column>
                    <column name="input_41_q1">32, , </column>
                    <column name="input_42_address0">18, , </column>
                    <column name="input_42_address1">18, , </column>
                    <column name="input_42_d0">32, , </column>
                    <column name="input_42_d1">32, , </column>
                    <column name="input_42_q0">32, , </column>
                    <column name="input_42_q1">32, , </column>
                    <column name="input_43_address0">18, , </column>
                    <column name="input_43_address1">18, , </column>
                    <column name="input_43_d0">32, , </column>
                    <column name="input_43_d1">32, , </column>
                    <column name="input_43_q0">32, , </column>
                    <column name="input_43_q1">32, , </column>
                    <column name="input_44_address0">18, , </column>
                    <column name="input_44_address1">18, , </column>
                    <column name="input_44_d0">32, , </column>
                    <column name="input_44_d1">32, , </column>
                    <column name="input_44_q0">32, , </column>
                    <column name="input_44_q1">32, , </column>
                    <column name="input_45_address0">18, , </column>
                    <column name="input_45_address1">18, , </column>
                    <column name="input_45_d0">32, , </column>
                    <column name="input_45_d1">32, , </column>
                    <column name="input_45_q0">32, , </column>
                    <column name="input_45_q1">32, , </column>
                    <column name="input_46_address0">18, , </column>
                    <column name="input_46_address1">18, , </column>
                    <column name="input_46_d0">32, , </column>
                    <column name="input_46_d1">32, , </column>
                    <column name="input_46_q0">32, , </column>
                    <column name="input_46_q1">32, , </column>
                    <column name="input_47_address0">18, , </column>
                    <column name="input_47_address1">18, , </column>
                    <column name="input_47_d0">32, , </column>
                    <column name="input_47_d1">32, , </column>
                    <column name="input_47_q0">32, , </column>
                    <column name="input_47_q1">32, , </column>
                    <column name="input_48_address0">18, , </column>
                    <column name="input_48_address1">18, , </column>
                    <column name="input_48_d0">32, , </column>
                    <column name="input_48_d1">32, , </column>
                    <column name="input_48_q0">32, , </column>
                    <column name="input_48_q1">32, , </column>
                    <column name="input_49_address0">18, , </column>
                    <column name="input_49_address1">18, , </column>
                    <column name="input_49_d0">32, , </column>
                    <column name="input_49_d1">32, , </column>
                    <column name="input_49_q0">32, , </column>
                    <column name="input_49_q1">32, , </column>
                    <column name="input_4_address0">18, , </column>
                    <column name="input_4_address1">18, , </column>
                    <column name="input_4_d0">32, , </column>
                    <column name="input_4_d1">32, , </column>
                    <column name="input_4_q0">32, , </column>
                    <column name="input_4_q1">32, , </column>
                    <column name="input_50_address0">18, , </column>
                    <column name="input_50_address1">18, , </column>
                    <column name="input_50_d0">32, , </column>
                    <column name="input_50_d1">32, , </column>
                    <column name="input_50_q0">32, , </column>
                    <column name="input_50_q1">32, , </column>
                    <column name="input_51_address0">18, , </column>
                    <column name="input_51_address1">18, , </column>
                    <column name="input_51_d0">32, , </column>
                    <column name="input_51_d1">32, , </column>
                    <column name="input_51_q0">32, , </column>
                    <column name="input_51_q1">32, , </column>
                    <column name="input_52_address0">18, , </column>
                    <column name="input_52_address1">18, , </column>
                    <column name="input_52_d0">32, , </column>
                    <column name="input_52_d1">32, , </column>
                    <column name="input_52_q0">32, , </column>
                    <column name="input_52_q1">32, , </column>
                    <column name="input_53_address0">18, , </column>
                    <column name="input_53_address1">18, , </column>
                    <column name="input_53_d0">32, , </column>
                    <column name="input_53_d1">32, , </column>
                    <column name="input_53_q0">32, , </column>
                    <column name="input_53_q1">32, , </column>
                    <column name="input_54_address0">18, , </column>
                    <column name="input_54_address1">18, , </column>
                    <column name="input_54_d0">32, , </column>
                    <column name="input_54_d1">32, , </column>
                    <column name="input_54_q0">32, , </column>
                    <column name="input_54_q1">32, , </column>
                    <column name="input_55_address0">18, , </column>
                    <column name="input_55_address1">18, , </column>
                    <column name="input_55_d0">32, , </column>
                    <column name="input_55_d1">32, , </column>
                    <column name="input_55_q0">32, , </column>
                    <column name="input_55_q1">32, , </column>
                    <column name="input_56_address0">18, , </column>
                    <column name="input_56_address1">18, , </column>
                    <column name="input_56_d0">32, , </column>
                    <column name="input_56_d1">32, , </column>
                    <column name="input_56_q0">32, , </column>
                    <column name="input_56_q1">32, , </column>
                    <column name="input_57_address0">18, , </column>
                    <column name="input_57_address1">18, , </column>
                    <column name="input_57_d0">32, , </column>
                    <column name="input_57_d1">32, , </column>
                    <column name="input_57_q0">32, , </column>
                    <column name="input_57_q1">32, , </column>
                    <column name="input_58_address0">18, , </column>
                    <column name="input_58_address1">18, , </column>
                    <column name="input_58_d0">32, , </column>
                    <column name="input_58_d1">32, , </column>
                    <column name="input_58_q0">32, , </column>
                    <column name="input_58_q1">32, , </column>
                    <column name="input_59_address0">18, , </column>
                    <column name="input_59_address1">18, , </column>
                    <column name="input_59_d0">32, , </column>
                    <column name="input_59_d1">32, , </column>
                    <column name="input_59_q0">32, , </column>
                    <column name="input_59_q1">32, , </column>
                    <column name="input_5_address0">18, , </column>
                    <column name="input_5_address1">18, , </column>
                    <column name="input_5_d0">32, , </column>
                    <column name="input_5_d1">32, , </column>
                    <column name="input_5_q0">32, , </column>
                    <column name="input_5_q1">32, , </column>
                    <column name="input_60_address0">18, , </column>
                    <column name="input_60_address1">18, , </column>
                    <column name="input_60_d0">32, , </column>
                    <column name="input_60_d1">32, , </column>
                    <column name="input_60_q0">32, , </column>
                    <column name="input_60_q1">32, , </column>
                    <column name="input_61_address0">18, , </column>
                    <column name="input_61_address1">18, , </column>
                    <column name="input_61_d0">32, , </column>
                    <column name="input_61_d1">32, , </column>
                    <column name="input_61_q0">32, , </column>
                    <column name="input_61_q1">32, , </column>
                    <column name="input_62_address0">18, , </column>
                    <column name="input_62_address1">18, , </column>
                    <column name="input_62_d0">32, , </column>
                    <column name="input_62_d1">32, , </column>
                    <column name="input_62_q0">32, , </column>
                    <column name="input_62_q1">32, , </column>
                    <column name="input_63_address0">18, , </column>
                    <column name="input_63_address1">18, , </column>
                    <column name="input_63_d0">32, , </column>
                    <column name="input_63_d1">32, , </column>
                    <column name="input_63_q0">32, , </column>
                    <column name="input_63_q1">32, , </column>
                    <column name="input_6_address0">18, , </column>
                    <column name="input_6_address1">18, , </column>
                    <column name="input_6_d0">32, , </column>
                    <column name="input_6_d1">32, , </column>
                    <column name="input_6_q0">32, , </column>
                    <column name="input_6_q1">32, , </column>
                    <column name="input_7_address0">18, , </column>
                    <column name="input_7_address1">18, , </column>
                    <column name="input_7_d0">32, , </column>
                    <column name="input_7_d1">32, , </column>
                    <column name="input_7_q0">32, , </column>
                    <column name="input_7_q1">32, , </column>
                    <column name="input_8_address0">18, , </column>
                    <column name="input_8_address1">18, , </column>
                    <column name="input_8_d0">32, , </column>
                    <column name="input_8_d1">32, , </column>
                    <column name="input_8_q0">32, , </column>
                    <column name="input_8_q1">32, , </column>
                    <column name="input_9_address0">18, , </column>
                    <column name="input_9_address1">18, , </column>
                    <column name="input_9_d0">32, , </column>
                    <column name="input_9_d1">32, , </column>
                    <column name="input_9_q0">32, , </column>
                    <column name="input_9_q1">32, , </column>
                    <column name="output_r_address0">24, , </column>
                    <column name="output_r_address1">24, , </column>
                    <column name="output_r_d0">32, , </column>
                    <column name="output_r_d1">32, , </column>
                    <column name="output_r_q0">32, , </column>
                    <column name="output_r_q1">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, int*</column>
                    <column name="output">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_0_address0, port, offset, </column>
                    <column name="input">input_0_ce0, port, , </column>
                    <column name="input">input_0_d0, port, , </column>
                    <column name="input">input_0_q0, port, , </column>
                    <column name="input">input_0_we0, port, , </column>
                    <column name="input">input_0_address1, port, offset, </column>
                    <column name="input">input_0_ce1, port, , </column>
                    <column name="input">input_0_d1, port, , </column>
                    <column name="input">input_0_q1, port, , </column>
                    <column name="input">input_0_we1, port, , </column>
                    <column name="input">input_1_address0, port, offset, </column>
                    <column name="input">input_1_ce0, port, , </column>
                    <column name="input">input_1_d0, port, , </column>
                    <column name="input">input_1_q0, port, , </column>
                    <column name="input">input_1_we0, port, , </column>
                    <column name="input">input_1_address1, port, offset, </column>
                    <column name="input">input_1_ce1, port, , </column>
                    <column name="input">input_1_d1, port, , </column>
                    <column name="input">input_1_q1, port, , </column>
                    <column name="input">input_1_we1, port, , </column>
                    <column name="input">input_2_address0, port, offset, </column>
                    <column name="input">input_2_ce0, port, , </column>
                    <column name="input">input_2_d0, port, , </column>
                    <column name="input">input_2_q0, port, , </column>
                    <column name="input">input_2_we0, port, , </column>
                    <column name="input">input_2_address1, port, offset, </column>
                    <column name="input">input_2_ce1, port, , </column>
                    <column name="input">input_2_d1, port, , </column>
                    <column name="input">input_2_q1, port, , </column>
                    <column name="input">input_2_we1, port, , </column>
                    <column name="input">input_3_address0, port, offset, </column>
                    <column name="input">input_3_ce0, port, , </column>
                    <column name="input">input_3_d0, port, , </column>
                    <column name="input">input_3_q0, port, , </column>
                    <column name="input">input_3_we0, port, , </column>
                    <column name="input">input_3_address1, port, offset, </column>
                    <column name="input">input_3_ce1, port, , </column>
                    <column name="input">input_3_d1, port, , </column>
                    <column name="input">input_3_q1, port, , </column>
                    <column name="input">input_3_we1, port, , </column>
                    <column name="input">input_4_address0, port, offset, </column>
                    <column name="input">input_4_ce0, port, , </column>
                    <column name="input">input_4_d0, port, , </column>
                    <column name="input">input_4_q0, port, , </column>
                    <column name="input">input_4_we0, port, , </column>
                    <column name="input">input_4_address1, port, offset, </column>
                    <column name="input">input_4_ce1, port, , </column>
                    <column name="input">input_4_d1, port, , </column>
                    <column name="input">input_4_q1, port, , </column>
                    <column name="input">input_4_we1, port, , </column>
                    <column name="input">input_5_address0, port, offset, </column>
                    <column name="input">input_5_ce0, port, , </column>
                    <column name="input">input_5_d0, port, , </column>
                    <column name="input">input_5_q0, port, , </column>
                    <column name="input">input_5_we0, port, , </column>
                    <column name="input">input_5_address1, port, offset, </column>
                    <column name="input">input_5_ce1, port, , </column>
                    <column name="input">input_5_d1, port, , </column>
                    <column name="input">input_5_q1, port, , </column>
                    <column name="input">input_5_we1, port, , </column>
                    <column name="input">input_6_address0, port, offset, </column>
                    <column name="input">input_6_ce0, port, , </column>
                    <column name="input">input_6_d0, port, , </column>
                    <column name="input">input_6_q0, port, , </column>
                    <column name="input">input_6_we0, port, , </column>
                    <column name="input">input_6_address1, port, offset, </column>
                    <column name="input">input_6_ce1, port, , </column>
                    <column name="input">input_6_d1, port, , </column>
                    <column name="input">input_6_q1, port, , </column>
                    <column name="input">input_6_we1, port, , </column>
                    <column name="input">input_7_address0, port, offset, </column>
                    <column name="input">input_7_ce0, port, , </column>
                    <column name="input">input_7_d0, port, , </column>
                    <column name="input">input_7_q0, port, , </column>
                    <column name="input">input_7_we0, port, , </column>
                    <column name="input">input_7_address1, port, offset, </column>
                    <column name="input">input_7_ce1, port, , </column>
                    <column name="input">input_7_d1, port, , </column>
                    <column name="input">input_7_q1, port, , </column>
                    <column name="input">input_7_we1, port, , </column>
                    <column name="input">input_8_address0, port, offset, </column>
                    <column name="input">input_8_ce0, port, , </column>
                    <column name="input">input_8_d0, port, , </column>
                    <column name="input">input_8_q0, port, , </column>
                    <column name="input">input_8_we0, port, , </column>
                    <column name="input">input_8_address1, port, offset, </column>
                    <column name="input">input_8_ce1, port, , </column>
                    <column name="input">input_8_d1, port, , </column>
                    <column name="input">input_8_q1, port, , </column>
                    <column name="input">input_8_we1, port, , </column>
                    <column name="input">input_9_address0, port, offset, </column>
                    <column name="input">input_9_ce0, port, , </column>
                    <column name="input">input_9_d0, port, , </column>
                    <column name="input">input_9_q0, port, , </column>
                    <column name="input">input_9_we0, port, , </column>
                    <column name="input">input_9_address1, port, offset, </column>
                    <column name="input">input_9_ce1, port, , </column>
                    <column name="input">input_9_d1, port, , </column>
                    <column name="input">input_9_q1, port, , </column>
                    <column name="input">input_9_we1, port, , </column>
                    <column name="input">input_10_address0, port, offset, </column>
                    <column name="input">input_10_ce0, port, , </column>
                    <column name="input">input_10_d0, port, , </column>
                    <column name="input">input_10_q0, port, , </column>
                    <column name="input">input_10_we0, port, , </column>
                    <column name="input">input_10_address1, port, offset, </column>
                    <column name="input">input_10_ce1, port, , </column>
                    <column name="input">input_10_d1, port, , </column>
                    <column name="input">input_10_q1, port, , </column>
                    <column name="input">input_10_we1, port, , </column>
                    <column name="input">input_11_address0, port, offset, </column>
                    <column name="input">input_11_ce0, port, , </column>
                    <column name="input">input_11_d0, port, , </column>
                    <column name="input">input_11_q0, port, , </column>
                    <column name="input">input_11_we0, port, , </column>
                    <column name="input">input_11_address1, port, offset, </column>
                    <column name="input">input_11_ce1, port, , </column>
                    <column name="input">input_11_d1, port, , </column>
                    <column name="input">input_11_q1, port, , </column>
                    <column name="input">input_11_we1, port, , </column>
                    <column name="input">input_12_address0, port, offset, </column>
                    <column name="input">input_12_ce0, port, , </column>
                    <column name="input">input_12_d0, port, , </column>
                    <column name="input">input_12_q0, port, , </column>
                    <column name="input">input_12_we0, port, , </column>
                    <column name="input">input_12_address1, port, offset, </column>
                    <column name="input">input_12_ce1, port, , </column>
                    <column name="input">input_12_d1, port, , </column>
                    <column name="input">input_12_q1, port, , </column>
                    <column name="input">input_12_we1, port, , </column>
                    <column name="input">input_13_address0, port, offset, </column>
                    <column name="input">input_13_ce0, port, , </column>
                    <column name="input">input_13_d0, port, , </column>
                    <column name="input">input_13_q0, port, , </column>
                    <column name="input">input_13_we0, port, , </column>
                    <column name="input">input_13_address1, port, offset, </column>
                    <column name="input">input_13_ce1, port, , </column>
                    <column name="input">input_13_d1, port, , </column>
                    <column name="input">input_13_q1, port, , </column>
                    <column name="input">input_13_we1, port, , </column>
                    <column name="input">input_14_address0, port, offset, </column>
                    <column name="input">input_14_ce0, port, , </column>
                    <column name="input">input_14_d0, port, , </column>
                    <column name="input">input_14_q0, port, , </column>
                    <column name="input">input_14_we0, port, , </column>
                    <column name="input">input_14_address1, port, offset, </column>
                    <column name="input">input_14_ce1, port, , </column>
                    <column name="input">input_14_d1, port, , </column>
                    <column name="input">input_14_q1, port, , </column>
                    <column name="input">input_14_we1, port, , </column>
                    <column name="input">input_15_address0, port, offset, </column>
                    <column name="input">input_15_ce0, port, , </column>
                    <column name="input">input_15_d0, port, , </column>
                    <column name="input">input_15_q0, port, , </column>
                    <column name="input">input_15_we0, port, , </column>
                    <column name="input">input_15_address1, port, offset, </column>
                    <column name="input">input_15_ce1, port, , </column>
                    <column name="input">input_15_d1, port, , </column>
                    <column name="input">input_15_q1, port, , </column>
                    <column name="input">input_15_we1, port, , </column>
                    <column name="input">input_16_address0, port, offset, </column>
                    <column name="input">input_16_ce0, port, , </column>
                    <column name="input">input_16_d0, port, , </column>
                    <column name="input">input_16_q0, port, , </column>
                    <column name="input">input_16_we0, port, , </column>
                    <column name="input">input_16_address1, port, offset, </column>
                    <column name="input">input_16_ce1, port, , </column>
                    <column name="input">input_16_d1, port, , </column>
                    <column name="input">input_16_q1, port, , </column>
                    <column name="input">input_16_we1, port, , </column>
                    <column name="input">input_17_address0, port, offset, </column>
                    <column name="input">input_17_ce0, port, , </column>
                    <column name="input">input_17_d0, port, , </column>
                    <column name="input">input_17_q0, port, , </column>
                    <column name="input">input_17_we0, port, , </column>
                    <column name="input">input_17_address1, port, offset, </column>
                    <column name="input">input_17_ce1, port, , </column>
                    <column name="input">input_17_d1, port, , </column>
                    <column name="input">input_17_q1, port, , </column>
                    <column name="input">input_17_we1, port, , </column>
                    <column name="input">input_18_address0, port, offset, </column>
                    <column name="input">input_18_ce0, port, , </column>
                    <column name="input">input_18_d0, port, , </column>
                    <column name="input">input_18_q0, port, , </column>
                    <column name="input">input_18_we0, port, , </column>
                    <column name="input">input_18_address1, port, offset, </column>
                    <column name="input">input_18_ce1, port, , </column>
                    <column name="input">input_18_d1, port, , </column>
                    <column name="input">input_18_q1, port, , </column>
                    <column name="input">input_18_we1, port, , </column>
                    <column name="input">input_19_address0, port, offset, </column>
                    <column name="input">input_19_ce0, port, , </column>
                    <column name="input">input_19_d0, port, , </column>
                    <column name="input">input_19_q0, port, , </column>
                    <column name="input">input_19_we0, port, , </column>
                    <column name="input">input_19_address1, port, offset, </column>
                    <column name="input">input_19_ce1, port, , </column>
                    <column name="input">input_19_d1, port, , </column>
                    <column name="input">input_19_q1, port, , </column>
                    <column name="input">input_19_we1, port, , </column>
                    <column name="input">input_20_address0, port, offset, </column>
                    <column name="input">input_20_ce0, port, , </column>
                    <column name="input">input_20_d0, port, , </column>
                    <column name="input">input_20_q0, port, , </column>
                    <column name="input">input_20_we0, port, , </column>
                    <column name="input">input_20_address1, port, offset, </column>
                    <column name="input">input_20_ce1, port, , </column>
                    <column name="input">input_20_d1, port, , </column>
                    <column name="input">input_20_q1, port, , </column>
                    <column name="input">input_20_we1, port, , </column>
                    <column name="input">input_21_address0, port, offset, </column>
                    <column name="input">input_21_ce0, port, , </column>
                    <column name="input">input_21_d0, port, , </column>
                    <column name="input">input_21_q0, port, , </column>
                    <column name="input">input_21_we0, port, , </column>
                    <column name="input">input_21_address1, port, offset, </column>
                    <column name="input">input_21_ce1, port, , </column>
                    <column name="input">input_21_d1, port, , </column>
                    <column name="input">input_21_q1, port, , </column>
                    <column name="input">input_21_we1, port, , </column>
                    <column name="input">input_22_address0, port, offset, </column>
                    <column name="input">input_22_ce0, port, , </column>
                    <column name="input">input_22_d0, port, , </column>
                    <column name="input">input_22_q0, port, , </column>
                    <column name="input">input_22_we0, port, , </column>
                    <column name="input">input_22_address1, port, offset, </column>
                    <column name="input">input_22_ce1, port, , </column>
                    <column name="input">input_22_d1, port, , </column>
                    <column name="input">input_22_q1, port, , </column>
                    <column name="input">input_22_we1, port, , </column>
                    <column name="input">input_23_address0, port, offset, </column>
                    <column name="input">input_23_ce0, port, , </column>
                    <column name="input">input_23_d0, port, , </column>
                    <column name="input">input_23_q0, port, , </column>
                    <column name="input">input_23_we0, port, , </column>
                    <column name="input">input_23_address1, port, offset, </column>
                    <column name="input">input_23_ce1, port, , </column>
                    <column name="input">input_23_d1, port, , </column>
                    <column name="input">input_23_q1, port, , </column>
                    <column name="input">input_23_we1, port, , </column>
                    <column name="input">input_24_address0, port, offset, </column>
                    <column name="input">input_24_ce0, port, , </column>
                    <column name="input">input_24_d0, port, , </column>
                    <column name="input">input_24_q0, port, , </column>
                    <column name="input">input_24_we0, port, , </column>
                    <column name="input">input_24_address1, port, offset, </column>
                    <column name="input">input_24_ce1, port, , </column>
                    <column name="input">input_24_d1, port, , </column>
                    <column name="input">input_24_q1, port, , </column>
                    <column name="input">input_24_we1, port, , </column>
                    <column name="input">input_25_address0, port, offset, </column>
                    <column name="input">input_25_ce0, port, , </column>
                    <column name="input">input_25_d0, port, , </column>
                    <column name="input">input_25_q0, port, , </column>
                    <column name="input">input_25_we0, port, , </column>
                    <column name="input">input_25_address1, port, offset, </column>
                    <column name="input">input_25_ce1, port, , </column>
                    <column name="input">input_25_d1, port, , </column>
                    <column name="input">input_25_q1, port, , </column>
                    <column name="input">input_25_we1, port, , </column>
                    <column name="input">input_26_address0, port, offset, </column>
                    <column name="input">input_26_ce0, port, , </column>
                    <column name="input">input_26_d0, port, , </column>
                    <column name="input">input_26_q0, port, , </column>
                    <column name="input">input_26_we0, port, , </column>
                    <column name="input">input_26_address1, port, offset, </column>
                    <column name="input">input_26_ce1, port, , </column>
                    <column name="input">input_26_d1, port, , </column>
                    <column name="input">input_26_q1, port, , </column>
                    <column name="input">input_26_we1, port, , </column>
                    <column name="input">input_27_address0, port, offset, </column>
                    <column name="input">input_27_ce0, port, , </column>
                    <column name="input">input_27_d0, port, , </column>
                    <column name="input">input_27_q0, port, , </column>
                    <column name="input">input_27_we0, port, , </column>
                    <column name="input">input_27_address1, port, offset, </column>
                    <column name="input">input_27_ce1, port, , </column>
                    <column name="input">input_27_d1, port, , </column>
                    <column name="input">input_27_q1, port, , </column>
                    <column name="input">input_27_we1, port, , </column>
                    <column name="input">input_28_address0, port, offset, </column>
                    <column name="input">input_28_ce0, port, , </column>
                    <column name="input">input_28_d0, port, , </column>
                    <column name="input">input_28_q0, port, , </column>
                    <column name="input">input_28_we0, port, , </column>
                    <column name="input">input_28_address1, port, offset, </column>
                    <column name="input">input_28_ce1, port, , </column>
                    <column name="input">input_28_d1, port, , </column>
                    <column name="input">input_28_q1, port, , </column>
                    <column name="input">input_28_we1, port, , </column>
                    <column name="input">input_29_address0, port, offset, </column>
                    <column name="input">input_29_ce0, port, , </column>
                    <column name="input">input_29_d0, port, , </column>
                    <column name="input">input_29_q0, port, , </column>
                    <column name="input">input_29_we0, port, , </column>
                    <column name="input">input_29_address1, port, offset, </column>
                    <column name="input">input_29_ce1, port, , </column>
                    <column name="input">input_29_d1, port, , </column>
                    <column name="input">input_29_q1, port, , </column>
                    <column name="input">input_29_we1, port, , </column>
                    <column name="input">input_30_address0, port, offset, </column>
                    <column name="input">input_30_ce0, port, , </column>
                    <column name="input">input_30_d0, port, , </column>
                    <column name="input">input_30_q0, port, , </column>
                    <column name="input">input_30_we0, port, , </column>
                    <column name="input">input_30_address1, port, offset, </column>
                    <column name="input">input_30_ce1, port, , </column>
                    <column name="input">input_30_d1, port, , </column>
                    <column name="input">input_30_q1, port, , </column>
                    <column name="input">input_30_we1, port, , </column>
                    <column name="input">input_31_address0, port, offset, </column>
                    <column name="input">input_31_ce0, port, , </column>
                    <column name="input">input_31_d0, port, , </column>
                    <column name="input">input_31_q0, port, , </column>
                    <column name="input">input_31_we0, port, , </column>
                    <column name="input">input_31_address1, port, offset, </column>
                    <column name="input">input_31_ce1, port, , </column>
                    <column name="input">input_31_d1, port, , </column>
                    <column name="input">input_31_q1, port, , </column>
                    <column name="input">input_31_we1, port, , </column>
                    <column name="input">input_32_address0, port, offset, </column>
                    <column name="input">input_32_ce0, port, , </column>
                    <column name="input">input_32_d0, port, , </column>
                    <column name="input">input_32_q0, port, , </column>
                    <column name="input">input_32_we0, port, , </column>
                    <column name="input">input_32_address1, port, offset, </column>
                    <column name="input">input_32_ce1, port, , </column>
                    <column name="input">input_32_d1, port, , </column>
                    <column name="input">input_32_q1, port, , </column>
                    <column name="input">input_32_we1, port, , </column>
                    <column name="input">input_33_address0, port, offset, </column>
                    <column name="input">input_33_ce0, port, , </column>
                    <column name="input">input_33_d0, port, , </column>
                    <column name="input">input_33_q0, port, , </column>
                    <column name="input">input_33_we0, port, , </column>
                    <column name="input">input_33_address1, port, offset, </column>
                    <column name="input">input_33_ce1, port, , </column>
                    <column name="input">input_33_d1, port, , </column>
                    <column name="input">input_33_q1, port, , </column>
                    <column name="input">input_33_we1, port, , </column>
                    <column name="input">input_34_address0, port, offset, </column>
                    <column name="input">input_34_ce0, port, , </column>
                    <column name="input">input_34_d0, port, , </column>
                    <column name="input">input_34_q0, port, , </column>
                    <column name="input">input_34_we0, port, , </column>
                    <column name="input">input_34_address1, port, offset, </column>
                    <column name="input">input_34_ce1, port, , </column>
                    <column name="input">input_34_d1, port, , </column>
                    <column name="input">input_34_q1, port, , </column>
                    <column name="input">input_34_we1, port, , </column>
                    <column name="input">input_35_address0, port, offset, </column>
                    <column name="input">input_35_ce0, port, , </column>
                    <column name="input">input_35_d0, port, , </column>
                    <column name="input">input_35_q0, port, , </column>
                    <column name="input">input_35_we0, port, , </column>
                    <column name="input">input_35_address1, port, offset, </column>
                    <column name="input">input_35_ce1, port, , </column>
                    <column name="input">input_35_d1, port, , </column>
                    <column name="input">input_35_q1, port, , </column>
                    <column name="input">input_35_we1, port, , </column>
                    <column name="input">input_36_address0, port, offset, </column>
                    <column name="input">input_36_ce0, port, , </column>
                    <column name="input">input_36_d0, port, , </column>
                    <column name="input">input_36_q0, port, , </column>
                    <column name="input">input_36_we0, port, , </column>
                    <column name="input">input_36_address1, port, offset, </column>
                    <column name="input">input_36_ce1, port, , </column>
                    <column name="input">input_36_d1, port, , </column>
                    <column name="input">input_36_q1, port, , </column>
                    <column name="input">input_36_we1, port, , </column>
                    <column name="input">input_37_address0, port, offset, </column>
                    <column name="input">input_37_ce0, port, , </column>
                    <column name="input">input_37_d0, port, , </column>
                    <column name="input">input_37_q0, port, , </column>
                    <column name="input">input_37_we0, port, , </column>
                    <column name="input">input_37_address1, port, offset, </column>
                    <column name="input">input_37_ce1, port, , </column>
                    <column name="input">input_37_d1, port, , </column>
                    <column name="input">input_37_q1, port, , </column>
                    <column name="input">input_37_we1, port, , </column>
                    <column name="input">input_38_address0, port, offset, </column>
                    <column name="input">input_38_ce0, port, , </column>
                    <column name="input">input_38_d0, port, , </column>
                    <column name="input">input_38_q0, port, , </column>
                    <column name="input">input_38_we0, port, , </column>
                    <column name="input">input_38_address1, port, offset, </column>
                    <column name="input">input_38_ce1, port, , </column>
                    <column name="input">input_38_d1, port, , </column>
                    <column name="input">input_38_q1, port, , </column>
                    <column name="input">input_38_we1, port, , </column>
                    <column name="input">input_39_address0, port, offset, </column>
                    <column name="input">input_39_ce0, port, , </column>
                    <column name="input">input_39_d0, port, , </column>
                    <column name="input">input_39_q0, port, , </column>
                    <column name="input">input_39_we0, port, , </column>
                    <column name="input">input_39_address1, port, offset, </column>
                    <column name="input">input_39_ce1, port, , </column>
                    <column name="input">input_39_d1, port, , </column>
                    <column name="input">input_39_q1, port, , </column>
                    <column name="input">input_39_we1, port, , </column>
                    <column name="input">input_40_address0, port, offset, </column>
                    <column name="input">input_40_ce0, port, , </column>
                    <column name="input">input_40_d0, port, , </column>
                    <column name="input">input_40_q0, port, , </column>
                    <column name="input">input_40_we0, port, , </column>
                    <column name="input">input_40_address1, port, offset, </column>
                    <column name="input">input_40_ce1, port, , </column>
                    <column name="input">input_40_d1, port, , </column>
                    <column name="input">input_40_q1, port, , </column>
                    <column name="input">input_40_we1, port, , </column>
                    <column name="input">input_41_address0, port, offset, </column>
                    <column name="input">input_41_ce0, port, , </column>
                    <column name="input">input_41_d0, port, , </column>
                    <column name="input">input_41_q0, port, , </column>
                    <column name="input">input_41_we0, port, , </column>
                    <column name="input">input_41_address1, port, offset, </column>
                    <column name="input">input_41_ce1, port, , </column>
                    <column name="input">input_41_d1, port, , </column>
                    <column name="input">input_41_q1, port, , </column>
                    <column name="input">input_41_we1, port, , </column>
                    <column name="input">input_42_address0, port, offset, </column>
                    <column name="input">input_42_ce0, port, , </column>
                    <column name="input">input_42_d0, port, , </column>
                    <column name="input">input_42_q0, port, , </column>
                    <column name="input">input_42_we0, port, , </column>
                    <column name="input">input_42_address1, port, offset, </column>
                    <column name="input">input_42_ce1, port, , </column>
                    <column name="input">input_42_d1, port, , </column>
                    <column name="input">input_42_q1, port, , </column>
                    <column name="input">input_42_we1, port, , </column>
                    <column name="input">input_43_address0, port, offset, </column>
                    <column name="input">input_43_ce0, port, , </column>
                    <column name="input">input_43_d0, port, , </column>
                    <column name="input">input_43_q0, port, , </column>
                    <column name="input">input_43_we0, port, , </column>
                    <column name="input">input_43_address1, port, offset, </column>
                    <column name="input">input_43_ce1, port, , </column>
                    <column name="input">input_43_d1, port, , </column>
                    <column name="input">input_43_q1, port, , </column>
                    <column name="input">input_43_we1, port, , </column>
                    <column name="input">input_44_address0, port, offset, </column>
                    <column name="input">input_44_ce0, port, , </column>
                    <column name="input">input_44_d0, port, , </column>
                    <column name="input">input_44_q0, port, , </column>
                    <column name="input">input_44_we0, port, , </column>
                    <column name="input">input_44_address1, port, offset, </column>
                    <column name="input">input_44_ce1, port, , </column>
                    <column name="input">input_44_d1, port, , </column>
                    <column name="input">input_44_q1, port, , </column>
                    <column name="input">input_44_we1, port, , </column>
                    <column name="input">input_45_address0, port, offset, </column>
                    <column name="input">input_45_ce0, port, , </column>
                    <column name="input">input_45_d0, port, , </column>
                    <column name="input">input_45_q0, port, , </column>
                    <column name="input">input_45_we0, port, , </column>
                    <column name="input">input_45_address1, port, offset, </column>
                    <column name="input">input_45_ce1, port, , </column>
                    <column name="input">input_45_d1, port, , </column>
                    <column name="input">input_45_q1, port, , </column>
                    <column name="input">input_45_we1, port, , </column>
                    <column name="input">input_46_address0, port, offset, </column>
                    <column name="input">input_46_ce0, port, , </column>
                    <column name="input">input_46_d0, port, , </column>
                    <column name="input">input_46_q0, port, , </column>
                    <column name="input">input_46_we0, port, , </column>
                    <column name="input">input_46_address1, port, offset, </column>
                    <column name="input">input_46_ce1, port, , </column>
                    <column name="input">input_46_d1, port, , </column>
                    <column name="input">input_46_q1, port, , </column>
                    <column name="input">input_46_we1, port, , </column>
                    <column name="input">input_47_address0, port, offset, </column>
                    <column name="input">input_47_ce0, port, , </column>
                    <column name="input">input_47_d0, port, , </column>
                    <column name="input">input_47_q0, port, , </column>
                    <column name="input">input_47_we0, port, , </column>
                    <column name="input">input_47_address1, port, offset, </column>
                    <column name="input">input_47_ce1, port, , </column>
                    <column name="input">input_47_d1, port, , </column>
                    <column name="input">input_47_q1, port, , </column>
                    <column name="input">input_47_we1, port, , </column>
                    <column name="input">input_48_address0, port, offset, </column>
                    <column name="input">input_48_ce0, port, , </column>
                    <column name="input">input_48_d0, port, , </column>
                    <column name="input">input_48_q0, port, , </column>
                    <column name="input">input_48_we0, port, , </column>
                    <column name="input">input_48_address1, port, offset, </column>
                    <column name="input">input_48_ce1, port, , </column>
                    <column name="input">input_48_d1, port, , </column>
                    <column name="input">input_48_q1, port, , </column>
                    <column name="input">input_48_we1, port, , </column>
                    <column name="input">input_49_address0, port, offset, </column>
                    <column name="input">input_49_ce0, port, , </column>
                    <column name="input">input_49_d0, port, , </column>
                    <column name="input">input_49_q0, port, , </column>
                    <column name="input">input_49_we0, port, , </column>
                    <column name="input">input_49_address1, port, offset, </column>
                    <column name="input">input_49_ce1, port, , </column>
                    <column name="input">input_49_d1, port, , </column>
                    <column name="input">input_49_q1, port, , </column>
                    <column name="input">input_49_we1, port, , </column>
                    <column name="input">input_50_address0, port, offset, </column>
                    <column name="input">input_50_ce0, port, , </column>
                    <column name="input">input_50_d0, port, , </column>
                    <column name="input">input_50_q0, port, , </column>
                    <column name="input">input_50_we0, port, , </column>
                    <column name="input">input_50_address1, port, offset, </column>
                    <column name="input">input_50_ce1, port, , </column>
                    <column name="input">input_50_d1, port, , </column>
                    <column name="input">input_50_q1, port, , </column>
                    <column name="input">input_50_we1, port, , </column>
                    <column name="input">input_51_address0, port, offset, </column>
                    <column name="input">input_51_ce0, port, , </column>
                    <column name="input">input_51_d0, port, , </column>
                    <column name="input">input_51_q0, port, , </column>
                    <column name="input">input_51_we0, port, , </column>
                    <column name="input">input_51_address1, port, offset, </column>
                    <column name="input">input_51_ce1, port, , </column>
                    <column name="input">input_51_d1, port, , </column>
                    <column name="input">input_51_q1, port, , </column>
                    <column name="input">input_51_we1, port, , </column>
                    <column name="input">input_52_address0, port, offset, </column>
                    <column name="input">input_52_ce0, port, , </column>
                    <column name="input">input_52_d0, port, , </column>
                    <column name="input">input_52_q0, port, , </column>
                    <column name="input">input_52_we0, port, , </column>
                    <column name="input">input_52_address1, port, offset, </column>
                    <column name="input">input_52_ce1, port, , </column>
                    <column name="input">input_52_d1, port, , </column>
                    <column name="input">input_52_q1, port, , </column>
                    <column name="input">input_52_we1, port, , </column>
                    <column name="input">input_53_address0, port, offset, </column>
                    <column name="input">input_53_ce0, port, , </column>
                    <column name="input">input_53_d0, port, , </column>
                    <column name="input">input_53_q0, port, , </column>
                    <column name="input">input_53_we0, port, , </column>
                    <column name="input">input_53_address1, port, offset, </column>
                    <column name="input">input_53_ce1, port, , </column>
                    <column name="input">input_53_d1, port, , </column>
                    <column name="input">input_53_q1, port, , </column>
                    <column name="input">input_53_we1, port, , </column>
                    <column name="input">input_54_address0, port, offset, </column>
                    <column name="input">input_54_ce0, port, , </column>
                    <column name="input">input_54_d0, port, , </column>
                    <column name="input">input_54_q0, port, , </column>
                    <column name="input">input_54_we0, port, , </column>
                    <column name="input">input_54_address1, port, offset, </column>
                    <column name="input">input_54_ce1, port, , </column>
                    <column name="input">input_54_d1, port, , </column>
                    <column name="input">input_54_q1, port, , </column>
                    <column name="input">input_54_we1, port, , </column>
                    <column name="input">input_55_address0, port, offset, </column>
                    <column name="input">input_55_ce0, port, , </column>
                    <column name="input">input_55_d0, port, , </column>
                    <column name="input">input_55_q0, port, , </column>
                    <column name="input">input_55_we0, port, , </column>
                    <column name="input">input_55_address1, port, offset, </column>
                    <column name="input">input_55_ce1, port, , </column>
                    <column name="input">input_55_d1, port, , </column>
                    <column name="input">input_55_q1, port, , </column>
                    <column name="input">input_55_we1, port, , </column>
                    <column name="input">input_56_address0, port, offset, </column>
                    <column name="input">input_56_ce0, port, , </column>
                    <column name="input">input_56_d0, port, , </column>
                    <column name="input">input_56_q0, port, , </column>
                    <column name="input">input_56_we0, port, , </column>
                    <column name="input">input_56_address1, port, offset, </column>
                    <column name="input">input_56_ce1, port, , </column>
                    <column name="input">input_56_d1, port, , </column>
                    <column name="input">input_56_q1, port, , </column>
                    <column name="input">input_56_we1, port, , </column>
                    <column name="input">input_57_address0, port, offset, </column>
                    <column name="input">input_57_ce0, port, , </column>
                    <column name="input">input_57_d0, port, , </column>
                    <column name="input">input_57_q0, port, , </column>
                    <column name="input">input_57_we0, port, , </column>
                    <column name="input">input_57_address1, port, offset, </column>
                    <column name="input">input_57_ce1, port, , </column>
                    <column name="input">input_57_d1, port, , </column>
                    <column name="input">input_57_q1, port, , </column>
                    <column name="input">input_57_we1, port, , </column>
                    <column name="input">input_58_address0, port, offset, </column>
                    <column name="input">input_58_ce0, port, , </column>
                    <column name="input">input_58_d0, port, , </column>
                    <column name="input">input_58_q0, port, , </column>
                    <column name="input">input_58_we0, port, , </column>
                    <column name="input">input_58_address1, port, offset, </column>
                    <column name="input">input_58_ce1, port, , </column>
                    <column name="input">input_58_d1, port, , </column>
                    <column name="input">input_58_q1, port, , </column>
                    <column name="input">input_58_we1, port, , </column>
                    <column name="input">input_59_address0, port, offset, </column>
                    <column name="input">input_59_ce0, port, , </column>
                    <column name="input">input_59_d0, port, , </column>
                    <column name="input">input_59_q0, port, , </column>
                    <column name="input">input_59_we0, port, , </column>
                    <column name="input">input_59_address1, port, offset, </column>
                    <column name="input">input_59_ce1, port, , </column>
                    <column name="input">input_59_d1, port, , </column>
                    <column name="input">input_59_q1, port, , </column>
                    <column name="input">input_59_we1, port, , </column>
                    <column name="input">input_60_address0, port, offset, </column>
                    <column name="input">input_60_ce0, port, , </column>
                    <column name="input">input_60_d0, port, , </column>
                    <column name="input">input_60_q0, port, , </column>
                    <column name="input">input_60_we0, port, , </column>
                    <column name="input">input_60_address1, port, offset, </column>
                    <column name="input">input_60_ce1, port, , </column>
                    <column name="input">input_60_d1, port, , </column>
                    <column name="input">input_60_q1, port, , </column>
                    <column name="input">input_60_we1, port, , </column>
                    <column name="input">input_61_address0, port, offset, </column>
                    <column name="input">input_61_ce0, port, , </column>
                    <column name="input">input_61_d0, port, , </column>
                    <column name="input">input_61_q0, port, , </column>
                    <column name="input">input_61_we0, port, , </column>
                    <column name="input">input_61_address1, port, offset, </column>
                    <column name="input">input_61_ce1, port, , </column>
                    <column name="input">input_61_d1, port, , </column>
                    <column name="input">input_61_q1, port, , </column>
                    <column name="input">input_61_we1, port, , </column>
                    <column name="input">input_62_address0, port, offset, </column>
                    <column name="input">input_62_ce0, port, , </column>
                    <column name="input">input_62_d0, port, , </column>
                    <column name="input">input_62_q0, port, , </column>
                    <column name="input">input_62_we0, port, , </column>
                    <column name="input">input_62_address1, port, offset, </column>
                    <column name="input">input_62_ce1, port, , </column>
                    <column name="input">input_62_d1, port, , </column>
                    <column name="input">input_62_q1, port, , </column>
                    <column name="input">input_62_we1, port, , </column>
                    <column name="input">input_63_address0, port, offset, </column>
                    <column name="input">input_63_ce0, port, , </column>
                    <column name="input">input_63_d0, port, , </column>
                    <column name="input">input_63_q0, port, , </column>
                    <column name="input">input_63_we0, port, , </column>
                    <column name="input">input_63_address1, port, offset, </column>
                    <column name="input">input_63_ce1, port, , </column>
                    <column name="input">input_63_d1, port, , </column>
                    <column name="input">input_63_q1, port, , </column>
                    <column name="input">input_63_we1, port, , </column>
                    <column name="output">output_r_address0, port, offset, </column>
                    <column name="output">output_r_ce0, port, , </column>
                    <column name="output">output_r_d0, port, , </column>
                    <column name="output">output_r_q0, port, , </column>
                    <column name="output">output_r_we0, port, , </column>
                    <column name="output">output_r_address1, port, offset, </column>
                    <column name="output">output_r_ce1, port, , </column>
                    <column name="output">output_r_d1, port, , </column>
                    <column name="output">output_r_q1, port, , </column>
                    <column name="output">output_r_we1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:49" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/heapsort.c:69" status="valid" parentFunction="heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:12" status="valid" parentFunction="merge_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:49" status="valid" parentFunction="merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/merge_sort.c:76" status="warning" parentFunction="merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/merge_sort.c:79" status="valid" parentFunction="merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/merge_sort.c:85" status="valid" parentFunction="merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:100" status="valid" parentFunction="merge_sort_batch0" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:128" status="valid" parentFunction="merge_sort_batch1" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:156" status="valid" parentFunction="merge_sort_batch2" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:184" status="valid" parentFunction="merge_sort_batch3" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:212" status="valid" parentFunction="merge_sort_batch4" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/merge_sort.c:240" status="valid" parentFunction="merge_sort_batch5" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:14" status="valid" parentFunction="radix_sort_bin_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:15" status="valid" parentFunction="radix_sort_bin_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:29" status="valid" parentFunction="radix_sort_bin_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:30" status="warning" parentFunction="radix_sort_bin_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:68" status="valid" parentFunction="multi_radix_bin_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:69" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:70" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:71" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:72" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:73" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:74" status="valid" parentFunction="multi_radix_bin_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:77" status="warning" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:80" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:85" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:90" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:95" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:100" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_bin_kmerge.c:105" status="valid" parentFunction="multi_radix_bin_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:14" status="valid" parentFunction="radix_sort_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:15" status="valid" parentFunction="radix_sort_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:29" status="valid" parentFunction="radix_sort_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:30" status="warning" parentFunction="radix_sort_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:67" status="valid" parentFunction="multi_radix_hex_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:68" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:69" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:70" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:71" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:72" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:73" status="valid" parentFunction="multi_radix_hex_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:76" status="warning" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:79" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:84" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:89" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:94" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:99" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_hex_kmerge.c:104" status="valid" parentFunction="multi_radix_hex_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:14" status="valid" parentFunction="radix_sort_oct_batch" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:15" status="valid" parentFunction="radix_sort_oct_batch" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:29" status="valid" parentFunction="radix_sort_oct_batch" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:30" status="warning" parentFunction="radix_sort_oct_batch" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:67" status="valid" parentFunction="multi_radix_oct_kmerge" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:68" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:69" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:70" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:71" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:72" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:73" status="valid" parentFunction="multi_radix_oct_kmerge" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:76" status="warning" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:79" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:84" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:89" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:94" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:99" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/multi_radix_oct_kmerge.c:104" status="valid" parentFunction="multi_radix_oct_kmerge" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:15" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:16" status="valid" parentFunction="radix_sort_unified_bucket" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:28" status="valid" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:30" status="warning" parentFunction="radix_sort_unified_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:65" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort.c:66" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:80" status="valid" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:81" status="warning" parentFunction="radix_sort_unified_bucket_pingpong" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_merge" location="sort_seperate_bucket/radix_sort.c:123" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/radix_sort.c:124" status="warning" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort.c:137" status="valid" parentFunction="radix_sort_separate_bucket" variable="" isDirective="0" options="min=0 max=15625 -1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:19" status="valid" parentFunction="input_bucket_parallel_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:27" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket" isDirective="0" options="variable=bucket type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:28" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete dim=1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:44" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=15625/2-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:49" status="valid" parentFunction="radix_sort_separate_bucket_parallel_2" variable="" isDirective="0" options="min=0 max=15625/2-1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:81" status="valid" parentFunction="input_bucket_parallel_5" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:143" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:148" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:153" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:158" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="loop_tripcount" location="sort_seperate_bucket/radix_sort_separate_bucket_parallel.c:163" status="valid" parentFunction="radix_sort_separate_bucket_parallel_5" variable="" isDirective="0" options="min=0 max=15625/5-1"/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_heap_sort.c:47" status="valid" parentFunction="single_heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_heap_sort.c:67" status="valid" parentFunction="single_heap_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_merge_sort.c:17" status="valid" parentFunction="single_merge_arrays" variable="" isDirective="0" options="II=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/single_merge_sort.c:44" status="warning" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_merge_sort.c:47" status="valid" parentFunction="single_merge_sort_parallel" variable="temp" isDirective="0" options="variable=temp type=complete dim=1"/>
        <Pragma type="unroll" location="sort_seperate_bucket/single_merge_sort.c:53" status="valid" parentFunction="single_merge_sort_parallel" variable="" isDirective="0" options=""/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_bin.c:24" status="valid" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_bin.c:26" status="warning" parentFunction="single_radix_sort_bin" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:16" status="valid" parentFunction="single_radix_sort" variable="bucket_pointer" isDirective="0" options="variable=bucket_pointer type=complete"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/single_radix_sort_hex.c:17" status="valid" parentFunction="single_radix_sort" variable="bucket_sizes" isDirective="0" options="variable=bucket_sizes type=complete"/>
        <Pragma type="loop_merge" location="sort_seperate_bucket/single_radix_sort_hex.c:31" status="valid" parentFunction="single_radix_sort" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="sort_seperate_bucket/single_radix_sort_hex.c:32" status="warning" parentFunction="single_radix_sort" variable="" isDirective="0" options="">
            <Msg msg_id="207-5560" msg_severity="WARNING" msg_body="Only for/while/do support the pipeline  pragma"/>
        </Pragma>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:13" status="valid" parentFunction="sort_top_2" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:27" status="valid" parentFunction="sort_top_32" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:28" status="valid" parentFunction="sort_top_32" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:29" status="valid" parentFunction="sort_top_32" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:30" status="valid" parentFunction="sort_top_32" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:31" status="valid" parentFunction="sort_top_32" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:32" status="valid" parentFunction="sort_top_32" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:35" status="warning" parentFunction="sort_top_32" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 5 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:38" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:43" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:48" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:53" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:58" status="valid" parentFunction="sort_top_32" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:74" status="valid" parentFunction="sort_top_64" variable="input" isDirective="0" options="variable=input type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:75" status="valid" parentFunction="sort_top_64" variable="temp0" isDirective="0" options="variable=temp0 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:76" status="valid" parentFunction="sort_top_64" variable="temp1" isDirective="0" options="variable=temp1 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:77" status="valid" parentFunction="sort_top_64" variable="temp2" isDirective="0" options="variable=temp2 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:78" status="valid" parentFunction="sort_top_64" variable="temp3" isDirective="0" options="variable=temp3 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:79" status="valid" parentFunction="sort_top_64" variable="temp4" isDirective="0" options="variable=temp4 type=complete dim=1"/>
        <Pragma type="array_partition" location="sort_seperate_bucket/sort_top.c:80" status="valid" parentFunction="sort_top_64" variable="temp5" isDirective="0" options="variable=temp5 type=complete dim=1"/>
        <Pragma type="dataflow" location="sort_seperate_bucket/sort_top.c:83" status="warning" parentFunction="sort_top_64" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
            <Msg msg_id="214-169" msg_severity="WARNING" msg_body="There are a total of 6 such instances of non-canonical statements in the dataflow region"/>
        </Pragma>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:86" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:91" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:96" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:101" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:106" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="sort_seperate_bucket/sort_top.c:111" status="valid" parentFunction="sort_top_64" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

