Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Amoralesv\FIEE\EE-604\Tutorials\2-Nios-EDS\nios_system.qsys --block-symbol-file --output-directory=C:\Amoralesv\FIEE\EE-604\Tutorials\2-Nios-EDS\nios_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 2-Nios-EDS/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: nios_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Amoralesv\FIEE\EE-604\Tutorials\2-Nios-EDS\nios_system.qsys --synthesis=VHDL --output-directory=C:\Amoralesv\FIEE\EE-604\Tutorials\2-Nios-EDS\nios_system\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading 2-Nios-EDS/nios_system.qsys
Progress: Reading input file
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding clk_0 [clock_source 18.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding nios2 [altera_nios2_qsys 16.1]
Progress: Parameterizing module nios2
Progress: Adding pll [altera_pll 18.1]
Progress: Parameterizing module pll
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram_controller
Progress: Adding switches [altera_avalon_pio 18.1]
Progress: Parameterizing module switches
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Warning: nios_system.nios2: Nios II Classic cores are no longer recommended for new projects
Info: nios_system.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Warning: nios_system.pll: Able to implement PLL - Actual settings differ from Requested settings
Info: nios_system.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: nios_system.switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios_system: Generating nios_system "nios_system" for QUARTUS_SYNTH
Info: LEDs: Starting RTL generation for module 'nios_system_LEDs'
Info: LEDs:   Generation command is [exec C:/amoralesv/software/altera/18.1/quartus/bin64/perl/bin/perl.exe -I C:/amoralesv/software/altera/18.1/quartus/bin64/perl/lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/europa -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/perl_lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_LEDs --dir=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0002_LEDs_gen/ --quartus_dir=C:/amoralesv/software/altera/18.1/quartus --verilog --config=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0002_LEDs_gen//nios_system_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'nios_system_LEDs'
Info: LEDs: "nios_system" instantiated altera_avalon_pio "LEDs"
Info: jtag_uart_0: Starting RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec C:/amoralesv/software/altera/18.1/quartus/bin64/perl/bin/perl.exe -I C:/amoralesv/software/altera/18.1/quartus/bin64/perl/lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/europa -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/perl_lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_system_jtag_uart_0 --dir=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/amoralesv/software/altera/18.1/quartus --verilog --config=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0003_jtag_uart_0_gen//nios_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_system_jtag_uart_0'
Info: jtag_uart_0: "nios_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: nios2: Starting RTL generation for module 'nios_system_nios2'
Info: nios2:   Generation command is [exec C:/amoralesv/software/altera/18.1/quartus/bin64/eperlcmd.exe -I C:/amoralesv/software/altera/18.1/quartus/bin64/perl/lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/europa -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/perl_lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/amoralesv/software/altera/18.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_system_nios2 --dir=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0004_nios2_gen/ --quartus_bindir=C:/amoralesv/software/altera/18.1/quartus/bin64 --verilog --config=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0004_nios2_gen//nios_system_nios2_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2: # 2021.07.01 05:23:10 (*) Starting Nios II generation
Info: nios2: # 2021.07.01 05:23:10 (*)   Checking for plaintext license.
Info: nios2: # 2021.07.01 05:23:11 (*)   Plaintext license not found.
Info: nios2: # 2021.07.01 05:23:11 (*)   No license required to generate encrypted Nios II/e.
Info: nios2: # 2021.07.01 05:23:11 (*)   Elaborating CPU configuration settings
Info: nios2: # 2021.07.01 05:23:11 (*)   Creating all objects for CPU
Info: nios2: # 2021.07.01 05:23:13 (*)   Generating RTL from CPU objects
Info: nios2: # 2021.07.01 05:23:13 (*)   Creating plain-text RTL
Info: nios2: # 2021.07.01 05:23:15 (*) Done Nios II generation
Info: nios2: Done RTL generation for module 'nios_system_nios2'
Info: nios2: "nios_system" instantiated altera_nios2_qsys "nios2"
Info: pll: "nios_system" instantiated altera_pll "pll"
Info: sdram_controller: Starting RTL generation for module 'nios_system_sdram_controller'
Info: sdram_controller:   Generation command is [exec C:/amoralesv/software/altera/18.1/quartus/bin64/perl/bin/perl.exe -I C:/amoralesv/software/altera/18.1/quartus/bin64/perl/lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/europa -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/perl_lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=nios_system_sdram_controller --dir=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0006_sdram_controller_gen/ --quartus_dir=C:/amoralesv/software/altera/18.1/quartus --verilog --config=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0006_sdram_controller_gen//nios_system_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'nios_system_sdram_controller'
Info: sdram_controller: "nios_system" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: switches: Starting RTL generation for module 'nios_system_switches'
Info: switches:   Generation command is [exec C:/amoralesv/software/altera/18.1/quartus/bin64/perl/bin/perl.exe -I C:/amoralesv/software/altera/18.1/quartus/bin64/perl/lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/europa -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin/perl_lib -I C:/amoralesv/software/altera/18.1/quartus/sopc_builder/bin -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/amoralesv/software/altera/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_system_switches --dir=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0007_switches_gen/ --quartus_dir=C:/amoralesv/software/altera/18.1/quartus --verilog --config=C:/Users/AurelioF/AppData/Local/Temp/alt8809_2347363445577046044.dir/0007_switches_gen//nios_system_switches_component_configuration.pl  --do_build_sim=0  ]
Info: switches: Done RTL generation for module 'nios_system_switches'
Info: switches: "nios_system" instantiated altera_avalon_pio "switches"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "nios_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "nios_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios_system" instantiated altera_reset_controller "rst_controller"
Info: nios2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_data_master_translator"
Info: jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info: nios2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_data_master_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info: jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: sdram_controller_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_controller_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Amoralesv/FIEE/EE-604/Tutorials/2-Nios-EDS/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Amoralesv/FIEE/EE-604/Tutorials/2-Nios-EDS/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file C:/Amoralesv/FIEE/EE-604/Tutorials/2-Nios-EDS/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_controller_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_controller_s1_rsp_width_adapter"
Info: Reusing file C:/Amoralesv/FIEE/EE-604/Tutorials/2-Nios-EDS/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Amoralesv/FIEE/EE-604/Tutorials/2-Nios-EDS/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: nios_system: Done "nios_system" with 33 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
