m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/test2/simulation/modelsim
Eand_2
Z1 w1718268228
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/intelFPGA_lite/18.1/test2/Gates.vhdl
Z5 FC:/intelFPGA_lite/18.1/test2/Gates.vhdl
l0
L62
VYT]I=5mGIAZWQUI:P2CIa0
!s100 6nAdW8j4d04HV@1jQJ_2?3
Z6 OV;C;10.5b;63
31
Z7 !s110 1718270966
!i10b 1
Z8 !s108 1718270966.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/test2/Gates.vhdl|
Z10 !s107 C:/intelFPGA_lite/18.1/test2/Gates.vhdl|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Aequations
R2
R3
DEx4 work 5 and_2 0 22 YT]I=5mGIAZWQUI:P2CIa0
l67
L66
V>EBIV20h;]XCD9LQ6Ln6P2
!s100 _:8=JEZjzB];7S>o=f5za2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Edut
Z13 w1718261197
R2
R3
R0
Z14 8C:/intelFPGA_lite/18.1/test2/DUT.vhdl
Z15 FC:/intelFPGA_lite/18.1/test2/DUT.vhdl
l0
L8
VQM8;B<]aBVR6B;Dl`YL8j1
!s100 Q`l32EXFHgX;CJB@Wbda22
R6
31
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/test2/DUT.vhdl|
Z17 !s107 C:/intelFPGA_lite/18.1/test2/DUT.vhdl|
!i113 1
R11
R12
Adutwrap
R2
R3
DEx4 work 3 dut 0 22 QM8;B<]aBVR6B;Dl`YL8j1
l23
L13
VKbkA2kACb;=NN6RfgG11W0
!s100 3UloEFf[7QdkAL7aOjTI?3
R6
31
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Efourbitadder_1
Z18 w1717491820
Z19 DPx4 work 5 gates 0 22 2_5PJjnSNMO3nCJ1G0M<k0
R2
R3
R0
Z20 8C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd
Z21 FC:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd
l0
L7
VWX8aFR:TbXnao^WHd>1j13
!s100 a@[PcNJNG@gQhTS3VQbjK3
R6
31
R7
!i10b 1
R8
Z22 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd|
Z23 !s107 C:/intelFPGA_lite/18.1/FourBitAdder/FourBitAdder_1.vhd|
!i113 1
R11
R12
Ahalfadder
R19
R2
R3
DEx4 work 14 fourbitadder_1 0 22 WX8aFR:TbXnao^WHd>1j13
l15
L13
V9lNQ[]B=0_2PHVnhBEizI1
!s100 893T4aJ9YeDMP38dnkDPY0
R6
31
R7
!i10b 1
R8
R22
R23
!i113 1
R11
R12
Efull_adder
R1
R2
R3
R0
R4
R5
l0
L141
Vg3X<G>^ddzh702=A`Y0Ni2
!s100 K65G_<_HYDzV6INFJd9SX2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 10 full_adder 0 22 g3X<G>^ddzh702=A`Y0Ni2
l146
L145
VQ6S<EVjOK=MffX1@:dB051
!s100 ?1:5?LEC][E@=XlZ=i0oP0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Pgates
R2
R3
R1
R0
R4
R5
l0
L3
V2_5PJjnSNMO3nCJ1G0M<k0
!s100 RWRL[hM850T:[cjTi65mg1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ehalf_adder
R1
R2
R3
R0
R4
R5
l0
L129
V>O9AaU5gnSf9RN@8k;5IQ1
!s100 X2TS[gBgnS;eQbFaGH7On0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 10 half_adder 0 22 >O9AaU5gnSf9RN@8k;5IQ1
l134
L133
V::PlJ2Y`6SD=CUXNd`]Z:2
!s100 KX7g3N?:ZhP;PU]1Ie0k02
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Einverter
R1
R2
R3
R0
R4
R5
l0
L50
V=^6O@ILjTT?7RZ7;VWlZj1
!s100 BT8GdiDdU_:z8>nUPYZ<]0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 8 inverter 0 22 =^6O@ILjTT?7RZ7;VWlZj1
l55
L54
VSYXI@Y<kkiR>M<^`N>KWP2
!s100 =:R`;[Rh=]bFdUC3hG:ha1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Emux_2x1
R1
R2
R3
R0
R4
R5
l0
L153
Vfn[R`]Bik=1ofd2CkP`HZ0
!s100 4?@HJFT^S8ie>0maj=OQQ2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 7 mux_2x1 0 22 fn[R`]Bik=1ofd2CkP`HZ0
l160
L158
VjXoYSHTiQWjz2UlQKfY@V3
!s100 JdMD[zXN[dEb<76M:miSd2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Enand_2
R1
R2
R3
R0
R4
R5
l0
L73
VL5JFz7h>2a3d7eM0b^m:B3
!s100 f=`4b?ce;R9BdWLWAO?B30
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 6 nand_2 0 22 L5JFz7h>2a3d7eM0b^m:B3
l78
L77
VR>2Q;`>XU2VAb5;WnM@?M1
!s100 eW28VZW^>zSb6R4TPkzOd2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Enor_2
R1
R2
R3
R0
R4
R5
l0
L95
V2BIbCnZ?[R@^N^@DaCl1R3
!s100 XQR>in?T40LY_4dHQa=TX1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 5 nor_2 0 22 2BIbCnZ?[R@^N^@DaCl1R3
l100
L99
VRLOeLCek]EX5TB7SFK1P:0
!s100 :4BTQIPLRlfH>;9^b7?JF1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Eor_2
R1
R2
R3
R0
R4
R5
l0
L84
VX8hUVFzghKY7n;LWfRe`Y2
!s100 iNnVk]]@:00IRF1F5MK5j0
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 4 or_2 0 22 X8hUVFzghKY7n;LWfRe`Y2
l89
L88
Vzf;o8KoWCZ4[>k2nNbARd3
!s100 W5`gB5z=Q^L4l4i>=3Yjn1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etest2_multiplier
Z24 w1718270952
R19
R2
R3
R0
Z25 8C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd
Z26 FC:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd
l0
L7
V>6FRz^J?_FdNfGD8ZFiG;3
!s100 2E=:RQ8BCz=0fAS978mP:2
R6
31
R7
!i10b 1
R8
Z27 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd|
Z28 !s107 C:/intelFPGA_lite/18.1/test2/Test2_Multiplier.vhd|
!i113 1
R11
R12
Astruct
R19
R2
R3
DEx4 work 16 test2_multiplier 0 22 >6FRz^J?_FdNfGD8ZFiG;3
l26
L16
VSi1YC2O:OOEY=?Z>VU_W<2
!s100 l:Ch_mBKifCk5HZE4do0^2
R6
31
R7
!i10b 1
R8
R27
R28
!i113 1
R11
R12
Etestbench
Z29 w1718261113
R3
R2
R0
Z30 8C:/intelFPGA_lite/18.1/test2/Testbench.vhdl
Z31 FC:/intelFPGA_lite/18.1/test2/Testbench.vhdl
l0
L7
V]iKK_Z9L:G9B:i8c]3eFH0
!s100 bWf8kl8zb90X@P1m>V^K20
R6
31
R7
!i10b 1
R8
Z32 !s90 -reportprogress|300|-93|-work|work|C:/intelFPGA_lite/18.1/test2/Testbench.vhdl|
Z33 !s107 C:/intelFPGA_lite/18.1/test2/Testbench.vhdl|
!i113 1
R11
R12
Abehave
R3
R2
DEx4 work 9 testbench 0 22 ]iKK_Z9L:G9B:i8c]3eFH0
l69
L9
VXklnXU^7b6T43YV;J:=SC1
!s100 ekCEY=ozJKG[3D=zGLojM2
R6
31
R7
!i10b 1
R8
R32
R33
!i113 1
R11
R12
Exnor_2
R1
R2
R3
R0
R4
R5
l0
L118
Vj:7YT`@4S5`LeUF`oGYYZ2
!s100 [:EO4`l_nM`;TEeEVi9Cc1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 6 xnor_2 0 22 j:7YT`@4S5`LeUF`oGYYZ2
l123
L122
Va@dPkTRonlTeR57L7nO`R3
!s100 34K_QkUKMhn]eh;dh9cBh2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Exor_2
R1
R2
R3
R0
R4
R5
l0
L107
VVfGoPZc=Pz^Fl@ZD^aGbc3
!s100 9AWZi9h5iBGe0D_NF[g2m2
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Aequations
R2
R3
DEx4 work 5 xor_2 0 22 VfGoPZc=Pz^Fl@ZD^aGbc3
l112
L111
VCoHi;N<7kQh2Y6[KlNW:h3
!s100 07ZWKEVTKSUINkMk6oSWh3
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
