TimeQuest Timing Analyzer report for VGA
Wed Sep 09 22:47:09 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Datasheet Report
 18. Slow 1200mV 85C Model Metastability Report
 19. Slow 1200mV 0C Model Fmax Summary
 20. Slow 1200mV 0C Model Setup Summary
 21. Slow 1200mV 0C Model Hold Summary
 22. Slow 1200mV 0C Model Recovery Summary
 23. Slow 1200mV 0C Model Removal Summary
 24. Slow 1200mV 0C Model Minimum Pulse Width Summary
 25. Slow 1200mV 0C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Datasheet Report
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Datasheet Report
 41. Fast 1200mV 0C Model Metastability Report
 42. Multicorner Timing Analysis Summary
 43. Board Trace Model Assignments
 44. Input Transition Times
 45. Signal Integrity Metrics (Slow 1200mv 0c Model)
 46. Signal Integrity Metrics (Slow 1200mv 85c Model)
 47. Signal Integrity Metrics (Fast 1200mv 0c Model)
 48. Setup Transfers
 49. Hold Transfers
 50. Report TCCS
 51. Report RSKM
 52. Unconstrained Paths
 53. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; VGA                                                               ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C7                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; VGAtiming.sdc   ; OK     ; Wed Sep 09 22:47:05 2020 ;
; lcd_display.sdc ; OK     ; Wed Sep 09 22:47:05 2020 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+
; CLOCK_50                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                         ; { CLOCK_50 }                                              ;
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.128 ; 39.8 MHz  ; 0.000 ; 12.564 ; 50.00      ; 49        ; 39          ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0] ; { inst|ipll|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------------+-----------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                        ;
+----------+-----------------+-------------------------------------------------------+------+
; Fmax     ; Restricted Fmax ; Clock Name                                            ; Note ;
+----------+-----------------+-------------------------------------------------------+------+
; 56.8 MHz ; 56.8 MHz        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+----------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 7.521 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.403 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.819  ; 0.000         ;
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 12.115 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 7.521  ; LCDgenerator:inst|yrow[5]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.521     ;
; 7.896  ; LCDgenerator:inst|yrow[7]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.146     ;
; 7.912  ; LCDgenerator:inst|yrow[8]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.130     ;
; 7.936  ; LCDgenerator:inst|yrow[3]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.106     ;
; 7.938  ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.082     ; 17.106     ;
; 7.941  ; LCDgenerator:inst|yrow[4]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.101     ;
; 7.954  ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.082     ; 17.090     ;
; 7.996  ; LCDgenerator:inst|yrow[6]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 17.046     ;
; 8.030  ; LCDgenerator:inst|yrow[2]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.083     ; 17.013     ;
; 8.089  ; LCDgenerator:inst|yrow[9]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 16.953     ;
; 8.092  ; LCDgenerator:inst|xcolumn[7]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.082     ; 16.952     ;
; 8.207  ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.082     ; 16.837     ;
; 8.602  ; LCDgenerator:inst|xcolumn[8]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 16.448     ;
; 8.606  ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.074     ; 16.446     ;
; 8.652  ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.084     ; 16.390     ;
; 8.711  ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.078     ; 16.337     ;
; 8.715  ; LCDgenerator:inst|yrow[1]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.083     ; 16.328     ;
; 8.815  ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 16.235     ;
; 8.998  ; LCDgenerator:inst|xcolumn[9]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 16.052     ;
; 9.017  ; LCDgenerator:inst|xcolumn[0]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.078     ; 16.031     ;
; 11.265 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.285      ; 14.186     ;
; 11.344 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.284      ; 14.106     ;
; 11.495 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 13.948     ;
; 11.574 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.278      ; 13.870     ;
; 11.574 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 13.868     ;
; 11.598 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.285      ; 13.853     ;
; 11.635 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.285      ; 13.816     ;
; 11.639 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 13.808     ;
; 11.701 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.291      ; 13.756     ;
; 11.718 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.280      ; 13.728     ;
; 11.804 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.270      ; 13.632     ;
; 11.828 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 13.615     ;
; 11.865 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 13.578     ;
; 11.931 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 13.518     ;
; 11.948 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.274      ; 13.492     ;
; 11.972 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 13.475     ;
; 11.976 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.296      ; 13.486     ;
; 12.009 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 13.438     ;
; 12.025 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.280      ; 13.421     ;
; 12.027 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 13.422     ;
; 12.075 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.287      ; 13.378     ;
; 12.106 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.282      ; 13.342     ;
; 12.151 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.301      ; 13.316     ;
; 12.176 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.301      ; 13.291     ;
; 12.204 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.285      ; 13.247     ;
; 12.206 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.288      ; 13.248     ;
; 12.245 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.293      ; 13.214     ;
; 12.255 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.294      ; 13.205     ;
; 12.255 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.272      ; 13.183     ;
; 12.300 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.284      ; 13.150     ;
; 12.336 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 13.106     ;
; 12.350 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.292      ; 13.108     ;
; 12.360 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 13.089     ;
; 12.381 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.293      ; 13.078     ;
; 12.388 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 13.053     ;
; 12.392 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.300      ; 13.074     ;
; 12.397 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 13.052     ;
; 12.399 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 13.043     ;
; 12.406 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.293      ; 13.053     ;
; 12.434 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 13.009     ;
; 12.438 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 13.003     ;
; 12.463 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.289      ; 12.992     ;
; 12.475 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.285      ; 12.976     ;
; 12.485 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.286      ; 12.967     ;
; 12.517 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.274      ; 12.923     ;
; 12.525 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.297      ; 12.938     ;
; 12.528 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.257      ; 12.895     ;
; 12.530 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 12.912     ;
; 12.550 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.297      ; 12.913     ;
; 12.578 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 12.869     ;
; 12.619 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.289      ; 12.836     ;
; 12.622 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.292      ; 12.836     ;
; 12.629 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.290      ; 12.827     ;
; 12.640 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.279      ; 12.805     ;
; 12.674 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.280      ; 12.772     ;
; 12.687 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.756     ;
; 12.695 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.748     ;
; 12.721 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.301      ; 12.746     ;
; 12.738 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.294      ; 12.722     ;
; 12.747 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.268      ; 12.687     ;
; 12.756 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 12.691     ;
; 12.759 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 12.690     ;
; 12.766 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 12.676     ;
; 12.766 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.296      ; 12.696     ;
; 12.771 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 12.670     ;
; 12.774 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 12.668     ;
; 12.787 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.278      ; 12.657     ;
; 12.787 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.246      ; 12.625     ;
; 12.808 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 12.633     ;
; 12.874 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 12.573     ;
; 12.896 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 12.533     ;
; 12.899 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 12.532     ;
; 12.913 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.299      ; 12.552     ;
; 12.938 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.299      ; 12.527     ;
; 12.951 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.293      ; 12.508     ;
; 12.954 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.489     ;
; 12.966 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.283      ; 12.483     ;
; 12.996 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.270      ; 12.440     ;
; 13.004 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.270      ; 12.432     ;
; 13.007 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.291      ; 12.450     ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.403 ; LCDgenerator:inst|yrow[2]                                        ; LCDgenerator:inst|yrow[2]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCDgenerator:inst|yrow[1]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[0]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.432 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.586 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_DEN    ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.852      ;
; 0.596 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.863      ;
; 0.600 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.867      ;
; 0.616 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.881      ;
; 0.620 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.620 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.887      ;
; 0.624 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.891      ;
; 0.740 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.007      ;
; 0.745 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.010      ;
; 0.750 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.761 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.028      ;
; 0.762 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.029      ;
; 0.770 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.771 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.773 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.801 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.066      ;
; 0.814 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.079      ;
; 0.821 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.088      ;
; 0.821 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.086      ;
; 0.823 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.840 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.107      ;
; 0.884 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.884 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.884 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[5] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.884 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[6] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.149      ;
; 0.931 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.195      ;
; 0.934 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.198      ;
; 0.938 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[4] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.202      ;
; 0.942 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[5] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.206      ;
; 0.970 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.234      ;
; 1.021 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.293      ;
; 1.060 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.327      ;
; 1.062 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.329      ;
; 1.096 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.360      ;
; 1.099 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.363      ;
; 1.140 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.188 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 1.460      ;
; 1.200 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.465      ;
; 1.203 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.468      ;
; 1.204 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.469      ;
; 1.206 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.471      ;
; 1.209 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.474      ;
; 1.213 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.478      ;
; 1.221 ; LCDgenerator:inst|horizontal[3]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.486      ;
; 1.225 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.490      ;
; 1.264 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.529      ;
; 1.304 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.569      ;
; 1.319 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.583      ;
; 1.319 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.583      ;
; 1.319 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.583      ;
; 1.349 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.614      ;
; 1.353 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.618      ;
; 1.354 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.619      ;
; 1.356 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.621      ;
; 1.360 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.625      ;
; 1.365 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.630      ;
; 1.431 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.697      ;
; 1.457 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.722      ;
; 1.464 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.728      ;
; 1.464 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.728      ;
; 1.464 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.728      ;
; 1.479 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.744      ;
; 1.525 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.790      ;
; 1.539 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.805      ;
; 1.543 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.809      ;
; 1.544 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.810      ;
; 1.550 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.816      ;
; 1.555 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.821      ;
; 1.558 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.823      ;
; 1.578 ; LCDgenerator:inst|horizontal[6]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.843      ;
; 1.592 ; LCDgenerator:inst|horizontal[5]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.857      ;
; 1.599 ; LCDgenerator:inst|horizontal[7]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.864      ;
; 1.647 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.913      ;
; 1.651 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|xcolumn[2]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.918      ;
; 1.654 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.919      ;
; 1.654 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.919      ;
; 1.654 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.919      ;
; 1.658 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.923      ;
; 1.659 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.924      ;
; 1.661 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.926      ;
; 1.664 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.930      ;
; 1.665 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.930      ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]                                                                                                                                      ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]~_Duplicate_1                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]                                                                                                                                      ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]~_Duplicate_1                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]                                                                                                                                      ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]~_Duplicate_1                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]                                                                                                                                      ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_1                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]                                                                                                                                      ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_1                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]                                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]~_Duplicate_1                                                                                                                            ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]                                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]~_Duplicate_1                                                                                                                            ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]                                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]~_Duplicate_1                                                                                                                            ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]                                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]~_Duplicate_1                                                                                                                            ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]                                                                                                                                         ;
; 12.115 ; 12.466       ; 0.351          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]~_Duplicate_1                                                                                                                            ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]                                                                                                                                      ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]~_Duplicate_1                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]                                                                                                                                      ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]~_Duplicate_1                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]                                                                                                                                      ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]~_Duplicate_1                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]                                                                                                                                      ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_1                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]                                                                                                                                      ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_1                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]                                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]~_Duplicate_1                                                                                                                            ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]                                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]~_Duplicate_1                                                                                                                            ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]                                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]~_Duplicate_1                                                                                                                            ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]                                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]~_Duplicate_1                                                                                                                            ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]                                                                                                                                         ;
; 12.294 ; 12.645       ; 0.351          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]~_Duplicate_1                                                                                                                            ;
; 12.295 ; 12.530       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.297 ; 12.532       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.298 ; 12.533       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.299 ; 12.534       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.300 ; 12.535       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.301 ; 12.536       ; 0.235          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[0]                 ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[1]                 ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[2]                 ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[0]                                                                                                                                   ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[1]                                                                                                                                   ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[3]                                                                                                                                   ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[0]                                                                                                                                      ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[2]                                                                                                                                      ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[3]                                                                                                                                      ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_2                                                                                                                         ;
; 12.325 ; 12.513       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_2                                                                                                                         ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[0]                 ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[1]                 ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[2]                 ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[6]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[3]                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|LCD_DEN                                                                                                                                         ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|VS_N                                                                                                                                            ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[10]                                                                                                                                  ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[5]                                                                                                                                   ;
; 12.326 ; 12.514       ; 0.188          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|horizontal[6]                                                                                                                                   ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


------------------------------------------
; Slow 1200mV 85C Model Datasheet Report ;
------------------------------------------
Nothing to report.


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+-----------+-----------------+-------------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                            ; Note ;
+-----------+-----------------+-------------------------------------------------------+------+
; 62.68 MHz ; 62.68 MHz       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ;      ;
+-----------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 9.175 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.355 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.799  ; 0.000         ;
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 12.141 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 9.175  ; LCDgenerator:inst|yrow[5]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.875     ;
; 9.415  ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.074     ; 15.638     ;
; 9.426  ; LCDgenerator:inst|yrow[8]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.624     ;
; 9.431  ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.074     ; 15.622     ;
; 9.483  ; LCDgenerator:inst|yrow[4]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.567     ;
; 9.511  ; LCDgenerator:inst|yrow[7]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.539     ;
; 9.517  ; LCDgenerator:inst|yrow[6]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.533     ;
; 9.552  ; LCDgenerator:inst|yrow[3]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.498     ;
; 9.553  ; LCDgenerator:inst|xcolumn[7]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.074     ; 15.500     ;
; 9.603  ; LCDgenerator:inst|yrow[2]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 15.448     ;
; 9.659  ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.074     ; 15.394     ;
; 9.681  ; LCDgenerator:inst|yrow[9]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.077     ; 15.369     ;
; 10.135 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.069     ; 14.923     ;
; 10.154 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 14.897     ;
; 10.202 ; LCDgenerator:inst|xcolumn[8]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.071     ; 14.854     ;
; 10.203 ; LCDgenerator:inst|yrow[1]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.076     ; 14.848     ;
; 10.207 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.072     ; 14.848     ;
; 10.284 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.071     ; 14.772     ;
; 10.356 ; LCDgenerator:inst|xcolumn[9]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.071     ; 14.700     ;
; 10.514 ; LCDgenerator:inst|xcolumn[0]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.072     ; 14.541     ;
; 12.438 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 12.985     ;
; 12.482 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 12.939     ;
; 12.640 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 12.778     ;
; 12.684 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 12.732     ;
; 12.715 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 12.708     ;
; 12.755 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 12.663     ;
; 12.763 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 12.660     ;
; 12.772 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 12.648     ;
; 12.807 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.273      ; 12.624     ;
; 12.816 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 12.602     ;
; 12.917 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 12.501     ;
; 12.957 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.255      ; 12.456     ;
; 12.965 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 12.453     ;
; 13.009 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.268      ; 12.417     ;
; 13.049 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 12.371     ;
; 13.063 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.278      ; 12.373     ;
; 13.074 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 12.346     ;
; 13.089 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.257      ; 12.326     ;
; 13.097 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 12.323     ;
; 13.129 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 12.292     ;
; 13.139 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.282      ; 12.301     ;
; 13.141 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.270      ; 12.287     ;
; 13.163 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.282      ; 12.277     ;
; 13.173 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.261      ; 12.246     ;
; 13.265 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.273      ; 12.166     ;
; 13.276 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.257      ; 12.139     ;
; 13.295 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.268      ; 12.131     ;
; 13.296 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.267      ; 12.129     ;
; 13.320 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 12.113     ;
; 13.325 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.110     ;
; 13.341 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.094     ;
; 13.365 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.277      ; 12.070     ;
; 13.397 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.275      ; 12.036     ;
; 13.406 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 12.015     ;
; 13.408 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.259      ; 12.009     ;
; 13.443 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.279      ; 11.994     ;
; 13.446 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.970     ;
; 13.454 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 11.967     ;
; 13.473 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.279      ; 11.964     ;
; 13.497 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.279      ; 11.940     ;
; 13.497 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.263      ; 11.924     ;
; 13.498 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.271      ; 11.931     ;
; 13.498 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 11.922     ;
; 13.506 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 11.912     ;
; 13.522 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.270      ; 11.906     ;
; 13.527 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.272      ; 11.903     ;
; 13.614 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.802     ;
; 13.629 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 11.794     ;
; 13.630 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.264      ; 11.792     ;
; 13.645 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.274      ; 11.787     ;
; 13.654 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.272      ; 11.776     ;
; 13.658 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.256      ; 11.756     ;
; 13.659 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.274      ; 11.773     ;
; 13.681 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.242      ; 11.719     ;
; 13.752 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.264      ; 11.670     ;
; 13.754 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 11.680     ;
; 13.759 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.281      ; 11.680     ;
; 13.765 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 11.653     ;
; 13.777 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 11.657     ;
; 13.791 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 11.632     ;
; 13.804 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 11.614     ;
; 13.807 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.264      ; 11.615     ;
; 13.821 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.260      ; 11.597     ;
; 13.830 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.280      ; 11.608     ;
; 13.848 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.568     ;
; 13.854 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.280      ; 11.584     ;
; 13.865 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.551     ;
; 13.891 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.525     ;
; 13.896 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.233      ; 11.495     ;
; 13.931 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.253      ; 11.480     ;
; 13.939 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.258      ; 11.477     ;
; 13.961 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.276      ; 11.473     ;
; 13.965 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.246      ; 11.439     ;
; 13.982 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 11.438     ;
; 13.983 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.266      ; 11.441     ;
; 13.986 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.266      ; 11.438     ;
; 13.987 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.262      ; 11.433     ;
; 13.987 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.265      ; 11.436     ;
; 14.004 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.247      ; 11.401     ;
; 14.011 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.273      ; 11.420     ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.355 ; LCDgenerator:inst|yrow[2]                                        ; LCDgenerator:inst|yrow[2]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; LCDgenerator:inst|yrow[1]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[0]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.400 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.537 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_DEN    ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.779      ;
; 0.551 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.794      ;
; 0.555 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.798      ;
; 0.565 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.806      ;
; 0.572 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.815      ;
; 0.573 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.816      ;
; 0.575 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.818      ;
; 0.692 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.696 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.937      ;
; 0.702 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.944      ;
; 0.713 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.713 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.718 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.720 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.722 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.744 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.985      ;
; 0.755 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.998      ;
; 0.757 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.998      ;
; 0.757 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.998      ;
; 0.763 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.006      ;
; 0.764 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.007      ;
; 0.821 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[5] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.821 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.062      ;
; 0.822 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.063      ;
; 0.822 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[6] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.063      ;
; 0.857 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.097      ;
; 0.859 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.099      ;
; 0.862 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[4] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.102      ;
; 0.875 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[5] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.115      ;
; 0.894 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.134      ;
; 0.955 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.203      ;
; 0.959 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.202      ;
; 0.962 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.205      ;
; 0.983 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.223      ;
; 0.999 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.239      ;
; 1.044 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.279      ;
; 1.085 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.326      ;
; 1.089 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.330      ;
; 1.090 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.331      ;
; 1.092 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.333      ;
; 1.095 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.336      ;
; 1.100 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.341      ;
; 1.117 ; LCDgenerator:inst|horizontal[3]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.358      ;
; 1.123 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.364      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.125 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.373      ;
; 1.147 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.388      ;
; 1.176 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.417      ;
; 1.182 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.422      ;
; 1.182 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.422      ;
; 1.182 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.422      ;
; 1.217 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.458      ;
; 1.221 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.462      ;
; 1.222 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.463      ;
; 1.224 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.465      ;
; 1.227 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.468      ;
; 1.232 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.473      ;
; 1.290 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.532      ;
; 1.308 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.549      ;
; 1.314 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.554      ;
; 1.314 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.554      ;
; 1.314 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.554      ;
; 1.329 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.570      ;
; 1.380 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.622      ;
; 1.384 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.626      ;
; 1.385 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.627      ;
; 1.390 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.632      ;
; 1.392 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.633      ;
; 1.395 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.637      ;
; 1.414 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.655      ;
; 1.446 ; LCDgenerator:inst|horizontal[6]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.687      ;
; 1.458 ; LCDgenerator:inst|horizontal[5]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.699      ;
; 1.460 ; LCDgenerator:inst|horizontal[7]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.701      ;
; 1.471 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.713      ;
; 1.477 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.718      ;
; 1.477 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.718      ;
; 1.484 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|xcolumn[2]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.727      ;
; 1.487 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.728      ;
; 1.491 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.732      ;
; 1.492 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.733      ;
; 1.494 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.735      ;
; 1.495 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.737      ;
; 1.497 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 1.738      ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]                                                                                                                                      ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]~_Duplicate_1                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]                                                                                                                                      ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]~_Duplicate_1                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]                                                                                                                                      ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]~_Duplicate_1                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]                                                                                                                                      ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_1                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]                                                                                                                                      ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_1                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]                                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]~_Duplicate_1                                                                                                                            ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]                                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]~_Duplicate_1                                                                                                                            ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]                                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]~_Duplicate_1                                                                                                                            ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]                                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]~_Duplicate_1                                                                                                                            ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]                                                                                                                                         ;
; 12.141 ; 12.471       ; 0.330          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]~_Duplicate_1                                                                                                                            ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.305 ; 12.538       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.306 ; 12.539       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.307 ; 12.540       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.308 ; 12.541       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.308 ; 12.541       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.308 ; 12.541       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.310 ; 12.543       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.310 ; 12.543       ; 0.233          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.318 ; 12.504       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]                                                                                                                                      ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[5]~_Duplicate_1                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]                                                                                                                                      ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[6]~_Duplicate_1                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]                                                                                                                                      ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[7]~_Duplicate_1                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]                                                                                                                                      ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_1                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]                                                                                                                                      ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_1                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]                                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[5]~_Duplicate_1                                                                                                                            ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]                                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[6]~_Duplicate_1                                                                                                                            ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]                                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[7]~_Duplicate_1                                                                                                                            ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]                                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[8]~_Duplicate_1                                                                                                                            ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]                                                                                                                                         ;
; 12.318 ; 12.648       ; 0.330          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|yrow[9]~_Duplicate_1                                                                                                                            ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[0]                 ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[1]                 ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[2]                 ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[5]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[6]                                                                                                  ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_B[0]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_B[1]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_B[2]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_B[3]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_B[4]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_G[0]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_G[2]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_G[3]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_G[4]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_G[5]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_R[0]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_R[1]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_R[2]                                                                                                                                    ;
; 12.319 ; 12.505       ; 0.186          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_R[3]                                                                                                                                    ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


-----------------------------------------
; Slow 1200mV 0C Model Datasheet Report ;
-----------------------------------------
Nothing to report.


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 16.224 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                               ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; CLOCK_50                                              ; 9.400  ; 0.000         ;
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 12.325 ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                                                                                                                                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 16.224 ; LCDgenerator:inst|yrow[5]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.840      ;
; 16.419 ; LCDgenerator:inst|yrow[8]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.645      ;
; 16.427 ; LCDgenerator:inst|yrow[7]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.637      ;
; 16.455 ; LCDgenerator:inst|yrow[4]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.609      ;
; 16.458 ; LCDgenerator:inst|yrow[3]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.606      ;
; 16.466 ; LCDgenerator:inst|yrow[6]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.598      ;
; 16.516 ; LCDgenerator:inst|yrow[2]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.050     ; 8.549      ;
; 16.524 ; LCDgenerator:inst|yrow[9]~_Duplicate_2    ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.540      ;
; 16.556 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 8.510      ;
; 16.562 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 8.504      ;
; 16.635 ; LCDgenerator:inst|xcolumn[7]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 8.431      ;
; 16.686 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 8.380      ;
; 16.855 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.051     ; 8.209      ;
; 16.864 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.043     ; 8.208      ;
; 16.934 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 8.132      ;
; 16.945 ; LCDgenerator:inst|yrow[1]                 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.050     ; 8.120      ;
; 16.997 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.048     ; 8.070      ;
; 17.045 ; LCDgenerator:inst|xcolumn[8]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.048     ; 8.022      ;
; 17.104 ; LCDgenerator:inst|xcolumn[0]              ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.049     ; 7.962      ;
; 17.116 ; LCDgenerator:inst|xcolumn[9]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; -0.048     ; 7.951      ;
; 18.080 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.127      ; 7.184      ;
; 18.095 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 7.168      ;
; 18.184 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.127      ; 7.080      ;
; 18.198 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.125      ; 7.064      ;
; 18.211 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 7.047      ;
; 18.216 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 7.047      ;
; 18.226 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 7.031      ;
; 18.292 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.966      ;
; 18.307 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.950      ;
; 18.314 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.136      ; 6.959      ;
; 18.315 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.943      ;
; 18.329 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.119      ; 6.927      ;
; 18.347 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.910      ;
; 18.396 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.862      ;
; 18.408 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 6.855      ;
; 18.410 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.119      ; 6.846      ;
; 18.428 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.829      ;
; 18.445 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.130      ; 6.822      ;
; 18.472 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.123      ; 6.788      ;
; 18.485 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.145      ; 6.797      ;
; 18.498 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.145      ; 6.784      ;
; 18.506 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.122      ; 6.753      ;
; 18.514 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.135      ; 6.758      ;
; 18.521 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.737      ;
; 18.526 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.130      ; 6.741      ;
; 18.538 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.144      ; 6.743      ;
; 18.539 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.718      ;
; 18.598 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.143      ; 6.682      ;
; 18.610 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.122      ; 6.649      ;
; 18.616 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.139      ; 6.660      ;
; 18.620 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.637      ;
; 18.624 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.633      ;
; 18.629 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.139      ; 6.647      ;
; 18.635 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.119      ; 6.621      ;
; 18.642 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.616      ;
; 18.645 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.129      ; 6.621      ;
; 18.667 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.139      ; 6.609      ;
; 18.669 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.138      ; 6.606      ;
; 18.672 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.109      ; 6.574      ;
; 18.673 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.136      ; 6.600      ;
; 18.675 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.118      ; 6.580      ;
; 18.686 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 6.577      ;
; 18.697 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.139      ; 6.579      ;
; 18.710 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.139      ; 6.566      ;
; 18.712 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.144      ; 6.569      ;
; 18.725 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.119      ; 6.531      ;
; 18.726 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.129      ; 6.540      ;
; 18.729 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.137      ; 6.545      ;
; 18.740 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.131      ; 6.528      ;
; 18.745 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.099      ; 6.491      ;
; 18.750 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.138      ; 6.525      ;
; 18.753 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.117      ; 6.501      ;
; 18.757 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.118      ; 6.498      ;
; 18.778 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 6.485      ;
; 18.783 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.125      ; 6.479      ;
; 18.798 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.133      ; 6.472      ;
; 18.804 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.130      ; 6.463      ;
; 18.810 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.137      ; 6.464      ;
; 18.834 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.424      ;
; 18.843 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.138      ; 6.432      ;
; 18.843 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.104      ; 6.398      ;
; 18.869 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.128      ; 6.396      ;
; 18.879 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.133      ; 6.391      ;
; 18.880 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.378      ;
; 18.880 ; LCDgenerator:inst|xcolumn[4]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.125      ; 6.382      ;
; 18.884 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.113      ; 6.366      ;
; 18.885 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.121      ; 6.373      ;
; 18.885 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.130      ; 6.382      ;
; 18.891 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.125      ; 6.371      ;
; 18.892 ; LCDgenerator:inst|xcolumn[1]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.144      ; 6.389      ;
; 18.895 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.362      ;
; 18.899 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.110      ; 6.348      ;
; 18.900 ; LCDgenerator:inst|xcolumn[5]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.120      ; 6.357      ;
; 18.911 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.140      ; 6.366      ;
; 18.915 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.109      ; 6.331      ;
; 18.924 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.140      ; 6.353      ;
; 18.924 ; LCDgenerator:inst|xcolumn[3]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.138      ; 6.351      ;
; 18.934 ; LCDgenerator:inst|xcolumn[6]~_Duplicate_2 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.125      ; 6.328      ;
; 18.934 ; LCDgenerator:inst|yrow[0]                 ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.126      ; 6.329      ;
; 18.940 ; LCDgenerator:inst|xcolumn[2]              ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 25.128       ; 0.130      ; 6.327      ;
+--------+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                          ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.178 ; LCDgenerator:inst|yrow[2]                                        ; LCDgenerator:inst|yrow[2]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; LCDgenerator:inst|yrow[1]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[0]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.254 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.383      ;
; 0.256 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.385      ;
; 0.260 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.389      ;
; 0.262 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_DEN    ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.391      ;
; 0.264 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.393      ;
; 0.264 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R2[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.393      ;
; 0.266 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.395      ;
; 0.321 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2] ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.450      ;
; 0.325 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.454      ;
; 0.327 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.456      ;
; 0.332 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.461      ;
; 0.332 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5] ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.461      ;
; 0.336 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.465      ;
; 0.338 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.467      ;
; 0.340 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[7] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.469      ;
; 0.355 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.484      ;
; 0.359 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4] ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.488      ;
; 0.359 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3] ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.488      ;
; 0.366 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.495      ;
; 0.368 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.497      ;
; 0.369 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.498      ;
; 0.389 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4] ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.518      ;
; 0.389 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[5] ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.518      ;
; 0.390 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6] ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.519      ;
; 0.390 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[6] ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.519      ;
; 0.409 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[3] ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.537      ;
; 0.411 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[6] ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.539      ;
; 0.413 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[4] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.541      ;
; 0.416 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[5] ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.544      ;
; 0.425 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.553      ;
; 0.468 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.600      ;
; 0.471 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.600      ;
; 0.474 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2] ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.603      ;
; 0.487 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3] ; LCDRegDE2_115:instLRD|LCD_R[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.615      ;
; 0.490 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7] ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.618      ;
; 0.522 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7] ; LCDRegDE2_115:instLRD|LCD_B[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.648      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_B[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[5]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_G[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[4]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[3]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[2]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[1]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.532 ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN   ; LCDRegDE2_115:instLRD|LCD_R[0]   ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 0.664      ;
; 0.551 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.679      ;
; 0.556 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.684      ;
; 0.557 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.685      ;
; 0.558 ; LCDgenerator:inst|horizontal[3]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.686      ;
; 0.559 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.687      ;
; 0.560 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.688      ;
; 0.562 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.690      ;
; 0.566 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.694      ;
; 0.584 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.712      ;
; 0.612 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.740      ;
; 0.636 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.636 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.636 ; LCDgenerator:inst|horizontal[10]                                 ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.763      ;
; 0.638 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.766      ;
; 0.642 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.770      ;
; 0.643 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.771      ;
; 0.645 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.774      ;
; 0.646 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.774      ;
; 0.651 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.779      ;
; 0.655 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.783      ;
; 0.675 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.803      ;
; 0.681 ; LCDgenerator:inst|yrow[0]                                        ; LCDgenerator:inst|yrow[1]        ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.808      ;
; 0.702 ; LCDgenerator:inst|horizontal[6]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.830      ;
; 0.702 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.830      ;
; 0.708 ; LCDgenerator:inst|horizontal[5]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.836      ;
; 0.712 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.841      ;
; 0.713 ; LCDgenerator:inst|horizontal[7]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.841      ;
; 0.715 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[0]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.842      ;
; 0.715 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.842      ;
; 0.716 ; LCDgenerator:inst|horizontal[9]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.843      ;
; 0.717 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.846      ;
; 0.718 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.847      ;
; 0.720 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[1]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.848      ;
; 0.723 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.852      ;
; 0.727 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[5]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.856      ;
; 0.762 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.891      ;
; 0.766 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[10] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.894      ;
; 0.767 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.896      ;
; 0.768 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.897      ;
; 0.770 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[3]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.898      ;
; 0.770 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|xcolumn[1]     ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.899      ;
; 0.771 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[7]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.899      ;
; 0.772 ; LCDgenerator:inst|horizontal[8]                                  ; LCDgenerator:inst|horizontal[6]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.900      ;
; 0.773 ; LCDgenerator:inst|horizontal[1]                                  ; LCDgenerator:inst|horizontal[8]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.902      ;
; 0.773 ; LCDgenerator:inst|horizontal[0]                                  ; LCDgenerator:inst|horizontal[9]  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.902      ;
+-------+------------------------------------------------------------------+----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst|ipll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|ipll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.325 ; 12.555       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.326 ; 12.556       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.327 ; 12.557       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.328 ; 12.558       ; 0.230          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.336 ; 12.566       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a6~porta_address_reg0  ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a15~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[0]                 ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[1]                 ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[2]                 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a10~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a13~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.337 ; 12.567       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a9~porta_address_reg0  ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[0]                                                                                                                                      ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[2]                                                                                                                                      ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[3]                                                                                                                                      ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[8]~_Duplicate_2                                                                                                                         ;
; 12.337 ; 12.553       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDgenerator:inst|xcolumn[9]~_Duplicate_2                                                                                                                         ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a14~porta_address_reg0 ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a7~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a11~porta_address_reg0 ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a12~porta_address_reg0 ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a3~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a5~porta_address_reg0  ;
; 12.338 ; 12.568       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a8~porta_address_reg0  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[3]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[5]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[6]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[7]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[2]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[3]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_R1[4]                                                                                                  ;
; 12.338 ; 12.554       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; LCDRegDE2_115:instLRD|LCD_DIM                                                                                                                                     ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[0]                 ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[1]                 ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL1|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|address_reg_a[2]                 ;
; 12.339 ; 12.569       ; 0.230          ; Low Pulse Width  ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|DisplayLogic2:iDL2|blob256:rom_inst|altsyncram:altsyncram_component|altsyncram_m4a1:auto_generated|ram_block1a1~porta_address_reg0  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|LCD_DEN                                                                                                    ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|MuxAddress[0]                                                                                              ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[2]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[3]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[4]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[5]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[6]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B1[7]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[2]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[3]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[4]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[5]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_B2[7]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[2]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G1[4]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[2]                                                                                                  ;
; 12.339 ; 12.555       ; 0.216          ; High Pulse Width ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; DisplayLogic2Mux_LCD:instDL2M|LCDRegPipeline:iPipeLine|VGA_G2[3]                                                                                                  ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


-----------------------------------------
; Fast 1200mV 0C Model Datasheet Report ;
-----------------------------------------
Nothing to report.


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; 7.521 ; 0.178 ; N/A      ; N/A     ; 9.400               ;
;  CLOCK_50                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 7.521 ; 0.178 ; N/A      ; N/A     ; 12.115              ;
; Design-wide TNS                                        ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                              ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LCD_CLK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DEN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DIM       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_B[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_G[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_R[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DEN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DIM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DEN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_DIM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LCD_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LCD_CLK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DEN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_DIM       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_B[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_G[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LCD_R[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 1537715  ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; inst|ipll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 0        ; 1537715  ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Sep 09 22:47:03 2020
Info: Command: quartus_sta VGAMUX -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'VGAtiming.sdc'
Warning (332174): Ignored filter at VGAtiming.sdc(30): VGA_CLK could not be matched with a port
Warning (332049): Ignored create_generated_clock at VGAtiming.sdc(30): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name VGA_CLK -source [get_ports {CLOCK_50}] -divide_by 2 [get_ports {VGA_CLK}]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst|ipll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 49 -multiply_by 39 -duty_cycle 50.00 -name {inst|ipll|altpll_component|auto_generated|pll1|clk[0]} {inst|ipll|altpll_component|auto_generated|pll1|clk[0]}
Info (332104): Reading SDC File: 'lcd_display.sdc'
Warning (332043): Overwriting existing clock: CLOCK_50
Warning (332049): Ignored create_generated_clock at lcd_display.sdc(48): Incorrect assignment for clock.  Source node: inst|ipll|altpll_component|auto_generated|pll1|clk[0] already has a clock(s) assigned to it.  Use the -add option to assign multiple clocks to this node.  Clock was not created or updated.
    Info (332050): create_generated_clock -name {*|ipll|altpll_component|auto_generated|pll1|clk[0]} -source [get_pins {*|ipll|altpll_component|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 39 -divide_by 49 -master_clock {CLOCK_50} [get_pins {*|ipll|altpll_component|auto_generated|pll1|clk[0]}] 
Warning (332060): Node: LCDgenerator:inst|VS_N was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 7.521
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.521         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.403         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.819
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.819         0.000 CLOCK_50 
    Info (332119):    12.115         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: LCDgenerator:inst|VS_N was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 9.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.175         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.355         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.799
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.799         0.000 CLOCK_50 
    Info (332119):    12.141         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: LCDgenerator:inst|VS_N was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 16.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    16.224         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):    12.325         0.000 inst|ipll|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4699 megabytes
    Info: Processing ended: Wed Sep 09 22:47:09 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


