Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 65f9c944b5854ef3b73e3a3ef7d3314a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot celula_testbench_behav xil_defaultlib.celula_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.math_real
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.FF_D [ff_d_default]
Compiling architecture behavioral of entity xil_defaultlib.celula [celula_default]
Compiling architecture behavioral of entity xil_defaultlib.Red_CA [red_ca_default]
Compiling architecture behavior of entity xil_defaultlib.celula_testbench
Built simulation snapshot celula_testbench_behav
