INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'mem16x10_block' already exists in the project.
   Output products for this core may be overwritten.
Resolving generics for 'mem16x10_block'...
WARNING:sim - A core named 'mem16x10_block' already exists in the project.
   Output products for this core may be overwritten.
Applying external generics to 'mem16x10_block'...
Delivering associated files for 'mem16x10_block'...
WARNING:sim - Can't find 'Verilog' synthesis view; using general synthesis view
Delivering EJava files for 'mem16x10_block'...
Generating implementation netlist for 'mem16x10_block'...
INFO:sim - Pre-processing HDL files for 'mem16x10_block'...
Running synthesis for 'mem16x10_block'
Running ngcbuild...
Writing VEO instantiation template for 'mem16x10_block'...
Writing Verilog behavioral simulation model for 'mem16x10_block'...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem16x10_block'...
Generating metadata file...
Generating ISE project...
XCO file found: mem16x10_block.xco
XMDF file found: mem16x10_block_xmdf.tcl
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/blk_mem_gen_v6_3_readme.txt -view all
-origin_type imported
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.asy -view all -origin_type
imported
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.ngc -view all -origin_type
created
Checking file
"C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mi
skowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.ngc" for project device match
...
File
"C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mi
skowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.ngc" device information
matches project device.
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.sym -view all -origin_type
imported
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj
   -miskowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
C:/Users/millerlj/Documents/CSSE232/1415a-csse232-benshorm-millerc5-millerlj-mis
kowbs/Datapath/ipcore_dir/tmp/_cg/mem16x10_block.veo -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem16x10_block"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem16x10_block'.
