# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../CPU_1.srcs/sources_1/bd/CPU/ALU_control/ALU_control.srcs/sources_1/new/ALU_control.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_control_0_0/sim/design_1_ALU_control_0_0.v" \
"../../../../CPU_1.srcs/sources_1/bd/CPU/ALU/ALU.srcs/sources_1/new/ALU.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_ALU_0_0/sim/design_1_ALU_0_0.v" \
"../../../../CPU_1.srcs/sources_1/bd/CPU/IM/IM.srcs/sources_1/new/IM.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_IM_0_0/sim/design_1_IM_0_0.v" \
"../../../../CPU_1.srcs/sources_1/bd/CPU/PC/PC.srcs/sources_1/new/PC.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_PC_0_0/sim/design_1_PC_0_0.v" \
"../../../../CPU_1.srcs/sources_1/bd/CPU/sign_extend/sign_extend.srcs/sources_1/new/sign_extend.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_sign_extend_0_0/sim/design_1_sign_extend_0_0.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/d321/project_1.srcs/sources_1/new/MUX_addr.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_addr_0_0/sim/design_1_MUX_addr_0_0.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/675e/project_1.srcs/sources_1/new/MUX_sign_extend_data.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_sign_extend_data_0_0/sim/design_1_MUX_sign_extend_data_0_0.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/1543/project_1.srcs/sources_1/new/MUX_addr_choice.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_MUX_data_choice_0_1/sim/design_1_MUX_data_choice_0_1.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/ff80/src/control.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_control_0_1/sim/design_1_control_0_1.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/ede5/project_1.srcs/sources_1/new/add.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_add_0_0/sim/design_1_add_0_0.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/2ddd/project_2.srcs/sources_1/new/shifter2.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_shifter2_0_0/sim/design_1_shifter2_0_0.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ipshared/d9a8/Registers.srcs/sources_1/new/Registers.v" \
"../../../../CPU_1.ip_user_files/bd/design_1/ip/design_1_Registers_0_0/sim/design_1_Registers_0_0.v" \
"../../../../CPU_1.srcs/sim_1/new/design_1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
