Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Apr 23 19:23:33 2020
| Host         : DESKTOP-F56SUD4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Transmitter_Top_control_sets_placed.rpt
| Design       : Transmitter_Top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            2 |
|      4 |            1 |
|      8 |            1 |
|     12 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |              12 |            5 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               9 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------+----------------------------+------------------+----------------+
|         Clock Signal         |        Enable Signal       |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+----------------------------+----------------------------+------------------+----------------+
|  BG1/Baudrate_count_reg[3]_0 | Tx1/c_state                |                            |                1 |              1 |
|  BG1/Baudrate_count_reg[3]_0 | Tx1/t_out_i_2_n_0          | Tx1/t_out2_out             |                1 |              1 |
|  BG1/Baudrate_count_reg[3]_0 |                            |                            |                2 |              3 |
|  BG1/Baudrate_count_reg[3]_0 | Tx1/c_state                | Tx1/counter[3]_i_1_n_0     |                1 |              3 |
|  BG1/Baudrate_count_reg[3]_0 | Tx1/bit_counter[3]_i_2_n_0 | Tx1/bit_counter[3]_i_1_n_0 |                1 |              4 |
|  BG1/Baudrate_count_reg[3]_0 | Tx1/msg_in_reg             |                            |                2 |              8 |
|  clock_IBUF_BUFG             |                            | reset_IBUF                 |                5 |             12 |
+------------------------------+----------------------------+----------------------------+------------------+----------------+


