{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 16, "design__inferred_latch__count": 2, "design__instance__count": 1327, "design__instance__area": 4983.53, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0005419728113338351, "power__switching__total": 0.0004455809248611331, "power__leakage__total": 8.596669154314895e-09, "power__total": 0.0009875623509287834, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25777472552788055, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25777472552788055, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32969078400510526, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.573683783382603, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.329691, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.315385, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.26194044896754254, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.26194044896754254, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9105653155881201, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.5837385184894883, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.910565, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.775688, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25634631254399953, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25634631254399953, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.12069567908958156, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.734932691061894, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.120696, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.623622, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 1, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.25540623117131084, "clock__skew__worst_setup": 0.25540623117131084, "timing__hold__ws": 0.11541778970354713, "timing__setup__ws": 1.5117165724882953, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.115418, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.729715, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 279.96 280.13", "design__core__bbox": "10.12 10.88 269.56 269.28", "design__io": 56, "design__die__area": 78425.2, "design__core__area": 67039.3, "design__instance__count__stdcell": 1327, "design__instance__area__stdcell": 4983.53, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.0743374, "design__instance__utilization__stdcell": 0.0743374, "design__instance__count__class:buffer": 24, "design__instance__count__class:inverter": 13, "design__instance__count__class:sequential_cell": 35, "design__instance__count__class:multi_input_combinational_cell": 219, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5698, "design__instance__count__class:tap_cell": 970, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 54, "design__io__hpwl": 5484066, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 12728.3, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 57, "design__instance__count__class:clock_buffer": 8, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "route__net": 389, "route__net__special": 2, "route__drc_errors__iter:1": 60, "route__wirelength__iter:1": 14128, "route__drc_errors__iter:2": 8, "route__wirelength__iter:2": 14114, "route__drc_errors__iter:3": 5, "route__wirelength__iter:3": 14100, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 14108, "route__drc_errors": 0, "route__wirelength": 14108, "route__vias": 2390, "route__vias__singlecut": 2390, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 345.1, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25672067975849094, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25672067975849094, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32486592113708157, "timing__setup__ws__corner:min_tt_025C_1v80": 4.617431456771412, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.324866, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.344531, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.26114641743787387, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.26114641743787387, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9037387760612372, "timing__setup__ws__corner:min_ss_100C_1v60": 1.664209261947027, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.903739, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.828811, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.25540623117131084, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.25540623117131084, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11541778970354713, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.768601759548113, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.115418, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.64538, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2598119293245325, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2598119293245325, "timing__hold__ws__corner:max_tt_025C_1v80": 0.33384029818814925, "timing__setup__ws__corner:max_tt_025C_1v80": 4.530162595497224, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.33384, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 6.280663, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.2638034587667043, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2638034587667043, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9177003861022722, "timing__setup__ws__corner:max_ss_100C_1v60": 1.5117165724882953, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.9177, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.729715, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25844430105296884, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25844430105296884, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.12349160932272064, "timing__setup__ws__corner:max_ff_n40C_1v95": 5.705067690854837, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.123492, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.597195, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.78964, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79852, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.0103628, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0122908, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.00171446, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.0122908, "design_powergrid__voltage__worst": 0.0122908, "design_powergrid__voltage__worst__net:VPWR": 1.78964, "design_powergrid__drop__worst": 0.0122908, "design_powergrid__drop__worst__net:VPWR": 0.0103628, "design_powergrid__voltage__worst__net:VGND": 0.0122908, "design_powergrid__drop__worst__net:VGND": 0.0122908, "ir__voltage__worst": 1.79, "ir__drop__avg": 0.00148, "ir__drop__worst": 0.0104, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}