Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 13 17:30:02 2024
| Host         : DESKTOP-1V0CU1G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     9           
TIMING-18  Warning           Missing input or output delay   3           
TIMING-20  Warning           Non-clocked latch               1           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (10)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (5)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (10)
-------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.328        0.000                      0                   50        0.177        0.000                      0                   50        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.328        0.000                      0                   50        0.177        0.000                      0                   50        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.766ns (24.812%)  route 2.321ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.658     8.410    Inst_Clock_Converter/clk_temp
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.600    15.023    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[10]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    Inst_Clock_Converter/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.766ns (24.812%)  route 2.321ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.658     8.410    Inst_Clock_Converter/clk_temp
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.600    15.023    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    Inst_Clock_Converter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.766ns (24.812%)  route 2.321ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.658     8.410    Inst_Clock_Converter/clk_temp
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.600    15.023    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.328ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.766ns (24.812%)  route 2.321ns (75.188%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.658     8.410    Inst_Clock_Converter/clk_temp
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.600    15.023    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[9]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDRE (Setup_fdre_C_R)       -0.524    14.738    Inst_Clock_Converter/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                  6.328    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.700%)  route 2.215ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.551     8.303    Inst_Clock_Converter/clk_temp
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598    15.021    Inst_Clock_Converter/CLK
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[1]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    Inst_Clock_Converter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.700%)  route 2.215ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.551     8.303    Inst_Clock_Converter/clk_temp
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598    15.021    Inst_Clock_Converter/CLK
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[2]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    Inst_Clock_Converter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.700%)  route 2.215ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.551     8.303    Inst_Clock_Converter/clk_temp
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598    15.021    Inst_Clock_Converter/CLK
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[3]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    Inst_Clock_Converter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.981ns  (logic 0.766ns (25.700%)  route 2.215ns (74.300%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.551     8.303    Inst_Clock_Converter/clk_temp
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598    15.021    Inst_Clock_Converter/CLK
    SLICE_X2Y83          FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
                         clock pessimism              0.275    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X2Y83          FDRE (Setup_fdre_C_R)       -0.524    14.736    Inst_Clock_Converter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.766ns (25.977%)  route 2.183ns (74.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.520     8.271    Inst_Clock_Converter/clk_temp
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.599    15.022    Inst_Clock_Converter/CLK
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[5]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    Inst_Clock_Converter/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.949ns  (logic 0.766ns (25.977%)  route 2.183ns (74.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.720     5.323    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.857     6.698    Inst_Clock_Converter/counter[15]
    SLICE_X3Y86          LUT6 (Prop_lut6_I2_O)        0.124     6.822 r  Inst_Clock_Converter/counter[19]_i_2/O
                         net (fo=2, routed)           0.806     7.628    Inst_Clock_Converter/counter[19]_i_2_n_0
    SLICE_X3Y85          LUT5 (Prop_lut5_I0_O)        0.124     7.752 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.520     8.271    Inst_Clock_Converter/clk_temp
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.599    15.022    Inst_Clock_Converter/CLK
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[6]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X2Y84          FDRE (Setup_fdre_C_R)       -0.524    14.737    Inst_Clock_Converter/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.737    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                  6.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.121     1.780    Inst_edge/sreg[1]
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.070     1.603    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.611%)  route 0.182ns (56.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[5]/Q
                         net (fo=2, routed)           0.182     1.842    Inst_edge/sreg[5]
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[8]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y85          FDRE (Hold_fdre_C_D)         0.072     1.605    Inst_edge/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.766%)  route 0.181ns (56.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[2]/Q
                         net (fo=2, routed)           0.181     1.840    Inst_edge/sreg[2]
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[5]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.066     1.599    Inst_edge/sreg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.417%)  route 0.184ns (56.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X5Y84          FDRE                                         r  Inst_edge/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y84          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[0]/Q
                         net (fo=2, routed)           0.184     1.843    Inst_edge/sreg[0]
    SLICE_X4Y85          FDRE                                         r  Inst_edge/sreg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_edge/sreg_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.066     1.599    Inst_edge/sreg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.783%)  route 0.189ns (57.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[4]/Q
                         net (fo=2, routed)           0.189     1.848    Inst_edge/sreg[4]
    SLICE_X4Y85          FDRE                                         r  Inst_edge/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_edge/sreg_reg[7]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y85          FDRE (Hold_fdre_C_D)         0.070     1.603    Inst_edge/sreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/clk_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.600     1.519    Inst_Clock_Converter/CLK
    SLICE_X3Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  Inst_Clock_Converter/counter_reg[0]/Q
                         net (fo=4, routed)           0.168     1.829    Inst_Clock_Converter/counter[0]
    SLICE_X3Y85          LUT6 (Prop_lut6_I1_O)        0.045     1.874 r  Inst_Clock_Converter/clk_temp_i_1/O
                         net (fo=1, routed)           0.000     1.874    Inst_Clock_Converter/clk_temp_i_1_n_0
    SLICE_X3Y85          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.872     2.037    Inst_Clock_Converter/CLK
    SLICE_X3Y85          FDRE                                         r  Inst_Clock_Converter/clk_temp_reg/C
                         clock pessimism             -0.502     1.534    
    SLICE_X3Y85          FDRE (Hold_fdre_C_D)         0.091     1.625    Inst_Clock_Converter/clk_temp_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.793%)  route 0.196ns (58.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_edge/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_edge/sreg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_edge/sreg_reg[3]/Q
                         net (fo=2, routed)           0.196     1.856    Inst_edge/sreg[3]
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y86          FDRE                                         r  Inst_edge/sreg_reg[6]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X5Y86          FDRE (Hold_fdre_C_D)         0.070     1.603    Inst_edge/sreg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.600     1.519    Inst_Clock_Converter/CLK
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_Clock_Converter/counter_reg[7]/Q
                         net (fo=2, routed)           0.125     1.809    Inst_Clock_Converter/counter[7]
    SLICE_X2Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  Inst_Clock_Converter/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.919    Inst_Clock_Converter/p_1_in[7]
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.871     2.036    Inst_Clock_Converter/CLK
    SLICE_X2Y84          FDRE                                         r  Inst_Clock_Converter/counter_reg[7]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.134     1.653    Inst_Clock_Converter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.600     1.519    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.125     1.809    Inst_Clock_Converter/counter[11]
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  Inst_Clock_Converter/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.919    Inst_Clock_Converter/p_1_in[11]
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.872     2.037    Inst_Clock_Converter/CLK
    SLICE_X2Y85          FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y85          FDRE (Hold_fdre_C_D)         0.134     1.653    Inst_Clock_Converter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.600     1.519    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  Inst_Clock_Converter/counter_reg[15]/Q
                         net (fo=2, routed)           0.126     1.809    Inst_Clock_Converter/counter[15]
    SLICE_X2Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.919 r  Inst_Clock_Converter/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.919    Inst_Clock_Converter/p_1_in[15]
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.872     2.037    Inst_Clock_Converter/CLK
    SLICE_X2Y86          FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDRE (Hold_fdre_C_D)         0.134     1.653    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.919    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y85     Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y84     Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y85     Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y84     Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y85     Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.271ns  (logic 4.163ns (36.939%)  route 7.107ns (63.061%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          7.107     7.732    Blue_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    11.271 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.271    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.126ns  (logic 4.160ns (37.390%)  route 6.966ns (62.610%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.966     7.591    Blue_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    11.126 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.126    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.987ns  (logic 4.172ns (37.971%)  route 6.815ns (62.029%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.815     7.440    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    10.987 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.987    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.836ns  (logic 4.171ns (38.496%)  route 6.664ns (61.504%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.664     7.289    Blue_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.836 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.836    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.685ns  (logic 4.171ns (39.040%)  route 6.514ns (60.960%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.514     7.139    Blue_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    10.685 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.685    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.532ns  (logic 4.170ns (39.589%)  route 6.363ns (60.411%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.363     6.988    Blue_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.532 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.532    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.388ns  (logic 4.177ns (40.204%)  route 6.212ns (59.796%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.212     6.837    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    10.388 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.388    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.237ns  (logic 4.176ns (40.795%)  route 6.061ns (59.205%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          6.061     6.686    Blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    10.237 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.237    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.916ns  (logic 4.148ns (41.836%)  route 5.767ns (58.164%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          5.767     6.392    Blue_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523     9.916 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.916    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Red_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.789ns  (logic 4.173ns (42.631%)  route 5.616ns (57.369%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          LDCE                         0.000     0.000 r  Red_reg[3]/G
    SLICE_X6Y85          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Red_reg[3]/Q
                         net (fo=12, routed)          5.616     6.241    Blue_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548     9.789 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.789    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.627%)  route 0.116ns (41.373%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.116     0.280    Inst_Buttons_Lock/D[0]
    SLICE_X4Y84          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.164ns (48.356%)  route 0.175ns (51.644%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.175     0.339    Inst_Buttons_Lock/D[1]
    SLICE_X4Y84          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.482ns  (logic 0.482ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/CLK
    SLICE_X6Y84          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.482     0.482 r  Inst_Buttons_Sync/sreg_reg[1][2]_srl2/Q
                         net (fo=1, routed)           0.000     0.482    Inst_Buttons_Sync/sreg_reg[1][2]_srl2_n_0
    SLICE_X6Y84          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.484ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/CLK
    SLICE_X6Y84          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.484     0.484 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/Q
                         net (fo=1, routed)           0.000     0.484    Inst_Buttons_Sync/sreg_reg[1][1]_srl2_n_0
    SLICE_X6Y84          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/sreg_reg[1][0]_srl2/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            Inst_Buttons_Sync/button_output_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          SRL16E                       0.000     0.000 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/CLK
    SLICE_X6Y84          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     0.490 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/Q
                         net (fo=1, routed)           0.000     0.490    Inst_Buttons_Sync/sreg_reg[1][0]_srl2_n_0
    SLICE_X6Y84          FDRE                                         r  Inst_Buttons_Sync/button_output_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.209ns (40.127%)  route 0.312ns (59.873%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.115     0.279    Inst_Buttons_Lock/D[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.197     0.521    Inst_Buttons_Lock/nxt_state
    SLICE_X4Y84          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.209ns (40.127%)  route 0.312ns (59.873%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.115     0.279    Inst_Buttons_Lock/D[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.197     0.521    Inst_Buttons_Lock/nxt_state
    SLICE_X4Y84          FDCE                                         r  Inst_Buttons_Lock/cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.521ns  (logic 0.209ns (40.127%)  route 0.312ns (59.873%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.115     0.279    Inst_Buttons_Lock/D[1]
    SLICE_X4Y84          LUT6 (Prop_lut6_I2_O)        0.045     0.324 r  Inst_Buttons_Lock/nxt_state_inferred__2/i_/O
                         net (fo=3, routed)           0.197     0.521    Inst_Buttons_Lock/nxt_state
    SLICE_X4Y84          FDPE                                         r  Inst_Buttons_Lock/cur_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_center
                            (input port)
  Destination:            Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.844ns  (logic 0.292ns (34.640%)  route 0.552ns (65.360%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  button_center (IN)
                         net (fo=0)                   0.000     0.000    button_center
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 f  button_center_IBUF_inst/O
                         net (fo=1, routed)           0.385     0.630    Inst_Buttons_Sync/button_center_IBUF
    SLICE_X3Y83          LUT5 (Prop_lut5_I1_O)        0.048     0.678 r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2_i_1/O
                         net (fo=1, routed)           0.166     0.844    Inst_Buttons_Sync/sreg[0]_0[0]
    SLICE_X6Y84          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][0]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button_right
                            (input port)
  Destination:            Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.931ns  (logic 0.280ns (30.117%)  route 0.651ns (69.883%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  button_right (IN)
                         net (fo=0)                   0.000     0.000    button_right
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  button_right_IBUF_inst/O
                         net (fo=3, routed)           0.492     0.727    Inst_Buttons_Sync/button_right_IBUF
    SLICE_X3Y83          LUT4 (Prop_lut4_I1_O)        0.045     0.772 r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2_i_1/O
                         net (fo=1, routed)           0.159     0.931    Inst_Buttons_Sync/sreg_reg[1][1]_srl2_i_1_n_0
    SLICE_X6Y84          SRL16E                                       r  Inst_Buttons_Sync/sreg_reg[1][1]_srl2/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.083ns  (logic 4.517ns (55.879%)  route 3.566ns (44.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.855     6.596    Inst_MainFSM/STATE[1]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.327     6.923 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.711     9.634    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         3.771    13.405 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.405    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.875ns  (logic 4.134ns (52.494%)  route 3.741ns (47.506%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           1.024     6.801    Inst_MainFSM/STATE[0]
    SLICE_X4Y85          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.718     9.643    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.197 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.197    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.704ns  (logic 4.288ns (55.660%)  route 3.416ns (44.340%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.419     5.741 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.855     6.596    Inst_MainFSM/STATE[1]
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.299     6.895 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.561     9.456    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.026 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.026    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.020ns  (logic 0.580ns (28.712%)  route 1.440ns (71.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.859     6.637    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.124     6.761 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.581     7.342    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.020ns  (logic 0.580ns (28.712%)  route 1.440ns (71.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.859     6.637    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.124     6.761 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.581     7.342    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.020ns  (logic 0.580ns (28.712%)  route 1.440ns (71.288%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.859     6.637    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.124     6.761 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.581     7.342    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.026ns  (logic 0.456ns (44.445%)  route 0.570ns (55.555%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.719     5.322    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.570     6.348    STATE[0]
    SLICE_X6Y85          LDCE                                         r  Red_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.169%)  route 0.219ns (60.831%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.219     1.878    STATE[0]
    SLICE_X6Y85          LDCE                                         r  Red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.646%)  route 0.512ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.328     1.987    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.032 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.184     2.216    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.646%)  route 0.512ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.328     1.987    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.032 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.184     2.216    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDCE                                         f  Inst_Buttons_Lock/cur_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Buttons_Lock/cur_state_reg[2]/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.698ns  (logic 0.186ns (26.646%)  route 0.512ns (73.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.328     1.987    Inst_Buttons_Lock/STATE[0]
    SLICE_X4Y84          LUT1 (Prop_lut1_I0_O)        0.045     2.032 f  Inst_Buttons_Lock/cur_state[2]_i_1/O
                         net (fo=3, routed)           0.184     2.216    Inst_Buttons_Lock/cur_state[2]_i_1_n_0
    SLICE_X4Y84          FDPE                                         f  Inst_Buttons_Lock/cur_state_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.446ns  (logic 1.457ns (59.559%)  route 0.989ns (40.441%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.271     1.930    Inst_MainFSM/STATE[0]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.045     1.975 r  Inst_MainFSM/LED_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.718     2.694    LED_OBUF[1]
    V12                  OBUF (Prop_obuf_I_O)         1.271     3.964 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.964    LED[1]
    V12                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.465ns  (logic 1.482ns (60.109%)  route 0.983ns (39.891%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     1.646 f  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/Q
                         net (fo=6, routed)           0.186     1.832    Inst_MainFSM/STATE[1]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.099     1.931 r  Inst_MainFSM/LED_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.798     2.729    LED_OBUF[2]
    V14                  OBUF (Prop_obuf_I_O)         1.255     3.983 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.983    LED[2]
    V14                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.514ns (58.747%)  route 1.063ns (41.253%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.599     1.518    Inst_MainFSM/CLK
    SLICE_X4Y85          FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=9, routed)           0.271     1.930    Inst_MainFSM/STATE[0]
    SLICE_X4Y84          LUT2 (Prop_lut2_I1_O)        0.042     1.972 r  Inst_MainFSM/LED_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792     2.765    LED_OBUF[0]
    V11                  OBUF (Prop_obuf_I_O)         1.331     4.096 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.096    LED[0]
    V11                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.153ns  (logic 0.518ns (44.925%)  route 0.635ns (55.075%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.635     1.153    Inst_edge/D[1]
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598     5.021    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.052ns  (logic 0.518ns (49.257%)  route 0.534ns (50.743%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.534     1.052    Inst_edge/D[0]
    SLICE_X5Y84          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.597     5.020    Inst_edge/CLK
    SLICE_X5Y84          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.991ns  (logic 0.518ns (52.275%)  route 0.473ns (47.725%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.473     0.991    Inst_edge/D[2]
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          1.598     5.021    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.328ns  (logic 0.164ns (50.012%)  route 0.164ns (49.988%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.164     0.328    Inst_edge/D[2]
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.450%)  route 0.182ns (52.550%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.182     0.346    Inst_edge/D[0]
    SLICE_X5Y84          FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.868     2.033    Inst_edge/CLK
    SLICE_X5Y84          FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.164ns (41.622%)  route 0.230ns (58.378%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y84          FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X6Y84          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.230     0.394    Inst_edge/D[1]
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=33, routed)          0.869     2.034    Inst_edge/CLK
    SLICE_X5Y85          FDRE                                         r  Inst_edge/sreg_reg[1]/C





