LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.STD_LOGIC_ARITH.all;
USE ieee.STD_LOGIC_UNSIGNED.all;

ENTITY PCReg IS
	PORT (CLK 	 :IN STD_LOGIC;
			inputA :IN STD_LOGIC_VECTOR (31 DOWNTO 0);
			reset	 :IN STD_LOGIC;
			COUT	 :OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
			);
	END PCReg; 

PROCESS (CLK)
BEGIN
	IF RISING_EDGE (CLK) THEN 
		IF reset = '0' THEN 
			COUT <= X"00400000";
		ELSIF reset = '1' THEN
			COUT <= inputA;
		END IF;
	END IF;
END PROCESS;

	