{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1527164360877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1527164360878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 24 09:19:20 2018 " "Processing started: Thu May 24 09:19:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1527164360878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1527164360878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top -c Top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1527164360879 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1527164361066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_Wrapper.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_Wrapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Wrapper-estrutura " "Found design unit 1: ULA_Wrapper-estrutura" {  } { { "ULA_Wrapper.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Wrapper " "Found entity 1: ULA_Wrapper" {  } { { "ULA_Wrapper.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA_Control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA_Control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA_Control-estrutura " "Found design unit 1: ULA_Control-estrutura" {  } { { "ULA_Control.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361523 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA_Control " "Found entity 1: ULA_Control" {  } { { "ULA_Control.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-estrutura " "Found design unit 1: ULA-estrutura" {  } { { "ULA.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361524 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-estrutura " "Found design unit 1: top-estrutura" {  } { { "top.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorSubtrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorSubtrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorSubtrator-comportamento " "Found design unit 1: somadorSubtrator-comportamento" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorSubtrator " "Found entity 1: somadorSubtrator" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2x1-comportamento " "Found design unit 1: mux2x1-comportamento" {  } { { "mux2x1.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/mux2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2x1 " "Found entity 1: mux2x1" {  } { { "mux2x1.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/mux2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "andOr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file andOr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 andOr-comportamento " "Found design unit 1: andOr-comportamento" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361527 ""} { "Info" "ISGN_ENTITY_NAME" "1 andOr " "Found entity 1: andOr" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1527164361527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1527164361527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1527164361581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Wrapper ULA_Wrapper:ula_1 " "Elaborating entity \"ULA_Wrapper\" for hierarchy \"ULA_Wrapper:ula_1\"" {  } { { "top.vhd" "ula_1" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_Control ULA_Wrapper:ula_1\|ULA_Control:ula_ctrl_1 " "Elaborating entity \"ULA_Control\" for hierarchy \"ULA_Wrapper:ula_1\|ULA_Control:ula_ctrl_1\"" {  } { { "ULA_Wrapper.vhd" "ula_ctrl_1" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA_Wrapper:ula_1\|ULA:ula_1 " "Elaborating entity \"ULA\" for hierarchy \"ULA_Wrapper:ula_1\|ULA:ula_1\"" {  } { { "ULA_Wrapper.vhd" "ula_1" { Text "/home/100000000820483/Documentos/ULA-REG/ULA_Wrapper.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorSubtrator ULA_Wrapper:ula_1\|ULA:ula_1\|somadorSubtrator:SS0 " "Elaborating entity \"somadorSubtrator\" for hierarchy \"ULA_Wrapper:ula_1\|ULA:ula_1\|somadorSubtrator:SS0\"" {  } { { "ULA.vhd" "SS0" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361623 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[0\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[1\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[2\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[3\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[4\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[5\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[6\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[7\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361625 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[8\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[9\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[10\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[11\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[12\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[13\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[14\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[15\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[16\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[16\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[17\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[17\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[18\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[18\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361626 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[19\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[19\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[20\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[20\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[21\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[21\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[22\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[22\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[23\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[23\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[24\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[24\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[25\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[25\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[26\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[26\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[27\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[27\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[28\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[28\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[29\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[29\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361627 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[30\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[30\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361628 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[31\] somadorSubtrator.vhd(19) " "Inferred latch for \"s\[31\]\" at somadorSubtrator.vhd(19)" {  } { { "somadorSubtrator.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/somadorSubtrator.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361628 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|somadorSubtrator:SS0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "andOr ULA_Wrapper:ula_1\|ULA:ula_1\|andOr:AO0 " "Elaborating entity \"andOr\" for hierarchy \"ULA_Wrapper:ula_1\|ULA:ula_1\|andOr:AO0\"" {  } { { "ULA.vhd" "AO0" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361634 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[0\] andOr.vhd(19) " "Inferred latch for \"s\[0\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[1\] andOr.vhd(19) " "Inferred latch for \"s\[1\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[2\] andOr.vhd(19) " "Inferred latch for \"s\[2\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[3\] andOr.vhd(19) " "Inferred latch for \"s\[3\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[4\] andOr.vhd(19) " "Inferred latch for \"s\[4\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[5\] andOr.vhd(19) " "Inferred latch for \"s\[5\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[6\] andOr.vhd(19) " "Inferred latch for \"s\[6\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[7\] andOr.vhd(19) " "Inferred latch for \"s\[7\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[8\] andOr.vhd(19) " "Inferred latch for \"s\[8\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[9\] andOr.vhd(19) " "Inferred latch for \"s\[9\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[10\] andOr.vhd(19) " "Inferred latch for \"s\[10\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[11\] andOr.vhd(19) " "Inferred latch for \"s\[11\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361636 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[12\] andOr.vhd(19) " "Inferred latch for \"s\[12\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[13\] andOr.vhd(19) " "Inferred latch for \"s\[13\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[14\] andOr.vhd(19) " "Inferred latch for \"s\[14\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[15\] andOr.vhd(19) " "Inferred latch for \"s\[15\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[16\] andOr.vhd(19) " "Inferred latch for \"s\[16\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[17\] andOr.vhd(19) " "Inferred latch for \"s\[17\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[18\] andOr.vhd(19) " "Inferred latch for \"s\[18\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[19\] andOr.vhd(19) " "Inferred latch for \"s\[19\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[20\] andOr.vhd(19) " "Inferred latch for \"s\[20\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[21\] andOr.vhd(19) " "Inferred latch for \"s\[21\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[22\] andOr.vhd(19) " "Inferred latch for \"s\[22\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[23\] andOr.vhd(19) " "Inferred latch for \"s\[23\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361637 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[24\] andOr.vhd(19) " "Inferred latch for \"s\[24\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[25\] andOr.vhd(19) " "Inferred latch for \"s\[25\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[26\] andOr.vhd(19) " "Inferred latch for \"s\[26\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[27\] andOr.vhd(19) " "Inferred latch for \"s\[27\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[28\] andOr.vhd(19) " "Inferred latch for \"s\[28\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[29\] andOr.vhd(19) " "Inferred latch for \"s\[29\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[30\] andOr.vhd(19) " "Inferred latch for \"s\[30\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s\[31\] andOr.vhd(19) " "Inferred latch for \"s\[31\]\" at andOr.vhd(19)" {  } { { "andOr.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/andOr.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1527164361638 "|Top|ULA_Wrapper:ula_1|ULA:ula_1|andOr:AO0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2x1 ULA_Wrapper:ula_1\|ULA:ula_1\|mux2x1:Mu0 " "Elaborating entity \"mux2x1\" for hierarchy \"ULA_Wrapper:ula_1\|ULA:ula_1\|mux2x1:Mu0\"" {  } { { "ULA.vhd" "Mu0" { Text "/home/100000000820483/Documentos/ULA-REG/ULA.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:regFile_1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:regFile_1\"" {  } { { "top.vhd" "regFile_1" { Text "/home/100000000820483/Documentos/ULA-REG/top.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1527164361647 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem reg_file.vhd(37) " "VHDL Process Statement warning at reg_file.vhd(37): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527164361649 "|Top|reg_file:regFile_1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem reg_file.vhd(43) " "VHDL Process Statement warning at reg_file.vhd(43): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1527164361649 "|Top|reg_file:regFile_1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "reg_file:regFile_1\|mem " "RAM logic \"reg_file:regFile_1\|mem\" is uninferred due to asynchronous read logic" {  } { { "reg_file.vhd" "mem" { Text "/home/100000000820483/Documentos/ULA-REG/reg_file.vhd" 19 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1527164361793 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1527164361793 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1527164364161 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1527164364161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2748 " "Implemented 2748 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "58 " "Implemented 58 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1527164364356 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1527164364356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2594 " "Implemented 2594 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1527164364356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1527164364356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1527164364367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 24 09:19:24 2018 " "Processing ended: Thu May 24 09:19:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1527164364367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1527164364367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1527164364367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1527164364367 ""}
