

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_46_1_proc'
================================================================
* Date:           Tue Jun 24 19:14:41 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.758 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1  |       13|       13|         6|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_14 = load i4 %i" [xf_stereolbm_accel.cpp:46]   --->   Operation 12 'load' 'i_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.73ns)   --->   "%icmp_ln46 = icmp_eq  i4 %i_14, i4 9" [xf_stereolbm_accel.cpp:46]   --->   Operation 13 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.73ns)   --->   "%add_ln46 = add i4 %i_14, i4 1" [xf_stereolbm_accel.cpp:46]   --->   Operation 14 'add' 'add_ln46' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc.i.i_ifconv, void %for.cond56.exitStub" [xf_stereolbm_accel.cpp:46]   --->   Operation 15 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %i_14" [xf_stereolbm_accel.cpp:46]   --->   Operation 16 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cameraMA_l_addr = getelementptr i32 %cameraMA_l, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:50]   --->   Operation 17 'getelementptr' 'cameraMA_l_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%cameraMA_l_load = load i4 %cameraMA_l_addr" [xf_stereolbm_accel.cpp:50]   --->   Operation 18 'load' 'cameraMA_l_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cameraMA_r_addr = getelementptr i32 %cameraMA_r, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:51]   --->   Operation 19 'getelementptr' 'cameraMA_r_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%cameraMA_r_load = load i4 %cameraMA_r_addr" [xf_stereolbm_accel.cpp:51]   --->   Operation 20 'load' 'cameraMA_r_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%irA_l_addr = getelementptr i32 %irA_l, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:52]   --->   Operation 21 'getelementptr' 'irA_l_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%irA_l_load = load i4 %irA_l_addr" [xf_stereolbm_accel.cpp:52]   --->   Operation 22 'load' 'irA_l_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%irA_r_addr = getelementptr i32 %irA_r, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:53]   --->   Operation 23 'getelementptr' 'irA_r_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%irA_r_load = load i4 %irA_r_addr" [xf_stereolbm_accel.cpp:53]   --->   Operation 24 'load' 'irA_r_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln46 = store i4 %add_ln46, i4 %i" [xf_stereolbm_accel.cpp:46]   --->   Operation 25 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.75>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%cameraMA_l_load = load i4 %cameraMA_l_addr" [xf_stereolbm_accel.cpp:50]   --->   Operation 26 'load' 'cameraMA_l_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_2 : [1/1] (1.82ns)   --->   Input mux for Operation 27 '%pf = fpext i32 %cameraMA_l_load'
ST_2 : Operation 27 [2/2] (2.60ns)   --->   "%pf = fpext i32 %cameraMA_l_load" [xf_stereolbm_accel.cpp:50]   --->   Operation 27 'fpext' 'pf' <Predicate = true> <Delay = 2.60> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 28 [1/2] (2.32ns)   --->   "%cameraMA_r_load = load i4 %cameraMA_r_addr" [xf_stereolbm_accel.cpp:51]   --->   Operation 28 'load' 'cameraMA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_2 : [1/1] (1.82ns)   --->   Input mux for Operation 29 '%pf_2 = fpext i32 %cameraMA_r_load'
ST_2 : Operation 29 [2/2] (2.60ns)   --->   "%pf_2 = fpext i32 %cameraMA_r_load" [xf_stereolbm_accel.cpp:51]   --->   Operation 29 'fpext' 'pf_2' <Predicate = true> <Delay = 2.60> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 30 [1/2] (2.32ns)   --->   "%irA_l_load = load i4 %irA_l_addr" [xf_stereolbm_accel.cpp:52]   --->   Operation 30 'load' 'irA_l_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_2 : [1/1] (1.82ns)   --->   Input mux for Operation 31 '%pf_3 = fpext i32 %irA_l_load'
ST_2 : Operation 31 [2/2] (2.60ns)   --->   "%pf_3 = fpext i32 %irA_l_load" [xf_stereolbm_accel.cpp:52]   --->   Operation 31 'fpext' 'pf_3' <Predicate = true> <Delay = 2.60> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_2 : Operation 32 [1/2] (2.32ns)   --->   "%irA_r_load = load i4 %irA_r_addr" [xf_stereolbm_accel.cpp:53]   --->   Operation 32 'load' 'irA_r_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 9> <ROM>
ST_2 : [1/1] (1.82ns)   --->   Input mux for Operation 33 '%pf_4 = fpext i32 %irA_r_load'
ST_2 : Operation 33 [2/2] (2.60ns)   --->   "%pf_4 = fpext i32 %irA_r_load" [xf_stereolbm_accel.cpp:53]   --->   Operation 33 'fpext' 'pf_4' <Predicate = true> <Delay = 2.60> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.43>
ST_3 : Operation 34 [1/2] (4.43ns)   --->   "%pf = fpext i32 %cameraMA_l_load" [xf_stereolbm_accel.cpp:50]   --->   Operation 34 'fpext' 'pf' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln724 = bitcast i64 %pf" [xf_stereolbm_accel.cpp:50]   --->   Operation 35 'bitcast' 'bitcast_ln724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %bitcast_ln724" [xf_stereolbm_accel.cpp:50]   --->   Operation 36 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724, i32 63" [xf_stereolbm_accel.cpp:50]   --->   Operation 37 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_i = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724, i32 52, i32 62" [xf_stereolbm_accel.cpp:50]   --->   Operation 38 'partselect' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %bitcast_ln724" [xf_stereolbm_accel.cpp:50]   --->   Operation 39 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (4.43ns)   --->   "%pf_2 = fpext i32 %cameraMA_r_load" [xf_stereolbm_accel.cpp:51]   --->   Operation 40 'fpext' 'pf_2' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%bitcast_ln724_4 = bitcast i64 %pf_2" [xf_stereolbm_accel.cpp:51]   --->   Operation 41 'bitcast' 'bitcast_ln724_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i64 %bitcast_ln724_4" [xf_stereolbm_accel.cpp:51]   --->   Operation 42 'trunc' 'trunc_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_311 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_4, i32 63" [xf_stereolbm_accel.cpp:51]   --->   Operation 43 'bitselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_32_i = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_4, i32 52, i32 62" [xf_stereolbm_accel.cpp:51]   --->   Operation 44 'partselect' 'tmp_32_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln51_1 = trunc i64 %bitcast_ln724_4" [xf_stereolbm_accel.cpp:51]   --->   Operation 45 'trunc' 'trunc_ln51_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (4.43ns)   --->   "%pf_3 = fpext i32 %irA_l_load" [xf_stereolbm_accel.cpp:52]   --->   Operation 46 'fpext' 'pf_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln724_6 = bitcast i64 %pf_3" [xf_stereolbm_accel.cpp:52]   --->   Operation 47 'bitcast' 'bitcast_ln724_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i64 %bitcast_ln724_6" [xf_stereolbm_accel.cpp:52]   --->   Operation 48 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_314 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_6, i32 63" [xf_stereolbm_accel.cpp:52]   --->   Operation 49 'bitselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_38_i = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_6, i32 52, i32 62" [xf_stereolbm_accel.cpp:52]   --->   Operation 50 'partselect' 'tmp_38_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln52_1 = trunc i64 %bitcast_ln724_6" [xf_stereolbm_accel.cpp:52]   --->   Operation 51 'trunc' 'trunc_ln52_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (4.43ns)   --->   "%pf_4 = fpext i32 %irA_r_load" [xf_stereolbm_accel.cpp:53]   --->   Operation 52 'fpext' 'pf_4' <Predicate = true> <Delay = 4.43> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln724_8 = bitcast i64 %pf_4" [xf_stereolbm_accel.cpp:53]   --->   Operation 53 'bitcast' 'bitcast_ln724_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln53 = trunc i64 %bitcast_ln724_8" [xf_stereolbm_accel.cpp:53]   --->   Operation 54 'trunc' 'trunc_ln53' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_317 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %bitcast_ln724_8, i32 63" [xf_stereolbm_accel.cpp:53]   --->   Operation 55 'bitselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_41_i = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln724_8, i32 52, i32 62" [xf_stereolbm_accel.cpp:53]   --->   Operation 56 'partselect' 'tmp_41_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln53_1 = trunc i64 %bitcast_ln724_8" [xf_stereolbm_accel.cpp:53]   --->   Operation 57 'trunc' 'trunc_ln53_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.66>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i11 %tmp_i" [xf_stereolbm_accel.cpp:50]   --->   Operation 58 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln50_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 59 'bitconcatenate' 'zext_ln50_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i53 %zext_ln50_1_cast" [xf_stereolbm_accel.cpp:50]   --->   Operation 60 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (3.23ns)   --->   "%sub_ln50 = sub i54 0, i54 %zext_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 61 'sub' 'sub_ln50' <Predicate = (tmp)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (0.94ns)   --->   "%select_ln50 = select i1 %tmp, i54 %sub_ln50, i54 %zext_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 62 'select' 'select_ln50' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (3.49ns)   --->   "%icmp_ln50 = icmp_eq  i63 %trunc_ln50, i63 0" [xf_stereolbm_accel.cpp:50]   --->   Operation 63 'icmp' 'icmp_ln50' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.54ns)   --->   "%sub_ln50_1 = sub i12 1075, i12 %zext_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 64 'sub' 'sub_ln50_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.54ns)   --->   "%icmp_ln50_1 = icmp_sgt  i12 %sub_ln50_1, i12 20" [xf_stereolbm_accel.cpp:50]   --->   Operation 65 'icmp' 'icmp_ln50_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln50 = add i12 %sub_ln50_1, i12 4076" [xf_stereolbm_accel.cpp:50]   --->   Operation 66 'add' 'add_ln50' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.54ns)   --->   "%sub_ln50_2 = sub i12 20, i12 %sub_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 67 'sub' 'sub_ln50_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.69ns)   --->   "%select_ln50_1 = select i1 %icmp_ln50_1, i12 %add_ln50, i12 %sub_ln50_2" [xf_stereolbm_accel.cpp:50]   --->   Operation 68 'select' 'select_ln50_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.54ns)   --->   "%icmp_ln50_2 = icmp_eq  i12 %sub_ln50_1, i12 20" [xf_stereolbm_accel.cpp:50]   --->   Operation 69 'icmp' 'icmp_ln50_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i54 %select_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 70 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_310 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln50_1, i32 5, i32 11" [xf_stereolbm_accel.cpp:50]   --->   Operation 71 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.87ns)   --->   "%icmp_ln50_4 = icmp_eq  i7 %tmp_310, i7 0" [xf_stereolbm_accel.cpp:50]   --->   Operation 72 'icmp' 'icmp_ln50_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i11 %tmp_32_i" [xf_stereolbm_accel.cpp:51]   --->   Operation 73 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln51_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 74 'bitconcatenate' 'zext_ln51_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln51_1 = zext i53 %zext_ln51_1_cast" [xf_stereolbm_accel.cpp:51]   --->   Operation 75 'zext' 'zext_ln51_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (3.23ns)   --->   "%sub_ln51 = sub i54 0, i54 %zext_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 76 'sub' 'sub_ln51' <Predicate = (tmp_311)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.94ns)   --->   "%select_ln51 = select i1 %tmp_311, i54 %sub_ln51, i54 %zext_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 77 'select' 'select_ln51' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (3.49ns)   --->   "%icmp_ln51 = icmp_eq  i63 %trunc_ln51, i63 0" [xf_stereolbm_accel.cpp:51]   --->   Operation 78 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.54ns)   --->   "%sub_ln51_1 = sub i12 1075, i12 %zext_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 79 'sub' 'sub_ln51_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (1.54ns)   --->   "%icmp_ln51_1 = icmp_sgt  i12 %sub_ln51_1, i12 20" [xf_stereolbm_accel.cpp:51]   --->   Operation 80 'icmp' 'icmp_ln51_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (1.54ns)   --->   "%add_ln51 = add i12 %sub_ln51_1, i12 4076" [xf_stereolbm_accel.cpp:51]   --->   Operation 81 'add' 'add_ln51' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.54ns)   --->   "%sub_ln51_2 = sub i12 20, i12 %sub_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 82 'sub' 'sub_ln51_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.69ns)   --->   "%select_ln51_1 = select i1 %icmp_ln51_1, i12 %add_ln51, i12 %sub_ln51_2" [xf_stereolbm_accel.cpp:51]   --->   Operation 83 'select' 'select_ln51_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.54ns)   --->   "%icmp_ln51_2 = icmp_eq  i12 %sub_ln51_1, i12 20" [xf_stereolbm_accel.cpp:51]   --->   Operation 84 'icmp' 'icmp_ln51_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = trunc i54 %select_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 85 'trunc' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_313 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln51_1, i32 5, i32 11" [xf_stereolbm_accel.cpp:51]   --->   Operation 86 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (1.87ns)   --->   "%icmp_ln51_4 = icmp_eq  i7 %tmp_313, i7 0" [xf_stereolbm_accel.cpp:51]   --->   Operation 87 'icmp' 'icmp_ln51_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i11 %tmp_38_i" [xf_stereolbm_accel.cpp:52]   --->   Operation 88 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln52_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 89 'bitconcatenate' 'zext_ln52_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln52_1 = zext i53 %zext_ln52_1_cast" [xf_stereolbm_accel.cpp:52]   --->   Operation 90 'zext' 'zext_ln52_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (3.23ns)   --->   "%sub_ln52 = sub i54 0, i54 %zext_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 91 'sub' 'sub_ln52' <Predicate = (tmp_314)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.94ns)   --->   "%select_ln52 = select i1 %tmp_314, i54 %sub_ln52, i54 %zext_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 92 'select' 'select_ln52' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (3.49ns)   --->   "%icmp_ln52 = icmp_eq  i63 %trunc_ln52, i63 0" [xf_stereolbm_accel.cpp:52]   --->   Operation 93 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (1.54ns)   --->   "%sub_ln52_1 = sub i12 1075, i12 %zext_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 94 'sub' 'sub_ln52_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (1.54ns)   --->   "%icmp_ln52_1 = icmp_sgt  i12 %sub_ln52_1, i12 20" [xf_stereolbm_accel.cpp:52]   --->   Operation 95 'icmp' 'icmp_ln52_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (1.54ns)   --->   "%add_ln52 = add i12 %sub_ln52_1, i12 4076" [xf_stereolbm_accel.cpp:52]   --->   Operation 96 'add' 'add_ln52' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (1.54ns)   --->   "%sub_ln52_2 = sub i12 20, i12 %sub_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 97 'sub' 'sub_ln52_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.69ns)   --->   "%select_ln52_1 = select i1 %icmp_ln52_1, i12 %add_ln52, i12 %sub_ln52_2" [xf_stereolbm_accel.cpp:52]   --->   Operation 98 'select' 'select_ln52_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (1.54ns)   --->   "%icmp_ln52_2 = icmp_eq  i12 %sub_ln52_1, i12 20" [xf_stereolbm_accel.cpp:52]   --->   Operation 99 'icmp' 'icmp_ln52_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln52_2 = trunc i54 %select_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 100 'trunc' 'trunc_ln52_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_316 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln52_1, i32 5, i32 11" [xf_stereolbm_accel.cpp:52]   --->   Operation 101 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (1.87ns)   --->   "%icmp_ln52_4 = icmp_eq  i7 %tmp_316, i7 0" [xf_stereolbm_accel.cpp:52]   --->   Operation 102 'icmp' 'icmp_ln52_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i11 %tmp_41_i" [xf_stereolbm_accel.cpp:53]   --->   Operation 103 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln53_1_cast = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 104 'bitconcatenate' 'zext_ln53_1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln53_1 = zext i53 %zext_ln53_1_cast" [xf_stereolbm_accel.cpp:53]   --->   Operation 105 'zext' 'zext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (3.23ns)   --->   "%sub_ln53 = sub i54 0, i54 %zext_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 106 'sub' 'sub_ln53' <Predicate = (tmp_317)> <Delay = 3.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.94ns)   --->   "%select_ln53 = select i1 %tmp_317, i54 %sub_ln53, i54 %zext_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 107 'select' 'select_ln53' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (3.49ns)   --->   "%icmp_ln53 = icmp_eq  i63 %trunc_ln53, i63 0" [xf_stereolbm_accel.cpp:53]   --->   Operation 108 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 3.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (1.54ns)   --->   "%sub_ln53_1 = sub i12 1075, i12 %zext_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 109 'sub' 'sub_ln53_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (1.54ns)   --->   "%icmp_ln53_1 = icmp_sgt  i12 %sub_ln53_1, i12 20" [xf_stereolbm_accel.cpp:53]   --->   Operation 110 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (1.54ns)   --->   "%add_ln53 = add i12 %sub_ln53_1, i12 4076" [xf_stereolbm_accel.cpp:53]   --->   Operation 111 'add' 'add_ln53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.54ns)   --->   "%sub_ln53_2 = sub i12 20, i12 %sub_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 112 'sub' 'sub_ln53_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.69ns)   --->   "%select_ln53_1 = select i1 %icmp_ln53_1, i12 %add_ln53, i12 %sub_ln53_2" [xf_stereolbm_accel.cpp:53]   --->   Operation 113 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.54ns)   --->   "%icmp_ln53_2 = icmp_eq  i12 %sub_ln53_1, i12 20" [xf_stereolbm_accel.cpp:53]   --->   Operation 114 'icmp' 'icmp_ln53_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln53_2 = trunc i54 %select_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 115 'trunc' 'trunc_ln53_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_319 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %select_ln53_1, i32 5, i32 11" [xf_stereolbm_accel.cpp:53]   --->   Operation 116 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (1.87ns)   --->   "%icmp_ln53_4 = icmp_eq  i7 %tmp_319, i7 0" [xf_stereolbm_accel.cpp:53]   --->   Operation 117 'icmp' 'icmp_ln53_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln50 = sext i12 %select_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 118 'sext' 'sext_ln50' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.54ns)   --->   "%icmp_ln50_3 = icmp_ult  i12 %select_ln50_1, i12 54" [xf_stereolbm_accel.cpp:50]   --->   Operation 119 'icmp' 'icmp_ln50_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %sext_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 120 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 121 [1/1] (4.61ns)   --->   "%ashr_ln50 = ashr i54 %select_ln50, i54 %zext_ln50_2" [xf_stereolbm_accel.cpp:50]   --->   Operation 121 'ashr' 'ashr_ln50' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%trunc_ln50_3 = trunc i54 %ashr_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 122 'trunc' 'trunc_ln50_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%bitcast_ln724_2 = bitcast i32 %cameraMA_l_load" [xf_stereolbm_accel.cpp:50]   --->   Operation 123 'bitcast' 'bitcast_ln724_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%tmp_309 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_2, i32 31" [xf_stereolbm_accel.cpp:50]   --->   Operation 124 'bitselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%select_ln50_7 = select i1 %tmp_309, i32 4294967295, i32 0" [xf_stereolbm_accel.cpp:50]   --->   Operation 125 'select' 'select_ln50_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_6)   --->   "%select_ln50_2 = select i1 %icmp_ln50_3, i32 %trunc_ln50_3, i32 %select_ln50_7" [xf_stereolbm_accel.cpp:50]   --->   Operation 126 'select' 'select_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (4.42ns)   --->   "%shl_ln50 = shl i32 %trunc_ln50_2, i32 %sext_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 127 'shl' 'shl_ln50' <Predicate = (!icmp_ln50 & icmp_ln50_4)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%select_ln50_3 = select i1 %icmp_ln50_4, i32 %shl_ln50, i32 0" [xf_stereolbm_accel.cpp:50]   --->   Operation 128 'select' 'select_ln50_3' <Predicate = (!icmp_ln50)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%select_ln50_4 = select i1 %icmp_ln50, i32 0, i32 %select_ln50_3" [xf_stereolbm_accel.cpp:50]   --->   Operation 129 'select' 'select_ln50_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%xor_ln50 = xor i1 %icmp_ln50, i1 1" [xf_stereolbm_accel.cpp:50]   --->   Operation 130 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln50_5)   --->   "%and_ln50 = and i1 %icmp_ln50_2, i1 %xor_ln50" [xf_stereolbm_accel.cpp:50]   --->   Operation 131 'and' 'and_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln50_5 = select i1 %and_ln50, i32 %trunc_ln50_2, i32 %select_ln50_4" [xf_stereolbm_accel.cpp:50]   --->   Operation 132 'select' 'select_ln50_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%or_ln50 = or i1 %icmp_ln50, i1 %icmp_ln50_2" [xf_stereolbm_accel.cpp:50]   --->   Operation 133 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln50_1)   --->   "%xor_ln50_1 = xor i1 %or_ln50, i1 1" [xf_stereolbm_accel.cpp:50]   --->   Operation 134 'xor' 'xor_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln50_1 = and i1 %icmp_ln50_1, i1 %xor_ln50_1" [xf_stereolbm_accel.cpp:50]   --->   Operation 135 'and' 'and_ln50_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln50_6 = select i1 %and_ln50_1, i32 %select_ln50_2, i32 %select_ln50_5" [xf_stereolbm_accel.cpp:50]   --->   Operation 136 'select' 'select_ln50_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln51 = sext i12 %select_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 137 'sext' 'sext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.54ns)   --->   "%icmp_ln51_3 = icmp_ult  i12 %select_ln51_1, i12 54" [xf_stereolbm_accel.cpp:51]   --->   Operation 138 'icmp' 'icmp_ln51_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln51_2 = zext i32 %sext_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 139 'zext' 'zext_ln51_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (4.61ns)   --->   "%ashr_ln51 = ashr i54 %select_ln51, i54 %zext_ln51_2" [xf_stereolbm_accel.cpp:51]   --->   Operation 140 'ashr' 'ashr_ln51' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%trunc_ln51_3 = trunc i54 %ashr_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 141 'trunc' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%bitcast_ln724_5 = bitcast i32 %cameraMA_r_load" [xf_stereolbm_accel.cpp:51]   --->   Operation 142 'bitcast' 'bitcast_ln724_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%tmp_312 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_5, i32 31" [xf_stereolbm_accel.cpp:51]   --->   Operation 143 'bitselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_7 = select i1 %tmp_312, i32 4294967295, i32 0" [xf_stereolbm_accel.cpp:51]   --->   Operation 144 'select' 'select_ln51_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_6)   --->   "%select_ln51_2 = select i1 %icmp_ln51_3, i32 %trunc_ln51_3, i32 %select_ln51_7" [xf_stereolbm_accel.cpp:51]   --->   Operation 145 'select' 'select_ln51_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (4.42ns)   --->   "%shl_ln51 = shl i32 %trunc_ln51_2, i32 %sext_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 146 'shl' 'shl_ln51' <Predicate = (!icmp_ln51 & icmp_ln51_4)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%select_ln51_3 = select i1 %icmp_ln51_4, i32 %shl_ln51, i32 0" [xf_stereolbm_accel.cpp:51]   --->   Operation 147 'select' 'select_ln51_3' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%select_ln51_4 = select i1 %icmp_ln51, i32 0, i32 %select_ln51_3" [xf_stereolbm_accel.cpp:51]   --->   Operation 148 'select' 'select_ln51_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%xor_ln51 = xor i1 %icmp_ln51, i1 1" [xf_stereolbm_accel.cpp:51]   --->   Operation 149 'xor' 'xor_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln51_5)   --->   "%and_ln51 = and i1 %icmp_ln51_2, i1 %xor_ln51" [xf_stereolbm_accel.cpp:51]   --->   Operation 150 'and' 'and_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln51_5 = select i1 %and_ln51, i32 %trunc_ln51_2, i32 %select_ln51_4" [xf_stereolbm_accel.cpp:51]   --->   Operation 151 'select' 'select_ln51_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln51_1)   --->   "%or_ln51 = or i1 %icmp_ln51, i1 %icmp_ln51_2" [xf_stereolbm_accel.cpp:51]   --->   Operation 152 'or' 'or_ln51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln51_1)   --->   "%xor_ln51_1 = xor i1 %or_ln51, i1 1" [xf_stereolbm_accel.cpp:51]   --->   Operation 153 'xor' 'xor_ln51_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 154 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln51_1 = and i1 %icmp_ln51_1, i1 %xor_ln51_1" [xf_stereolbm_accel.cpp:51]   --->   Operation 154 'and' 'and_ln51_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln51_6 = select i1 %and_ln51_1, i32 %select_ln51_2, i32 %select_ln51_5" [xf_stereolbm_accel.cpp:51]   --->   Operation 155 'select' 'select_ln51_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln52 = sext i12 %select_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 156 'sext' 'sext_ln52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (1.54ns)   --->   "%icmp_ln52_3 = icmp_ult  i12 %select_ln52_1, i12 54" [xf_stereolbm_accel.cpp:52]   --->   Operation 157 'icmp' 'icmp_ln52_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln52_2 = zext i32 %sext_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 158 'zext' 'zext_ln52_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (4.61ns)   --->   "%ashr_ln52 = ashr i54 %select_ln52, i54 %zext_ln52_2" [xf_stereolbm_accel.cpp:52]   --->   Operation 159 'ashr' 'ashr_ln52' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_6)   --->   "%trunc_ln52_3 = trunc i54 %ashr_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 160 'trunc' 'trunc_ln52_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_6)   --->   "%bitcast_ln724_7 = bitcast i32 %irA_l_load" [xf_stereolbm_accel.cpp:52]   --->   Operation 161 'bitcast' 'bitcast_ln724_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_6)   --->   "%tmp_315 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_7, i32 31" [xf_stereolbm_accel.cpp:52]   --->   Operation 162 'bitselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_6)   --->   "%select_ln52_7 = select i1 %tmp_315, i32 4294967295, i32 0" [xf_stereolbm_accel.cpp:52]   --->   Operation 163 'select' 'select_ln52_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_6)   --->   "%select_ln52_2 = select i1 %icmp_ln52_3, i32 %trunc_ln52_3, i32 %select_ln52_7" [xf_stereolbm_accel.cpp:52]   --->   Operation 164 'select' 'select_ln52_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (4.42ns)   --->   "%shl_ln52 = shl i32 %trunc_ln52_2, i32 %sext_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 165 'shl' 'shl_ln52' <Predicate = (!icmp_ln52 & icmp_ln52_4)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%select_ln52_3 = select i1 %icmp_ln52_4, i32 %shl_ln52, i32 0" [xf_stereolbm_accel.cpp:52]   --->   Operation 166 'select' 'select_ln52_3' <Predicate = (!icmp_ln52)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%select_ln52_4 = select i1 %icmp_ln52, i32 0, i32 %select_ln52_3" [xf_stereolbm_accel.cpp:52]   --->   Operation 167 'select' 'select_ln52_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%xor_ln52 = xor i1 %icmp_ln52, i1 1" [xf_stereolbm_accel.cpp:52]   --->   Operation 168 'xor' 'xor_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln52_5)   --->   "%and_ln52 = and i1 %icmp_ln52_2, i1 %xor_ln52" [xf_stereolbm_accel.cpp:52]   --->   Operation 169 'and' 'and_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln52_5 = select i1 %and_ln52, i32 %trunc_ln52_2, i32 %select_ln52_4" [xf_stereolbm_accel.cpp:52]   --->   Operation 170 'select' 'select_ln52_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_1)   --->   "%or_ln52 = or i1 %icmp_ln52, i1 %icmp_ln52_2" [xf_stereolbm_accel.cpp:52]   --->   Operation 171 'or' 'or_ln52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln52_1)   --->   "%xor_ln52_1 = xor i1 %or_ln52, i1 1" [xf_stereolbm_accel.cpp:52]   --->   Operation 172 'xor' 'xor_ln52_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln52_1 = and i1 %icmp_ln52_1, i1 %xor_ln52_1" [xf_stereolbm_accel.cpp:52]   --->   Operation 173 'and' 'and_ln52_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln52_6 = select i1 %and_ln52_1, i32 %select_ln52_2, i32 %select_ln52_5" [xf_stereolbm_accel.cpp:52]   --->   Operation 174 'select' 'select_ln52_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i12 %select_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 175 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (1.54ns)   --->   "%icmp_ln53_3 = icmp_ult  i12 %select_ln53_1, i12 54" [xf_stereolbm_accel.cpp:53]   --->   Operation 176 'icmp' 'icmp_ln53_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln53_2 = zext i32 %sext_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 177 'zext' 'zext_ln53_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (4.61ns)   --->   "%ashr_ln53 = ashr i54 %select_ln53, i54 %zext_ln53_2" [xf_stereolbm_accel.cpp:53]   --->   Operation 178 'ashr' 'ashr_ln53' <Predicate = true> <Delay = 4.61> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_6)   --->   "%trunc_ln53_3 = trunc i54 %ashr_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 179 'trunc' 'trunc_ln53_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_6)   --->   "%bitcast_ln724_9 = bitcast i32 %irA_r_load" [xf_stereolbm_accel.cpp:53]   --->   Operation 180 'bitcast' 'bitcast_ln724_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_6)   --->   "%tmp_318 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bitcast_ln724_9, i32 31" [xf_stereolbm_accel.cpp:53]   --->   Operation 181 'bitselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_6)   --->   "%select_ln53_7 = select i1 %tmp_318, i32 4294967295, i32 0" [xf_stereolbm_accel.cpp:53]   --->   Operation 182 'select' 'select_ln53_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_6)   --->   "%select_ln53_2 = select i1 %icmp_ln53_3, i32 %trunc_ln53_3, i32 %select_ln53_7" [xf_stereolbm_accel.cpp:53]   --->   Operation 183 'select' 'select_ln53_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (4.42ns)   --->   "%shl_ln53 = shl i32 %trunc_ln53_2, i32 %sext_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 184 'shl' 'shl_ln53' <Predicate = (!icmp_ln53 & icmp_ln53_4)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln53_3 = select i1 %icmp_ln53_4, i32 %shl_ln53, i32 0" [xf_stereolbm_accel.cpp:53]   --->   Operation 185 'select' 'select_ln53_3' <Predicate = (!icmp_ln53)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln53_4 = select i1 %icmp_ln53, i32 0, i32 %select_ln53_3" [xf_stereolbm_accel.cpp:53]   --->   Operation 186 'select' 'select_ln53_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%xor_ln53 = xor i1 %icmp_ln53, i1 1" [xf_stereolbm_accel.cpp:53]   --->   Operation 187 'xor' 'xor_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%and_ln53 = and i1 %icmp_ln53_2, i1 %xor_ln53" [xf_stereolbm_accel.cpp:53]   --->   Operation 188 'and' 'and_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 189 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln53_5 = select i1 %and_ln53, i32 %trunc_ln53_2, i32 %select_ln53_4" [xf_stereolbm_accel.cpp:53]   --->   Operation 189 'select' 'select_ln53_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_1)   --->   "%or_ln53 = or i1 %icmp_ln53, i1 %icmp_ln53_2" [xf_stereolbm_accel.cpp:53]   --->   Operation 190 'or' 'or_ln53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln53_1)   --->   "%xor_ln53_1 = xor i1 %or_ln53, i1 1" [xf_stereolbm_accel.cpp:53]   --->   Operation 191 'xor' 'xor_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln53_1 = and i1 %icmp_ln53_1, i1 %xor_ln53_1" [xf_stereolbm_accel.cpp:53]   --->   Operation 192 'and' 'and_ln53_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln53_6 = select i1 %and_ln53_1, i32 %select_ln53_2, i32 %select_ln53_5" [xf_stereolbm_accel.cpp:53]   --->   Operation 193 'select' 'select_ln53_6' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 206 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.32>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [xf_stereolbm_accel.cpp:48]   --->   Operation 194 'specpipeline' 'specpipeline_ln48' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln50 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [xf_stereolbm_accel.cpp:50]   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln50' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_53" [xf_stereolbm_accel.cpp:46]   --->   Operation 196 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%cameraMA_l_fix_addr = getelementptr i32 %cameraMA_l_fix, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:50]   --->   Operation 197 'getelementptr' 'cameraMA_l_fix_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (2.32ns)   --->   "%store_ln50 = store i32 %select_ln50_6, i4 %cameraMA_l_fix_addr" [xf_stereolbm_accel.cpp:50]   --->   Operation 198 'store' 'store_ln50' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%cameraMA_r_fix_addr = getelementptr i32 %cameraMA_r_fix, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:51]   --->   Operation 199 'getelementptr' 'cameraMA_r_fix_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (2.32ns)   --->   "%store_ln51 = store i32 %select_ln51_6, i4 %cameraMA_r_fix_addr" [xf_stereolbm_accel.cpp:51]   --->   Operation 200 'store' 'store_ln51' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%irA_l_fix_addr = getelementptr i32 %irA_l_fix, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:52]   --->   Operation 201 'getelementptr' 'irA_l_fix_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 202 [1/1] (2.32ns)   --->   "%store_ln52 = store i32 %select_ln52_6, i4 %irA_l_fix_addr" [xf_stereolbm_accel.cpp:52]   --->   Operation 202 'store' 'store_ln52' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%irA_r_fix_addr = getelementptr i32 %irA_r_fix, i64 0, i64 %zext_ln46" [xf_stereolbm_accel.cpp:53]   --->   Operation 203 'getelementptr' 'irA_r_fix_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 204 [1/1] (2.32ns)   --->   "%store_ln53 = store i32 %select_ln53_6, i4 %irA_r_fix_addr" [xf_stereolbm_accel.cpp:53]   --->   Operation 204 'store' 'store_ln53' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_6 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.cond.i.i" [xf_stereolbm_accel.cpp:46]   --->   Operation 205 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.323ns
The critical path consists of the following:
	'alloca' operation ('i') [9]  (0.000 ns)
	'load' operation ('i', xf_stereolbm_accel.cpp:46) on local variable 'i' [13]  (0.000 ns)
	'add' operation ('add_ln46', xf_stereolbm_accel.cpp:46) [15]  (1.735 ns)
	'store' operation ('store_ln46', xf_stereolbm_accel.cpp:46) of variable 'add_ln46', xf_stereolbm_accel.cpp:46 on local variable 'i' [198]  (1.588 ns)

 <State 2>: 6.758ns
The critical path consists of the following:
	'load' operation ('cameraMA_l_load', xf_stereolbm_accel.cpp:50) on array 'cameraMA_l' [23]  (2.322 ns)
	multiplexor before operation 'fpext' with delay (1.827 ns)
'fpext' operation ('pf', xf_stereolbm_accel.cpp:50) [24]  (2.609 ns)

 <State 3>: 4.436ns
The critical path consists of the following:
	'fpext' operation ('pf', xf_stereolbm_accel.cpp:50) [24]  (4.436 ns)

 <State 4>: 5.661ns
The critical path consists of the following:
	'sub' operation ('sub_ln50_1', xf_stereolbm_accel.cpp:50) [36]  (1.547 ns)
	'sub' operation ('sub_ln50_2', xf_stereolbm_accel.cpp:50) [39]  (1.547 ns)
	'select' operation ('select_ln50_1', xf_stereolbm_accel.cpp:50) [40]  (0.697 ns)
	'icmp' operation ('icmp_ln50_4', xf_stereolbm_accel.cpp:50) [53]  (1.870 ns)

 <State 5>: 6.391ns
The critical path consists of the following:
	'shl' operation ('shl_ln50', xf_stereolbm_accel.cpp:50) [54]  (4.420 ns)
	'select' operation ('select_ln50_3', xf_stereolbm_accel.cpp:50) [55]  (0.000 ns)
	'select' operation ('select_ln50_4', xf_stereolbm_accel.cpp:50) [56]  (0.000 ns)
	'select' operation ('select_ln50_5', xf_stereolbm_accel.cpp:50) [59]  (0.978 ns)
	'select' operation ('select_ln50_6', xf_stereolbm_accel.cpp:50) [63]  (0.993 ns)

 <State 6>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('cameraMA_l_fix_addr', xf_stereolbm_accel.cpp:50) [64]  (0.000 ns)
	'store' operation ('store_ln50', xf_stereolbm_accel.cpp:50) of variable 'select_ln50_6', xf_stereolbm_accel.cpp:50 on array 'cameraMA_l_fix' [65]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
