# Single-Cycle-RISC-V-Processor-Verilog-Implementation-
This project is a Single-Cycle RISC-V Processor implemented in Verilog , based on the concepts presented in Computer Organization and Design RISC-V Edition: The Hardware/Software Interface (2nd Edition) by David A. Patterson and John L. Hennessy
