Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/ --output-directory=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/ --report-file=bsf:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.qsys
Progress: Loading DE1_SOC/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding address_span_extender_0 [altera_address_span_extender 1.2]
Progress: Parameterizing module address_span_extender_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/ --output-directory=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.html --report-file=sopcinfo:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.sopcinfo --report-file=cmp:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.cmp --report-file=qip:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/soc_system.qip --report-file=svd --report-file=regmap:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/soc_system.regmap --report-file=debuginfo:D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/soc_system.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CSEMA5F31C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system.qsys --language=VERILOG
Progress: Loading DE1_SOC/soc_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding hps_0 [altera_hps 13.1]
Progress: Parameterizing module hps_0
Progress: Adding clock_bridge_0 [altera_clock_bridge 13.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding address_span_extender_0 [altera_address_span_extender 1.2]
Progress: Parameterizing module address_span_extender_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 4 modules, 4 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 3 modules, 4 connections
Info: merlin_translator_transform: After transform: 5 modules, 10 connections
Info: merlin_domain_transform: After transform: 10 modules, 31 connections
Info: merlin_router_transform: After transform: 12 modules, 37 connections
Info: merlin_burst_transform: After transform: 13 modules, 40 connections
Info: merlin_network_to_switch_transform: After transform: 16 modules, 46 connections
Info: merlin_width_transform: After transform: 18 modules, 52 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 20 modules, 70 connections
Info: merlin_hierarchy_transform: After transform: 5 modules, 7 connections
Info: merlin_mm_transform: After transform: 5 modules, 7 connections
Info: reset_adaptation_transform: After transform: 6 modules, 9 connections
Info: hps_0: "Doing Pretransform for module: hps_0"
Info: pipeline_bridge_swap_transform: After transform: 2 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: address_span_extender_0: "soc_system" instantiated altera_address_span_extender "address_span_extender_0"
Info: pipeline_bridge_swap_transform: After transform: 17 modules, 48 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 17 modules, 48 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 17 modules, 48 connections
Info: mm_interconnect_0: "soc_system" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: pipeline_bridge_swap_transform: After transform: 1 modules, 0 connections
Info: No custom instruction connections, skipping transform 
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: address_span_extender_0_expanded_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "address_span_extender_0_expanded_master_translator"
Info: hps_0_f2h_sdram0_data_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "hps_0_f2h_sdram0_data_translator"
Info: address_span_extender_0_expanded_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "address_span_extender_0_expanded_master_translator_avalon_universal_master_0_agent"
Info: hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent"
Info: hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "hps_0_f2h_sdram0_data_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "burst_adapter"
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file D:/FPGA/LAB9/LAB9/DE1SoC_SystemBuilder/CodeGenerated/DE1_SOC/DE1_SOC/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: soc_system: Done "soc_system" with 20 modules, 65 files, 1659529 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
