###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Thu May 20 16:44:57 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Hold Check with Pin test_pe/test_opt_reg_f/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_f/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_f/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.011
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.053
= Required Time                -0.008
  Arrival Time                  0.094
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.233 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.195 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.186 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.145 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.015 | 0.098 |   0.056 |   -0.047 | 
     | test_pe/test_opt_reg_f/U3                 |              | CKND1BWP40                      | 0.015 | 0.000 |   0.056 |   -0.047 | 
     | test_pe/test_opt_reg_f/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.016 | 0.014 |   0.070 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 |              | AOI22D0BWP40                    | 0.016 | 0.000 |   0.070 |   -0.033 | 
     | test_pe/test_opt_reg_f/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.033 | 0.024 |   0.094 |   -0.008 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.033 | 0.000 |   0.094 |   -0.008 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.040 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.049 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.063 | 0.008 |  -0.054 |    0.049 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.063 | 0.065 |   0.011 |    0.113 | 
     | test_pe/test_opt_reg_f/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.063 | 0.000 |   0.011 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin test_pe/test_opt_reg_e/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_e/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_e/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.011
+ Hold                          0.036
+ Phase Shift                   0.000
- CPPR Adjustment               0.053
= Required Time                -0.007
  Arrival Time                  0.097
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.235 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.234 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.196 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.187 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.146 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.146 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.017 | 0.100 |   0.057 |   -0.046 | 
     | test_pe/test_opt_reg_e/U3                 |              | CKND1BWP40                      | 0.017 | 0.000 |   0.057 |   -0.046 | 
     | test_pe/test_opt_reg_e/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.019 | 0.016 |   0.074 |   -0.030 | 
     | test_pe/test_opt_reg_e/U7                 |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.074 |   -0.030 | 
     | test_pe/test_opt_reg_e/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.025 | 0.023 |   0.097 |   -0.007 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.025 | 0.000 |   0.097 |   -0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.048 |       |  -0.124 |   -0.021 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.020 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.041 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.063 | 0.008 |  -0.054 |    0.050 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.063 | 0.065 |   0.011 |    0.114 | 
     | test_pe/test_opt_reg_e/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.063 | 0.000 |   0.011 |    0.114 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin test_pe/test_opt_reg_d/data_in_reg_reg_0_/CP 
Endpoint:   test_pe/test_opt_reg_d/data_in_reg_reg_0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.011
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.053
= Required Time                -0.007
  Arrival Time                  0.099
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.238 | 
     | CTS_ccl_a_buf_00011                       |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.237 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.198 | 
     | test_pe                                   | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.190 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.149 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.149 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.016 | 0.099 |   0.056 |   -0.050 | 
     | test_pe/test_opt_reg_d/U3                 |              | CKND1BWP40                      | 0.016 | 0.000 |   0.056 |   -0.050 | 
     | test_pe/test_opt_reg_d/U3                 | I v -> ZN ^  | CKND1BWP40                      | 0.021 | 0.017 |   0.074 |   -0.033 | 
     | test_pe/test_opt_reg_d/U7                 |              | AOI22D0BWP40                    | 0.021 | 0.000 |   0.074 |   -0.033 | 
     | test_pe/test_opt_reg_d/U7                 | A2 ^ -> ZN v | AOI22D0BWP40                    | 0.029 | 0.025 |   0.099 |   -0.007 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |              | DFCNQD1BWP40                    | 0.029 | 0.000 |   0.099 |   -0.007 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |    Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                           |            |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------+------------+---------------------------------+-------+-------+---------+----------| 
     |                                           | clk_in ^   |                                 | 0.048 |       |  -0.124 |   -0.018 | 
     | CTS_ccl_a_buf_00011                       |            | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |   -0.017 | 
     | CTS_ccl_a_buf_00011                       | I ^ -> Z ^ | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.044 | 
     | test_pe                                   | clk ^      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.054 |    0.052 | 
     | test_pe/CTS_ccl_a_buf_00003               |            | CKBD1BWP40                      | 0.063 | 0.008 |  -0.054 |    0.052 | 
     | test_pe/CTS_ccl_a_buf_00003               | I ^ -> Z ^ | CKBD1BWP40                      | 0.063 | 0.065 |   0.011 |    0.117 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_ |            | DFCNQD1BWP40                    | 0.063 | 0.000 |   0.011 |    0.117 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__3_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_3_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.291
  Slack Time                    0.248
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.379 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.378 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.340 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.337 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.337 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.282 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          |              | DFCNQD1BWP40                    | 0.053 | 0.000 |  -0.034 |   -0.282 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_3_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.110 |   0.076 |   -0.173 | 
     | test_pe/test_opt_reg_a/U32                         |              | AO22D2BWP40                     | 0.028 | 0.000 |   0.076 |   -0.172 | 
     | test_pe/test_opt_reg_a/U32                         | B2 v -> Z v  | AO22D2BWP40                     | 0.031 | 0.062 |   0.137 |   -0.111 | 
     | test_pe/test_pe_comp/U151                          |              | CKND1BWP40                      | 0.031 | 0.001 |   0.138 |   -0.110 | 
     | test_pe/test_pe_comp/U151                          | I v -> ZN ^  | CKND1BWP40                      | 0.029 | 0.025 |   0.164 |   -0.084 | 
     | test_pe/test_pe_comp/U216                          |              | OAI22D0BWP40                    | 0.029 | 0.000 |   0.164 |   -0.084 | 
     | test_pe/test_pe_comp/U216                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.057 | 0.041 |   0.205 |   -0.043 | 
     | test_pe/FE_OFC90_comp_res_3                        |              | INVD1BWP40                      | 0.057 | 0.000 |   0.205 |   -0.043 | 
     | test_pe/FE_OFC90_comp_res_3                        | I v -> ZN ^  | INVD1BWP40                      | 0.029 | 0.027 |   0.232 |   -0.016 | 
     | test_pe/U186                                       |              | OAI22D0BWP40                    | 0.029 | 0.000 |   0.232 |   -0.016 | 
     | test_pe/U186                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.021 |   0.252 |    0.004 | 
     | test_pe/test_opt_reg_file/U5                       |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.252 |    0.004 | 
     | test_pe/test_opt_reg_file/U5                       | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.039 |   0.291 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.291 |    0.043 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.124 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.125 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.186 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.192 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.192 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.277 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__3_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.278 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__4_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_4_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.044
  Arrival Time                  0.294
  Slack Time                    0.250
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.381 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.380 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.342 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.339 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.339 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.284 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.284 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_4_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.019 | 0.104 |   0.070 |   -0.180 | 
     | test_pe/test_opt_reg_a/U28                         |              | AO22D2BWP40                     | 0.019 | 0.000 |   0.070 |   -0.180 | 
     | test_pe/test_opt_reg_a/U28                         | B2 v -> Z v  | AO22D2BWP40                     | 0.045 | 0.064 |   0.134 |   -0.116 | 
     | test_pe/test_pe_comp/U114                          |              | CKND1BWP40                      | 0.045 | 0.003 |   0.137 |   -0.113 | 
     | test_pe/test_pe_comp/U114                          | I v -> ZN ^  | CKND1BWP40                      | 0.033 | 0.030 |   0.167 |   -0.083 | 
     | test_pe/test_pe_comp/U208                          |              | OAI22D0BWP40                    | 0.033 | 0.000 |   0.167 |   -0.083 | 
     | test_pe/test_pe_comp/U208                          | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.059 | 0.036 |   0.202 |   -0.048 | 
     | test_pe/FE_OFC106_comp_res_4                       |              | INVD0BWP40                      | 0.059 | 0.000 |   0.202 |   -0.048 | 
     | test_pe/FE_OFC106_comp_res_4                       | I v -> ZN ^  | INVD0BWP40                      | 0.037 | 0.033 |   0.235 |   -0.015 | 
     | test_pe/U190                                       |              | OAI22D0BWP40                    | 0.037 | 0.000 |   0.235 |   -0.015 | 
     | test_pe/U190                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.021 |   0.257 |    0.007 | 
     | test_pe/test_opt_reg_file/U9                       |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.257 |    0.007 | 
     | test_pe/test_opt_reg_file/U9                       | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.037 |   0.294 |    0.044 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.294 |    0.044 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.126 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.127 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.188 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.194 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.194 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.279 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__4_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.280 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__13_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__13_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_13_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.305
  Slack Time                    0.262
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.392 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.354 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.351 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.351 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.296 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.296 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_13_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.031 | 0.106 |   0.073 |   -0.190 | 
     | test_pe/test_opt_reg_a/U25                         |              | AO22D1BWP40                     | 0.031 | 0.000 |   0.073 |   -0.190 | 
     | test_pe/test_opt_reg_a/U25                         | B2 v -> Z v  | AO22D1BWP40                     | 0.071 | 0.086 |   0.158 |   -0.104 | 
     | test_pe/test_pe_comp/FE_RC_119_0                   |              | MOAI22D1BWP40                   | 0.071 | 0.002 |   0.160 |   -0.102 | 
     | test_pe/test_pe_comp/FE_RC_119_0                   | B2 v -> ZN v | MOAI22D1BWP40                   | 0.028 | 0.057 |   0.217 |   -0.045 | 
     | test_pe/FE_OFC64_comp_res_13                       |              | INVD2BWP40                      | 0.028 | 0.000 |   0.217 |   -0.045 | 
     | test_pe/FE_OFC64_comp_res_13                       | I v -> ZN ^  | INVD2BWP40                      | 0.026 | 0.023 |   0.240 |   -0.022 | 
     | test_pe/U204                                       |              | OAI22D0BWP40                    | 0.026 | 0.000 |   0.240 |   -0.022 | 
     | test_pe/U204                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.027 | 0.024 |   0.264 |    0.001 | 
     | test_pe/test_opt_reg_file/U16                      |              | AO22D0BWP40                     | 0.027 | 0.000 |   0.264 |    0.001 | 
     | test_pe/test_opt_reg_file/U16                      | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.041 |   0.305 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.305 |    0.043 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.138 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.139 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.200 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.206 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.206 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.292 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__13_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.293 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__12_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__12_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_12_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.306
  Slack Time                    0.263
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.394 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.393 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.355 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.352 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.352 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.297 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.296 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_12_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.026 | 0.106 |   0.072 |   -0.191 | 
     | test_pe/test_opt_reg_a/U26                         |              | AO22D1BWP40                     | 0.026 | 0.000 |   0.072 |   -0.190 | 
     | test_pe/test_opt_reg_a/U26                         | B2 v -> Z v  | AO22D1BWP40                     | 0.092 | 0.093 |   0.165 |   -0.098 | 
     | test_pe/test_pe_comp/FE_RC_116_0                   |              | MOAI22D1BWP40                   | 0.093 | 0.003 |   0.168 |   -0.094 | 
     | test_pe/test_pe_comp/FE_RC_116_0                   | B2 v -> ZN v | MOAI22D1BWP40                   | 0.020 | 0.056 |   0.224 |   -0.039 | 
     | test_pe/FE_OFC108_comp_res_12                      |              | INVD1BWP40                      | 0.020 | 0.000 |   0.224 |   -0.039 | 
     | test_pe/FE_OFC108_comp_res_12                      | I v -> ZN ^  | INVD1BWP40                      | 0.034 | 0.026 |   0.250 |   -0.013 | 
     | test_pe/U202                                       |              | OAI22D0BWP40                    | 0.034 | 0.000 |   0.250 |   -0.013 | 
     | test_pe/U202                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.019 | 0.019 |   0.269 |    0.007 | 
     | test_pe/test_opt_reg_file/U15                      |              | AO22D0BWP40                     | 0.019 | 0.000 |   0.269 |    0.007 | 
     | test_pe/test_opt_reg_file/U15                      | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.037 |   0.306 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.306 |    0.043 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.139 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.139 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.200 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.207 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.207 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.292 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__12_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.293 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__14_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__14_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_14_/Q       (v) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.042
  Arrival Time                  0.309
  Slack Time                    0.266
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.397 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.397 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.358 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.355 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.355 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.301 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.300 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_14_         | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.025 | 0.105 |   0.072 |   -0.194 | 
     | test_pe/test_opt_reg_a/U35                         |              | AO22D1BWP40                     | 0.025 | 0.000 |   0.072 |   -0.194 | 
     | test_pe/test_opt_reg_a/U35                         | B2 v -> Z v  | AO22D1BWP40                     | 0.115 | 0.107 |   0.179 |   -0.087 | 
     | test_pe/test_pe_comp/FE_RC_126_0                   |              | ND2D1BWP40                      | 0.116 | 0.005 |   0.184 |   -0.083 | 
     | test_pe/test_pe_comp/FE_RC_126_0                   | A2 v -> ZN ^ | ND2D1BWP40                      | 0.021 | 0.034 |   0.218 |   -0.048 | 
     | test_pe/test_pe_comp/FE_RC_9_0                     |              | OAI21D1BWP40                    | 0.021 | 0.000 |   0.218 |   -0.048 | 
     | test_pe/test_pe_comp/FE_RC_9_0                     | B ^ -> ZN v  | OAI21D1BWP40                    | 0.021 | 0.021 |   0.239 |   -0.027 | 
     | test_pe/FE_OFC63_comp_res_14                       |              | CKND2BWP40                      | 0.021 | 0.000 |   0.239 |   -0.027 | 
     | test_pe/FE_OFC63_comp_res_14                       | I v -> ZN ^  | CKND2BWP40                      | 0.015 | 0.015 |   0.254 |   -0.012 | 
     | test_pe/U184                                       |              | OAI22D0BWP40                    | 0.015 | 0.000 |   0.254 |   -0.012 | 
     | test_pe/U184                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.017 | 0.016 |   0.270 |    0.003 | 
     | test_pe/test_opt_reg_file/U7                       |              | AO22D0BWP40                     | 0.017 | 0.000 |   0.270 |    0.003 | 
     | test_pe/test_opt_reg_file/U7                       | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.039 |   0.309 |    0.042 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.309 |    0.042 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.142 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.143 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.204 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.211 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.211 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.296 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__14_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.297 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/
CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__6_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_6_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.042
  Arrival Time                  0.311
  Slack Time                    0.268
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.400 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.399 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.360 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.358 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.358 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.303 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.302 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_6_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.031 | 0.108 |   0.074 |   -0.194 | 
     | test_pe/test_opt_reg_a/U33                         |              | AO22D1BWP40                     | 0.031 | 0.000 |   0.074 |   -0.194 | 
     | test_pe/test_opt_reg_a/U33                         | B2 v -> Z v  | AO22D1BWP40                     | 0.062 | 0.077 |   0.152 |   -0.117 | 
     | test_pe/test_pe_comp/U34                           |              | CKND1BWP40                      | 0.062 | 0.001 |   0.153 |   -0.115 | 
     | test_pe/test_pe_comp/U34                           | I v -> ZN ^  | CKND1BWP40                      | 0.038 | 0.035 |   0.188 |   -0.081 | 
     | test_pe/test_pe_comp/U39                           |              | OAI22D1BWP40                    | 0.038 | 0.000 |   0.188 |   -0.081 | 
     | test_pe/test_pe_comp/U39                           | B2 ^ -> ZN v | OAI22D1BWP40                    | 0.032 | 0.031 |   0.219 |   -0.049 | 
     | test_pe/FE_OFC109_comp_res_6                       |              | INVD0BWP40                      | 0.032 | 0.000 |   0.219 |   -0.049 | 
     | test_pe/FE_OFC109_comp_res_6                       | I v -> ZN ^  | INVD0BWP40                      | 0.036 | 0.030 |   0.249 |   -0.019 | 
     | test_pe/U206                                       |              | OAI22D0BWP40                    | 0.036 | 0.000 |   0.249 |   -0.019 | 
     | test_pe/U206                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.021 |   0.270 |    0.002 | 
     | test_pe/test_opt_reg_file/U17                      |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.270 |    0.002 | 
     | test_pe/test_opt_reg_file/U17                      | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.040 |   0.311 |    0.042 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.311 |    0.042 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.144 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.145 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.206 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.213 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.213 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.298 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__6_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.299 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__0_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.317
  Slack Time                    0.274
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.405 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.405 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.366 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.358 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.358 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.317 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.317 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.227 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.207 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.207 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.162 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.162 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.127 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.126 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.028 | 
     | test_pe/U180                                    |              | OAI22D0BWP40                    | 0.124 | 0.000 |   0.247 |   -0.027 | 
     | test_pe/U180                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.019 | 0.033 |   0.280 |    0.006 | 
     | test_pe/test_opt_reg_file/U6                    |              | AO22D0BWP40                     | 0.019 | 0.000 |   0.280 |    0.006 | 
     | test_pe/test_opt_reg_file/U6                    | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.037 |   0.317 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.317 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.150 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.151 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.212 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.218 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.218 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.304 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.304 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__5_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__5_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_a/data_in_reg_reg_5_/Q       (v) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.044
  Arrival Time                  0.319
  Slack Time                    0.275
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.406 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.367 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.089 |   -0.364 | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la |              | CKLNQD3BWP40                    | 0.044 | 0.003 |  -0.089 |   -0.364 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/clk_gate_data_in_reg_reg/la | CP ^ -> Q ^  | CKLNQD3BWP40                    | 0.053 | 0.055 |  -0.034 |   -0.310 | 
     | tch                                                |              |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_5_          |              | DFCNQD1BWP40                    | 0.053 | 0.001 |  -0.034 |   -0.309 | 
     | test_pe/test_opt_reg_a/data_in_reg_reg_5_          | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.028 | 0.109 |   0.075 |   -0.200 | 
     | test_pe/test_opt_reg_a/U29                         |              | AO22D2BWP40                     | 0.028 | 0.000 |   0.075 |   -0.200 | 
     | test_pe/test_opt_reg_a/U29                         | B2 v -> Z v  | AO22D2BWP40                     | 0.072 | 0.085 |   0.160 |   -0.116 | 
     | test_pe/test_pe_comp/FE_OFC0_op_a_5                |              | INVD2BWP40                      | 0.072 | 0.004 |   0.164 |   -0.112 | 
     | test_pe/test_pe_comp/FE_OFC0_op_a_5                | I v -> ZN ^  | INVD2BWP40                      | 0.044 | 0.038 |   0.202 |   -0.073 | 
     | test_pe/test_pe_comp/FE_RC_129_0                   |              | OAI22D1BWP40                    | 0.044 | 0.000 |   0.202 |   -0.073 | 
     | test_pe/test_pe_comp/FE_RC_129_0                   | B2 ^ -> ZN v | OAI22D1BWP40                    | 0.038 | 0.036 |   0.238 |   -0.037 | 
     | test_pe/FE_OFC77_comp_res_5                        |              | CKND1BWP40                      | 0.038 | 0.000 |   0.238 |   -0.037 | 
     | test_pe/FE_OFC77_comp_res_5                        | I v -> ZN ^  | CKND1BWP40                      | 0.023 | 0.022 |   0.260 |   -0.016 | 
     | test_pe/U188                                       |              | OAI22D0BWP40                    | 0.023 | 0.000 |   0.260 |   -0.016 | 
     | test_pe/U188                                       | A1 ^ -> ZN v | OAI22D0BWP40                    | 0.024 | 0.021 |   0.281 |    0.006 | 
     | test_pe/test_opt_reg_file/U8                       |              | AO22D0BWP40                     | 0.024 | 0.000 |   0.281 |    0.006 | 
     | test_pe/test_opt_reg_file/U8                       | A2 v -> Z v  | AO22D0BWP40                     | 0.015 | 0.038 |   0.319 |    0.044 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |              | DFCNQD1BWP40                    | 0.015 | 0.000 |   0.319 |    0.044 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.151 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.152 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.213 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.219 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.219 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.305 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__5_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.306 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
10_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__10_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.322
  Slack Time                    0.279
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.410 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.409 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.371 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.362 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.362 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.321 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.321 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.231 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.231 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.212 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.212 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.167 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.167 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.131 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.131 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.032 | 
     | test_pe/U198                                     |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.248 |   -0.031 | 
     | test_pe/U198                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.036 |   0.284 |    0.005 | 
     | test_pe/test_opt_reg_file/U13                    |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.284 |    0.005 | 
     | test_pe/test_opt_reg_file/U13                    | A2 v -> Z v  | AO22D0BWP40                     | 0.016 | 0.038 |   0.322 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_ |              | DFCNQD1BWP40                    | 0.016 | 0.000 |   0.322 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.155 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.156 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.217 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.223 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.223 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.308 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__10_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.309 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__1_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.042
  Arrival Time                  0.322
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.410 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.372 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.132 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.132 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.033 | 
     | test_pe/U178                                    |              | OAI22D0BWP40                    | 0.124 | 0.000 |   0.247 |   -0.033 | 
     | test_pe/U178                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.035 |   0.282 |    0.002 | 
     | test_pe/test_opt_reg_file/U3                    |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.282 |    0.002 | 
     | test_pe/test_opt_reg_file/U3                    | A2 v -> Z v  | AO22D0BWP40                     | 0.020 | 0.040 |   0.322 |    0.042 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_ |              | DFCNQD1BWP40                    | 0.020 | 0.000 |   0.322 |    0.042 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.156 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.156 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.217 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.224 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.224 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
15_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__15_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.322
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.410 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.372 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.132 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.132 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.033 | 
     | test_pe/U208                                     |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.247 |   -0.032 | 
     | test_pe/U208                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.020 | 0.036 |   0.283 |    0.004 | 
     | test_pe/test_opt_reg_file/U18                    |              | AO22D0BWP40                     | 0.020 | 0.000 |   0.283 |    0.004 | 
     | test_pe/test_opt_reg_file/U18                    | A2 v -> Z v  | AO22D0BWP40                     | 0.018 | 0.039 |   0.322 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_ |              | DFCNQD1BWP40                    | 0.018 | 0.000 |   0.322 |    0.043 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.156 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.156 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.218 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.224 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.224 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__15_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__7_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__7_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.323
  Slack Time                    0.280
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.411 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.410 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.372 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.363 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.322 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.232 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.213 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.168 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.132 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.132 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.033 | 
     | test_pe/U192                                    |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.248 |   -0.032 | 
     | test_pe/U192                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.021 | 0.037 |   0.285 |    0.005 | 
     | test_pe/test_opt_reg_file/U10                   |              | AO22D0BWP40                     | 0.021 | 0.000 |   0.285 |    0.005 | 
     | test_pe/test_opt_reg_file/U10                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.038 |   0.323 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.323 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.156 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.156 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.218 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.224 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.224 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.309 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__7_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.310 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__9_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__9_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.324
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.413 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.412 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.373 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.365 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.365 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.169 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.169 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.134 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.133 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.035 | 
     | test_pe/U196                                    |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.247 |   -0.034 | 
     | test_pe/U196                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.038 |   0.285 |    0.004 | 
     | test_pe/test_opt_reg_file/U12                   |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.285 |    0.004 | 
     | test_pe/test_opt_reg_file/U12                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.039 |   0.324 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.324 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.157 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.158 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.219 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.311 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__9_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.312 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__8_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__8_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.043
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.043
  Arrival Time                  0.325
  Slack Time                    0.281
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.413 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.412 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.374 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.365 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.365 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.324 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.234 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.214 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.170 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.170 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.134 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.133 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.035 | 
     | test_pe/U194                                    |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.248 |   -0.034 | 
     | test_pe/U194                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.022 | 0.039 |   0.286 |    0.005 | 
     | test_pe/test_opt_reg_file/U11                   |              | AO22D0BWP40                     | 0.022 | 0.000 |   0.286 |    0.005 | 
     | test_pe/test_opt_reg_file/U11                   | A2 v -> Z v  | AO22D0BWP40                     | 0.017 | 0.038 |   0.325 |    0.043 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_ |              | DFCNQD1BWP40                    | 0.017 | 0.000 |   0.325 |    0.043 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.157 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.158 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.219 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.226 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.226 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.311 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__8_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.312 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__2_
/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/D (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q       (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.042
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.042
  Arrival Time                  0.327
  Slack Time                    0.284
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                 |              |                                 |       |       |  Time   |   Time   | 
     |-------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                 | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.416 | 
     | CTS_ccl_a_buf_00011                             |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.415 | 
     | CTS_ccl_a_buf_00011                             | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.376 | 
     | test_pe                                         | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.368 | 
     | test_pe/CTS_ccl_a_buf_00003                     |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.368 | 
     | test_pe/CTS_ccl_a_buf_00003                     | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.327 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.327 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_       | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.237 | 
     | test_pe/test_opt_reg_d/U3                       |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.237 | 
     | test_pe/test_opt_reg_d/U3                       | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.217 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.217 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0              | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.172 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.172 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0              | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.137 | 
     | test_pe/U176                                    |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.136 | 
     | test_pe/U176                                    | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.038 | 
     | test_pe/U182                                    |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.248 |   -0.037 | 
     | test_pe/U182                                    | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.023 | 0.038 |   0.286 |    0.002 | 
     | test_pe/test_opt_reg_file/U4                    |              | AO22D0BWP40                     | 0.023 | 0.000 |   0.286 |    0.002 | 
     | test_pe/test_opt_reg_file/U4                    | A2 v -> Z v  | AO22D0BWP40                     | 0.019 | 0.040 |   0.327 |    0.042 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_ |              | DFCNQD1BWP40                    | 0.019 | 0.000 |   0.327 |    0.042 | 
     +---------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.160 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.161 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.222 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.229 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.229 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.314 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.314 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin test_pe/test_opt_reg_file/data_in_reg_reg_0__
11_/CP 
Endpoint:   test_pe/test_opt_reg_file/data_in_reg_reg_0__11_/D (v) checked with 
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_d/data_in_reg_reg_0_/Q        (^) triggered by 
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.042
  Arrival Time                  0.335
  Slack Time                    0.293
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                  |              |                                 |       |       |  Time   |   Time   | 
     |--------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                  | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.425 | 
     | CTS_ccl_a_buf_00011                              |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.424 | 
     | CTS_ccl_a_buf_00011                              | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.385 | 
     | test_pe                                          | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.083 |   -0.377 | 
     | test_pe/CTS_ccl_a_buf_00003                      |              | CKBD1BWP40                      | 0.045 | 0.009 |  -0.083 |   -0.377 | 
     | test_pe/CTS_ccl_a_buf_00003                      | I ^ -> Z ^   | CKBD1BWP40                      | 0.042 | 0.041 |  -0.042 |   -0.336 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        |              | DFCNQD1BWP40                    | 0.042 | 0.000 |  -0.042 |   -0.336 | 
     | test_pe/test_opt_reg_d/data_in_reg_reg_0_        | CP ^ -> Q ^  | DFCNQD1BWP40                    | 0.025 | 0.090 |   0.048 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                        |              | CKND1BWP40                      | 0.025 | 0.000 |   0.048 |   -0.246 | 
     | test_pe/test_opt_reg_d/U3                        | I ^ -> ZN v  | CKND1BWP40                      | 0.020 | 0.020 |   0.067 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               |              | OR2D0BWP40                      | 0.020 | 0.000 |   0.067 |   -0.226 | 
     | test_pe/test_opt_reg_d/FE_RC_124_0               | A2 v -> Z v  | OR2D0BWP40                      | 0.022 | 0.045 |   0.112 |   -0.181 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               |              | ND2D2BWP40                      | 0.022 | 0.000 |   0.112 |   -0.181 | 
     | test_pe/test_opt_reg_d/FE_RC_123_0               | A2 v -> ZN ^ | ND2D2BWP40                      | 0.047 | 0.036 |   0.147 |   -0.146 | 
     | test_pe/U176                                     |              | IOA21D1BWP40                    | 0.047 | 0.001 |   0.148 |   -0.145 | 
     | test_pe/U176                                     | A1 ^ -> ZN ^ | IOA21D1BWP40                    | 0.124 | 0.099 |   0.247 |   -0.047 | 
     | test_pe/U200                                     |              | OAI22D0BWP40                    | 0.124 | 0.001 |   0.248 |   -0.045 | 
     | test_pe/U200                                     | A2 ^ -> ZN v | OAI22D0BWP40                    | 0.028 | 0.044 |   0.292 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                    |              | AO22D0BWP40                     | 0.028 | 0.000 |   0.292 |   -0.001 | 
     | test_pe/test_opt_reg_file/U14                    | A2 v -> Z v  | AO22D0BWP40                     | 0.021 | 0.044 |   0.335 |    0.042 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_ |              | DFCNQD1BWP40                    | 0.021 | 0.000 |   0.335 |    0.042 | 
     +----------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |             |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^    |                                 | 0.048 |       |  -0.124 |    0.169 | 
     | CTS_ccl_a_buf_00011                                |             | CKBD16BWP40                     | 0.048 | 0.001 |  -0.123 |    0.170 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^  | CKBD16BWP40                     | 0.061 | 0.061 |  -0.062 |    0.231 | 
     | test_pe                                            | clk ^       | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.056 |    0.238 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |             | CKLNQD3BWP40                    | 0.063 | 0.007 |  -0.056 |    0.238 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^ | CKLNQD3BWP40                    | 0.079 | 0.085 |   0.029 |    0.323 | 
     | _0_/latch                                          |             |                                 |       |       |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__11_   |             | DFCNQD1BWP40                    | 0.079 | 0.001 |   0.030 |    0.324 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.069
  Arrival Time                  0.396
  Slack Time                    0.326
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.457 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.456 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.418 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.411 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.411 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.356 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.356 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.257 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.257 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.169 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.168 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.106 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.106 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.019 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.351 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.204 |  0.006 |   0.351 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.055 |   0.406 |    0.080 | 
     | sb_wide/out_1_1_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.030 | -0.010 |   0.396 |    0.069 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.202 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.203 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.265 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.269 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.361 | 
     | sb_wide/out_1_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.361 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.067
  Arrival Time                  0.398
  Slack Time                    0.331
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.462 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.461 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.423 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.416 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.416 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.361 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.360 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.261 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.261 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.173 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.172 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.111 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.111 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.015 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.355 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.203 |  0.010 |   0.355 |    0.025 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.052 |   0.407 |    0.077 | 
     | sb_wide/out_3_0_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.034 | -0.010 |   0.398 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.206 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.207 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.270 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.271 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.092 |   0.033 |    0.364 | 
     | sb_wide/out_3_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.101 | 0.001 |   0.033 |    0.364 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin sb_1b/out_1_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.001
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.023
  Arrival Time                  0.358
  Slack Time                    0.335
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.466 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.465 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.427 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.419 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.419 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.372 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.270 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.270 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.247 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.247 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.218 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.218 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.174 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.174 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.141 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.141 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.109 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.109 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.075 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.075 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.045 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.295 |   -0.040 | 
     | sb_1b/U65                                          |              | AOI22D0BWP40                    | 0.042 | 0.005 |   0.295 |   -0.040 | 
     | sb_1b/U65                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.038 | 0.035 |   0.330 |   -0.005 | 
     | sb_1b/U98                                          |              | AOI21D1BWP40                    | 0.038 | 0.000 |   0.330 |   -0.005 | 
     | sb_1b/U98                                          | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.018 | 0.028 |   0.358 |    0.023 | 
     | sb_1b/out_1_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.018 | 0.000 |   0.358 |    0.023 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.211 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.212 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.274 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.286 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.364 | 
     | sb_1b/out_1_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.366 | 
     +------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.018
  Arrival Time                  0.356
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.429 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.422 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.422 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.375 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.374 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.273 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.273 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.249 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.249 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.221 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.221 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.176 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.176 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.143 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.143 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.112 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.112 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.077 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.077 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.047 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.297 |   -0.041 | 
     | sb_1b/U92                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.297 |   -0.041 | 
     | sb_1b/U92                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.032 |   0.329 |   -0.009 | 
     | sb_1b/FE_RC_22_0                                   |              | AOI22D1BWP40                    | 0.031 | 0.000 |   0.329 |   -0.009 | 
     | sb_1b/FE_RC_22_0                                   | A1 ^ -> ZN v | AOI22D1BWP40                    | 0.033 | 0.027 |   0.356 |    0.018 | 
     | sb_1b/out_0_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.033 | 0.000 |   0.356 |    0.018 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.213 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.214 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.276 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.288 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.367 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.032 |    0.369 | 
     +------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin sb_1b/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.018
  Arrival Time                  0.356
  Slack Time                    0.337
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.469 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.468 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.430 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.422 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.422 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.375 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.374 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.273 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.273 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.249 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.249 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.221 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.221 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.176 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.176 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.144 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.144 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.112 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.112 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.078 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.077 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.047 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.042 | 
     | sb_1b/U35                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.042 | 
     | sb_1b/U35                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.031 |   0.327 |   -0.011 | 
     | sb_1b/U135                                         |              | AOI22D1BWP40                    | 0.031 | 0.000 |   0.327 |   -0.011 | 
     | sb_1b/U135                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.031 | 0.029 |   0.356 |    0.018 | 
     | sb_1b/out_2_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.031 | 0.000 |   0.356 |    0.018 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.213 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.214 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.277 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.288 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.367 | 
     | sb_1b/out_2_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.001 |   0.031 |    0.368 | 
     +------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.068
  Arrival Time                  0.408
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.470 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.432 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.425 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.425 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.370 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.369 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.270 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.270 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.182 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.181 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.120 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.120 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.006 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.353 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.204 |  0.008 |   0.353 |    0.014 | 
     | sb_wide/sb_unq1_side_sel_1_0_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.065 |   0.418 |    0.079 | 
     | sb_wide/out_1_0_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.408 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.215 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.216 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.279 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.281 | 
     | sb_wide/clk_gate_out_1_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.374 | 
     | sb_wide/out_1_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.035 |    0.374 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.019
  Arrival Time                  0.359
  Slack Time                    0.340
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.471 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.432 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.425 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.425 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.378 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.377 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.276 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.276 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.252 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.252 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.224 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.224 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.179 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.179 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.146 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.146 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.115 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.115 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.080 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.080 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.050 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.044 | 
     | sb_1b/U73                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.044 | 
     | sb_1b/U73                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.035 |   0.330 |   -0.010 | 
     | sb_1b/U77                                          |              | AOI22D1BWP40                    | 0.035 | 0.000 |   0.330 |   -0.010 | 
     | sb_1b/U77                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.032 | 0.028 |   0.359 |    0.019 | 
     | sb_1b/out_0_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.032 | 0.000 |   0.359 |    0.019 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.216 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.217 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.279 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.291 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.369 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.372 | 
     +------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin sb_wide/out_2_0_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_0_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.067
  Arrival Time                  0.409
  Slack Time                    0.342
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.473 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.472 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.434 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.427 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.427 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.372 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.372 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.273 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.273 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.185 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.184 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.122 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.122 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.003 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.355 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.203 |  0.010 |   0.355 |    0.013 | 
     | sb_wide/sb_unq1_side_sel_2_0_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.032 |  0.065 |   0.420 |    0.078 | 
     | sb_wide/out_2_0_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.036 | -0.011 |   0.409 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.218 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.219 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.281 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.283 | 
     | sb_wide/clk_gate_out_2_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.103 | 0.093 |   0.034 |    0.376 | 
     | sb_wide/out_2_0_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.103 | 0.000 |   0.034 |    0.376 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin sb_1b/out_2_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                         -0.005
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.020
  Arrival Time                  0.363
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.435 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.381 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.380 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.279 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.279 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.255 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.255 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.227 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.227 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.182 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.182 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.149 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.149 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.083 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.083 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.053 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.047 | 
     | sb_1b/U50                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.047 | 
     | sb_1b/U50                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.034 | 0.032 |   0.328 |   -0.015 | 
     | sb_1b/U106                                         |              | AOI21D1BWP40                    | 0.034 | 0.000 |   0.328 |   -0.015 | 
     | sb_1b/U106                                         | A1 ^ -> ZN v | AOI21D1BWP40                    | 0.029 | 0.034 |   0.363 |    0.020 | 
     | sb_1b/out_2_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.029 | 0.000 |   0.363 |    0.020 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.219 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.220 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.282 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.294 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.372 | 
     | sb_1b/out_2_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.032 |    0.375 | 
     +------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin sb_1b/out_3_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.015
  Arrival Time                  0.359
  Slack Time                    0.343
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.474 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.436 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.428 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.381 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.380 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.279 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.279 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.255 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.255 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.227 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.227 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.182 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.182 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.150 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.150 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.118 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.084 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.083 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.053 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.048 | 
     | sb_1b/U66                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.048 | 
     | sb_1b/U66                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.032 |   0.328 |   -0.016 | 
     | sb_1b/U69                                          |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.328 |   -0.016 | 
     | sb_1b/U69                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.038 | 0.031 |   0.359 |    0.015 | 
     | sb_1b/out_3_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.038 | 0.000 |   0.359 |    0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.219 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.220 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.283 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.294 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.373 | 
     | sb_1b/out_3_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.001 |   0.030 |    0.373 | 
     +------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.058
  Arrival Time                  0.403
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.436 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.430 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.430 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.374 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.275 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.275 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.187 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.186 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.124 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.124 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.001 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.348 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.204 |  0.003 |   0.348 |    0.003 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.036 |  0.065 |   0.413 |    0.069 | 
     | sb_wide/out_0_2_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.040 | -0.011 |   0.403 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.220 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.284 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.009 |  -0.052 |    0.292 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.032 |    0.376 | 
     | sb_wide/out_0_2_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.033 |    0.377 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin sb_wide/out_3_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_3_1_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.034
+ Hold                          0.032
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.404
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.437 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.430 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.430 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.375 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.374 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.275 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.275 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.187 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.186 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.125 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.125 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |    0.001 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.356 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.203 |  0.011 |   0.356 |    0.011 | 
     | sb_wide/sb_unq1_side_sel_3_1_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.037 |  0.058 |   0.414 |    0.069 | 
     | sb_wide/out_3_1_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.041 | -0.011 |   0.404 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.220 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.284 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.010 |  -0.051 |    0.294 | 
     | sb_wide/clk_gate_out_3_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.073 | 0.084 |   0.033 |    0.378 | 
     | sb_wide/out_3_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.073 | 0.001 |   0.034 |    0.379 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                         -0.010
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.015
  Arrival Time                  0.359
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.475 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.437 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.429 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.429 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.382 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.382 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.280 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.280 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.256 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.256 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.228 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.228 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.184 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.184 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.151 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.151 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.119 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.119 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.085 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.085 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.055 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.048 | 
     | sb_1b/U28                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.048 | 
     | sb_1b/U28                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.031 | 0.032 |   0.328 |   -0.016 | 
     | sb_1b/U32                                          |              | AOI22D1BWP40                    | 0.031 | 0.000 |   0.328 |   -0.016 | 
     | sb_1b/U32                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.044 | 0.031 |   0.359 |    0.014 | 
     | sb_1b/out_0_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.044 | 0.000 |   0.359 |    0.015 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.221 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.221 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.284 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.296 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.374 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.032 |    0.376 | 
     +------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin sb_1b/out_0_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.006
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.019
  Arrival Time                  0.364
  Slack Time                    0.345
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.476 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.437 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.430 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.430 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.383 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.382 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.281 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.281 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.257 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.257 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.229 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.229 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.184 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.184 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.151 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.151 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.120 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.120 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.085 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.085 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.055 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.050 | 
     | sb_1b/U86                                          |              | AOI22D0BWP40                    | 0.042 | 0.005 |   0.296 |   -0.050 | 
     | sb_1b/U86                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.040 | 0.038 |   0.333 |   -0.012 | 
     | sb_1b/U89                                          |              | AOI22D1BWP40                    | 0.040 | 0.000 |   0.333 |   -0.012 | 
     | sb_1b/U89                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.031 | 0.031 |   0.364 |    0.019 | 
     | sb_1b/out_0_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.031 | 0.000 |   0.364 |    0.019 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.221 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.222 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.284 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.296 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.375 | 
     | sb_1b/out_0_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.377 | 
     +------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.067
  Arrival Time                  0.414
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.478 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.477 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.439 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.432 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.432 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.377 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.029 |   -0.376 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.039 |  0.101 |   0.072 |   -0.275 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.039 |  0.000 |   0.072 |   -0.275 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.106 |  0.088 |   0.160 |   -0.186 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.106 |  0.001 |   0.161 |   -0.186 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.060 |   0.222 |   -0.125 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.222 |   -0.125 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.255 |  0.127 |   0.348 |    0.002 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.369 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.220 |  0.021 |   0.369 |    0.022 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.055 |   0.424 |    0.077 | 
     | sb_wide/out_3_0_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.033 | -0.010 |   0.414 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.223 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.223 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.286 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.288 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.092 |   0.033 |    0.380 | 
     | sb_wide/out_3_0_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.101 | 0.001 |   0.033 |    0.380 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin sb_1b/out_2_1_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_1_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.008
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.017
  Arrival Time                  0.363
  Slack Time                    0.347
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.478 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.477 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.439 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.431 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.431 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.384 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.384 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.282 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.282 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.259 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.259 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.230 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.230 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.186 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.186 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.153 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.153 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.121 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.121 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.087 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.087 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.057 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.051 | 
     | sb_1b/U45                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.051 | 
     | sb_1b/U45                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.038 | 0.035 |   0.331 |   -0.016 | 
     | sb_1b/U156                                         |              | AOI22D1BWP40                    | 0.038 | 0.000 |   0.331 |   -0.016 | 
     | sb_1b/U156                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.038 | 0.032 |   0.363 |    0.017 | 
     | sb_1b/out_2_1_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.038 | 0.000 |   0.363 |    0.017 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.223 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.224 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.286 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.298 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.376 | 
     | sb_1b/out_2_1_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.378 | 
     +------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin sb_wide/out_0_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_0_1_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.034
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.058
  Arrival Time                  0.407
  Slack Time                    0.348
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.479 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.441 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.434 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.434 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.379 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.378 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.279 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.279 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.191 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.190 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.129 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.129 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |   -0.003 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.356 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.203 |  0.011 |   0.356 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_0_1_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.062 |   0.417 |    0.069 | 
     | sb_wide/out_0_1_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.033 | -0.011 |   0.407 |    0.058 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.224 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.225 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.288 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.008 |  -0.053 |    0.296 | 
     | sb_wide/clk_gate_out_0_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.072 | 0.083 |   0.031 |    0.379 | 
     | sb_wide/out_0_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.072 | 0.001 |   0.031 |    0.380 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin sb_wide/out_3_0_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_3_0_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.067
  Arrival Time                  0.416
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.441 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.435 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.379 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.379 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.023 |  0.091 |   0.062 |   -0.288 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                |                  | AOI22D1BWP40                    | 0.023 |  0.000 |   0.062 |   -0.288 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                | B2 ^ -> ZN v     | AOI22D1BWP40                    | 0.038 |  0.034 |   0.096 |   -0.254 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                |                  | INVD4BWP40                      | 0.038 |  0.000 |   0.096 |   -0.254 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                | I v -> ZN ^      | INVD4BWP40                      | 0.083 |  0.057 |   0.153 |   -0.196 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.083 |  0.000 |   0.153 |   -0.196 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.058 |   0.211 |   -0.138 | 
     | test_pe/FE_OFC48_pe_out_res_0                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.211 |   -0.138 | 
     | test_pe/FE_OFC48_pe_out_res_0                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.270 |  0.135 |   0.347 |   -0.002 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.233 |  0.020 |   0.367 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_3_0_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.059 |   0.426 |    0.077 | 
     | sb_wide/out_3_0_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.035 | -0.010 |   0.416 |    0.067 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.225 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.288 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.068 | 0.002 |  -0.059 |    0.290 | 
     | sb_wide/clk_gate_out_3_0_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.101 | 0.092 |   0.033 |    0.382 | 
     | sb_wide/out_3_0_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.101 | 0.001 |   0.033 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.069
  Arrival Time                  0.419
  Slack Time                    0.349
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.441 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.435 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.379 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.029 |   -0.378 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.039 |  0.101 |   0.072 |   -0.277 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.039 |  0.000 |   0.072 |   -0.277 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.106 |  0.088 |   0.160 |   -0.189 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.106 |  0.001 |   0.161 |   -0.188 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.060 |   0.222 |   -0.128 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.222 |   -0.128 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.255 |  0.127 |   0.348 |   -0.001 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.367 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.220 |  0.019 |   0.367 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.027 |  0.062 |   0.429 |    0.080 | 
     | sb_wide/out_1_1_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.030 | -0.010 |   0.419 |    0.069 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.225 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.288 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.293 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.384 | 
     | sb_wide/out_1_1_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.035 |    0.384 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin sb_wide/out_3_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_3_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.027
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.052
  Arrival Time                  0.402
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.435 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.380 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.029 |   -0.379 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.039 |  0.101 |   0.072 |   -0.278 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.039 |  0.000 |   0.072 |   -0.278 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.106 |  0.088 |   0.160 |   -0.189 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.106 |  0.001 |   0.161 |   -0.189 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.060 |   0.222 |   -0.128 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.222 |   -0.128 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.255 |  0.127 |   0.348 |   -0.001 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.356 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.219 |  0.007 |   0.356 |    0.006 | 
     | sb_wide/sb_unq1_side_sel_3_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.055 |  0.056 |   0.412 |    0.063 | 
     | sb_wide/out_3_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.061 | -0.010 |   0.402 |    0.052 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.225 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.226 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.011 |  -0.050 |    0.300 | 
     | sb_wide/clk_gate_out_3_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.070 | 0.083 |   0.032 |    0.382 | 
     | sb_wide/out_3_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.070 | 0.000 |   0.033 |    0.382 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin sb_1b/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_3_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.013
  Arrival Time                  0.363
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.434 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.434 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.387 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.387 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.285 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.285 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.262 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.262 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.233 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.233 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.189 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.189 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.156 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.156 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.124 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.124 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.090 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.090 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.060 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.054 | 
     | sb_1b/U60                                          |              | AOI22D0BWP40                    | 0.042 | 0.005 |   0.296 |   -0.054 | 
     | sb_1b/U60                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.031 |   0.326 |   -0.024 | 
     | sb_1b/U138                                         |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.326 |   -0.024 | 
     | sb_1b/U138                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.048 | 0.037 |   0.363 |    0.013 | 
     | sb_1b/out_1_3_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.048 | 0.000 |   0.363 |    0.013 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.301 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.379 | 
     | sb_1b/out_1_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.381 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin sb_wide/out_1_1_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_1_1_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.035
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.068
  Arrival Time                  0.418
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.435 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.435 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.380 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.023 |  0.091 |   0.062 |   -0.288 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                |                  | AOI22D1BWP40                    | 0.023 |  0.000 |   0.062 |   -0.288 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                | B2 ^ -> ZN v     | AOI22D1BWP40                    | 0.038 |  0.034 |   0.096 |   -0.254 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                |                  | INVD4BWP40                      | 0.038 |  0.000 |   0.096 |   -0.254 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                | I v -> ZN ^      | INVD4BWP40                      | 0.083 |  0.057 |   0.153 |   -0.197 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.083 |  0.000 |   0.153 |   -0.197 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.058 |   0.211 |   -0.139 | 
     | test_pe/FE_OFC48_pe_out_res_0                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.211 |   -0.139 | 
     | test_pe/FE_OFC48_pe_out_res_0                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.270 |  0.135 |   0.347 |   -0.003 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.368 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.233 |  0.021 |   0.368 |    0.018 | 
     | sb_wide/sb_unq1_side_sel_1_1_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.030 |  0.060 |   0.428 |    0.078 | 
     | sb_wide/out_1_1_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.034 | -0.010 |   0.418 |    0.068 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.069 | 0.004 |  -0.057 |    0.293 | 
     | sb_wide/clk_gate_out_1_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.091 |   0.035 |    0.385 | 
     | sb_wide/out_1_1_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.100 | 0.000 |   0.035 |    0.385 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin sb_1b/out_2_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_2_2_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.012
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.012
  Arrival Time                  0.362
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.480 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.434 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.434 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.388 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.387 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.286 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.286 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.262 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.262 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.233 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.233 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.189 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.189 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.156 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.156 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.125 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.124 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.090 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.090 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.060 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.054 | 
     | sb_1b/U40                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.054 | 
     | sb_1b/U40                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.030 | 0.031 |   0.327 |   -0.023 | 
     | sb_1b/U141                                         |              | AOI22D1BWP40                    | 0.030 | 0.000 |   0.327 |   -0.023 | 
     | sb_1b/U141                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.051 | 0.035 |   0.362 |    0.012 | 
     | sb_1b/out_2_2_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.051 | 0.000 |   0.362 |    0.012 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.301 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.379 | 
     | sb_1b/out_2_2_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.381 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin sb_wide/out_2_1_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_1_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.028
+ Hold                          0.035
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.055
  Arrival Time                  0.406
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.436 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.436 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.380 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.281 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.281 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.193 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.192 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |   -0.005 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.352 |    0.001 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.204 |  0.007 |   0.352 |    0.001 | 
     | sb_wide/sb_unq1_side_sel_2_1_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.031 |  0.065 |   0.416 |    0.066 | 
     | sb_wide/out_2_1_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.034 | -0.011 |   0.406 |    0.055 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.068 | 0.003 |  -0.058 |    0.292 | 
     | sb_wide/clk_gate_out_2_1_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.076 | 0.085 |   0.027 |    0.377 | 
     | sb_wide/out_2_1_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.076 | 0.001 |   0.028 |    0.378 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_0_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_0_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__0_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.409
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.436 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.436 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.380 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__0_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.023 |  0.091 |   0.062 |   -0.289 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                |                  | AOI22D1BWP40                    | 0.023 |  0.000 |   0.062 |   -0.289 | 
     | test_pe/test_opt_reg_file/FE_RC_5_0                | B2 ^ -> ZN v     | AOI22D1BWP40                    | 0.038 |  0.034 |   0.096 |   -0.255 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                |                  | INVD4BWP40                      | 0.038 |  0.000 |   0.096 |   -0.255 | 
     | test_pe/test_opt_reg_file/FE_RC_6_0                | I v -> ZN ^      | INVD4BWP40                      | 0.083 |  0.057 |   0.153 |   -0.197 | 
     | test_pe/U108                                       |                  | MAOI22D0BWP40                   | 0.083 |  0.000 |   0.153 |   -0.197 | 
     | test_pe/U108                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.058 |   0.211 |   -0.139 | 
     | test_pe/FE_OFC48_pe_out_res_0                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.211 |   -0.139 | 
     | test_pe/FE_OFC48_pe_out_res_0                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.270 |  0.135 |   0.347 |   -0.004 | 
     | test_pe                                            | res[0] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.357 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.232 |  0.011 |   0.357 |    0.007 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_0 ^ -> ZN_0 v | nem_ohmux_invd2_4i_8b           | 0.034 |  0.062 |   0.420 |    0.070 | 
     | sb_wide/out_0_2_id1_bar_reg_0_                     |                  | DFQD0BWP40                      | 0.037 | -0.011 |   0.409 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.009 |  -0.052 |    0.298 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.032 |    0.382 | 
     | sb_wide/out_0_2_id1_bar_reg_0_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.033 |    0.383 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_2_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_2_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__2_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.037
  Arrival Time                  0.387
  Slack Time                    0.350
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.442 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.436 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.436 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.380 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.030 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__2_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.035 |  0.099 |   0.070 |   -0.281 | 
     | test_pe/test_opt_reg_file/U22                      |                  | AO22D4BWP40                     | 0.035 |  0.000 |   0.070 |   -0.281 | 
     | test_pe/test_opt_reg_file/U22                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.111 |  0.088 |   0.157 |   -0.193 | 
     | test_pe/U106                                       |                  | MAOI22D0BWP40                   | 0.111 |  0.001 |   0.159 |   -0.192 | 
     | test_pe/U106                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.061 |   0.220 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.220 |   -0.130 | 
     | test_pe/FE_OFC46_pe_out_res_2                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.237 |  0.125 |   0.345 |   -0.005 | 
     | test_pe                                            | res[2] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.335 |   -0.015 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.202 | -0.010 |   0.335 |   -0.015 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_2 ^ -> ZN_2 v | nem_ohmux_invd2_4i_8b           | 0.040 |  0.062 |   0.397 |    0.047 | 
     | sb_wide/out_2_2_id1_bar_reg_2_                     |                  | DFQD0BWP40                      | 0.045 | -0.010 |   0.387 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.226 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.061 |  -0.062 |    0.288 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.001 |  -0.061 |    0.289 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.090 |   0.029 |    0.379 | 
     | sb_wide/out_2_2_id1_bar_reg_2_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.029 |    0.380 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin sb_wide/out_2_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_2_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.029
+ Hold                          0.037
+ Phase Shift                   0.000
- CPPR Adjustment               0.030
= Required Time                 0.036
  Arrival Time                  0.387
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.482 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.443 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.436 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.436 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.381 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.029 |   -0.380 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.039 |  0.101 |   0.072 |   -0.279 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.039 |  0.000 |   0.072 |   -0.279 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.106 |  0.088 |   0.160 |   -0.191 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.106 |  0.001 |   0.161 |   -0.190 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.060 |   0.222 |   -0.129 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.222 |   -0.129 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.255 |  0.127 |   0.348 |   -0.002 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.336 |   -0.015 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.216 | -0.012 |   0.336 |   -0.015 | 
     | sb_wide/sb_unq1_side_sel_2_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.041 |  0.061 |   0.397 |    0.046 | 
     | sb_wide/out_2_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.046 | -0.010 |   0.387 |    0.036 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.227 | 
     | CTS_ccl_a_buf_00011                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.227 | 
     | CTS_ccl_a_buf_00011                        | I ^ -> Z ^  | CKBD16BWP40  | 0.061 | 0.061 |  -0.062 |    0.289 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch |             | CKLNQD2BWP40 | 0.062 | 0.001 |  -0.061 |    0.290 | 
     | sb_wide/clk_gate_out_2_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.100 | 0.090 |   0.029 |    0.379 | 
     | sb_wide/out_2_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.100 | 0.001 |   0.029 |    0.380 | 
     +--------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin sb_1b/out_1_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_4_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Hold                         -0.009
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.016
  Arrival Time                  0.367
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.482 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.443 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.435 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.435 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.389 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.388 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.287 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.287 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.263 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.263 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.234 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.190 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.190 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.157 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.157 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.126 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.125 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.091 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.091 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.061 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.055 | 
     | sb_1b/U55                                          |              | AOI22D0BWP40                    | 0.042 | 0.005 |   0.296 |   -0.055 | 
     | sb_1b/U55                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.042 | 0.037 |   0.332 |   -0.019 | 
     | sb_1b/U159                                         |              | AOI22D1BWP40                    | 0.042 | 0.000 |   0.332 |   -0.019 | 
     | sb_1b/U159                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.041 | 0.035 |   0.367 |    0.016 | 
     | sb_1b/out_1_4_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.041 | 0.000 |   0.367 |    0.016 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.227 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.290 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.302 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.380 | 
     | sb_1b/out_1_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.032 |    0.383 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin sb_1b/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_1_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                         -0.011
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.013
  Arrival Time                  0.364
  Slack Time                    0.351
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.482 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.481 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.443 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.436 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.436 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.389 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.388 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.287 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.287 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.263 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.263 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.234 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.234 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.190 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.190 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.157 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.157 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.126 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.126 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.091 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.091 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.061 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.055 | 
     | sb_1b/U75                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.055 | 
     | sb_1b/U75                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.035 | 0.033 |   0.329 |   -0.022 | 
     | sb_1b/U162                                         |              | AOI22D1BWP40                    | 0.035 | 0.000 |   0.329 |   -0.022 | 
     | sb_1b/U162                                         | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.049 | 0.035 |   0.364 |    0.013 | 
     | sb_1b/out_1_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.049 | 0.000 |   0.364 |    0.013 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.227 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.228 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.290 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.302 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.380 | 
     | sb_1b/out_1_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.002 |   0.031 |    0.383 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D               (v) checked with  leading 
edge of 'ideal_clock'
Beginpoint: test_pe/test_lut/GEN_LUT_0__lut_reg_4_/Q (v) triggered by  leading 
edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Hold                         -0.013
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.010
  Arrival Time                  0.364
  Slack Time                    0.353
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |              Cell               |  Slew | Delay | Arrival | Required | 
     |                                                    |              |                                 |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------------------------------+-------+-------+---------+----------| 
     |                                                    | clk_in ^     |                                 | 0.033 |       |  -0.131 |   -0.485 | 
     | CTS_ccl_a_buf_00011                                |              | CKBD16BWP40                     | 0.033 | 0.001 |  -0.130 |   -0.484 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^   | CKBD16BWP40                     | 0.042 | 0.038 |  -0.092 |   -0.446 | 
     | test_pe                                            | clk ^        | pe_tile_new_unq1_test_pe_unq1_0 |       |       |  -0.084 |   -0.438 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch |              | CKLNQD2BWP40                    | 0.045 | 0.008 |  -0.084 |   -0.438 | 
     | test_pe/test_lut/clk_gate_GEN_LUT_0__lut_reg/latch | CP ^ -> Q ^  | CKLNQD2BWP40                    | 0.046 | 0.047 |  -0.038 |   -0.391 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             |              | DFCNQD1BWP40                    | 0.046 | 0.001 |  -0.037 |   -0.390 | 
     | test_pe/test_lut/GEN_LUT_0__lut_reg_4_             | CP ^ -> Q v  | DFCNQD1BWP40                    | 0.018 | 0.101 |   0.064 |   -0.289 | 
     | test_pe/test_lut/U12                               |              | AOI22D0BWP40                    | 0.018 | 0.000 |   0.064 |   -0.289 | 
     | test_pe/test_lut/U12                               | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.028 | 0.024 |   0.088 |   -0.265 | 
     | test_pe/test_lut/U13                               |              | AOI221D0BWP40                   | 0.028 | 0.000 |   0.088 |   -0.265 | 
     | test_pe/test_lut/U13                               | B1 ^ -> ZN v | AOI221D0BWP40                   | 0.026 | 0.028 |   0.117 |   -0.237 | 
     | test_pe/test_lut/U14                               |              | AO21D1BWP40                     | 0.026 | 0.000 |   0.117 |   -0.237 | 
     | test_pe/test_lut/U14                               | B v -> Z v   | AO21D1BWP40                     | 0.019 | 0.044 |   0.161 |   -0.192 | 
     | test_pe/U13                                        |              | AOI22D0BWP40                    | 0.019 | 0.000 |   0.161 |   -0.192 | 
     | test_pe/U13                                        | A1 v -> ZN ^ | AOI22D0BWP40                    | 0.045 | 0.033 |   0.194 |   -0.160 | 
     | test_pe/FE_RC_26_0                                 |              | AOI32D2BWP40                    | 0.045 | 0.000 |   0.194 |   -0.160 | 
     | test_pe/FE_RC_26_0                                 | A3 ^ -> ZN v | AOI32D2BWP40                    | 0.028 | 0.032 |   0.225 |   -0.128 | 
     | test_pe/FE_RC_12_0                                 |              | AOI21D3BWP40                    | 0.028 | 0.000 |   0.226 |   -0.128 | 
     | test_pe/FE_RC_12_0                                 | A1 v -> ZN ^ | AOI21D3BWP40                    | 0.035 | 0.034 |   0.260 |   -0.094 | 
     | test_pe/U226                                       |              | CKND6BWP40                      | 0.035 | 0.000 |   0.260 |   -0.093 | 
     | test_pe/U226                                       | I ^ -> ZN v  | CKND6BWP40                      | 0.041 | 0.030 |   0.290 |   -0.063 | 
     | test_pe                                            | res_p v      | pe_tile_new_unq1_test_pe_unq1_0 |       |       |   0.296 |   -0.057 | 
     | sb_1b/U58                                          |              | AOI22D0BWP40                    | 0.042 | 0.006 |   0.296 |   -0.057 | 
     | sb_1b/U58                                          | A2 v -> ZN ^ | AOI22D0BWP40                    | 0.032 | 0.031 |   0.328 |   -0.026 | 
     | sb_1b/U62                                          |              | AOI22D1BWP40                    | 0.032 | 0.000 |   0.328 |   -0.026 | 
     | sb_1b/U62                                          | A2 ^ -> ZN v | AOI22D1BWP40                    | 0.053 | 0.036 |   0.364 |    0.010 | 
     | sb_1b/out_3_0_id1_reg_0_                           |              | EDFQD0BWP40                     | 0.053 | 0.000 |   0.364 |    0.010 | 
     +------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.048 |       |  -0.124 |    0.229 | 
     | CTS_ccl_a_buf_00013      |            | CKBD16BWP40 | 0.048 | 0.001 |  -0.123 |    0.230 | 
     | CTS_ccl_a_buf_00013      | I ^ -> Z ^ | CKBD16BWP40 | 0.067 | 0.062 |  -0.061 |    0.293 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.070 | 0.012 |  -0.049 |    0.304 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.085 | 0.078 |   0.029 |    0.383 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD0BWP40 | 0.085 | 0.001 |   0.030 |    0.383 | 
     +------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin sb_wide/out_0_2_id1_bar_reg_1_/CP 
Endpoint:   sb_wide/out_0_2_id1_bar_reg_1_/D                  (v) checked with  
leading edge of 'ideal_clock'
Beginpoint: test_pe/test_opt_reg_file/data_in_reg_reg_0__1_/Q (^) triggered by  
leading edge of 'ideal_clock'
Path Groups: {Reg2Reg}
Analysis View: analysis_default
Other End Arrival Time          0.033
+ Hold                          0.033
+ Phase Shift                   0.000
- CPPR Adjustment               0.007
= Required Time                 0.059
  Arrival Time                  0.412
  Slack Time                    0.354
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.018
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.131
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |       Arc        |              Cell               |  Slew |  Delay | Arrival | Required | 
     |                                                    |                  |                                 |       |        |  Time   |   Time   | 
     |----------------------------------------------------+------------------+---------------------------------+-------+--------+---------+----------| 
     |                                                    | clk_in ^         |                                 | 0.033 |        |  -0.131 |   -0.485 | 
     | CTS_ccl_a_buf_00011                                |                  | CKBD16BWP40                     | 0.033 |  0.001 |  -0.130 |   -0.484 | 
     | CTS_ccl_a_buf_00011                                | I ^ -> Z ^       | CKBD16BWP40                     | 0.042 |  0.038 |  -0.092 |   -0.446 | 
     | test_pe                                            | clk ^            | pe_tile_new_unq1_test_pe_unq1_0 |       |        |  -0.085 |   -0.439 | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg |                  | CKLNQD3BWP40                    | 0.045 |  0.007 |  -0.085 |   -0.439 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/clk_gate_data_in_reg_reg | CP ^ -> Q ^      | CKLNQD3BWP40                    | 0.053 |  0.055 |  -0.030 |   -0.384 | 
     | _0_/latch                                          |                  |                                 |       |        |         |          | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    |                  | DFCNQD1BWP40                    | 0.053 |  0.001 |  -0.029 |   -0.383 | 
     | test_pe/test_opt_reg_file/data_in_reg_reg_0__1_    | CP ^ -> Q ^      | DFCNQD1BWP40                    | 0.039 |  0.101 |   0.072 |   -0.282 | 
     | test_pe/test_opt_reg_file/U21                      |                  | AO22D4BWP40                     | 0.039 |  0.000 |   0.072 |   -0.282 | 
     | test_pe/test_opt_reg_file/U21                      | B2 ^ -> Z ^      | AO22D4BWP40                     | 0.106 |  0.088 |   0.160 |   -0.194 | 
     | test_pe/U107                                       |                  | MAOI22D0BWP40                   | 0.106 |  0.001 |   0.161 |   -0.193 | 
     | test_pe/U107                                       | B2 ^ -> ZN ^     | MAOI22D0BWP40                   | 0.045 |  0.060 |   0.222 |   -0.132 | 
     | test_pe/FE_OFC47_pe_out_res_1                      |                  | CKBD4BWP40                      | 0.045 |  0.000 |   0.222 |   -0.132 | 
     | test_pe/FE_OFC47_pe_out_res_1                      | I ^ -> Z ^       | CKBD4BWP40                      | 0.255 |  0.127 |   0.348 |   -0.005 | 
     | test_pe                                            | res[1] ^         | pe_tile_new_unq1_test_pe_unq1_0 |       |        |   0.358 |    0.004 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   |                  | nem_ohmux_invd2_4i_8b           | 0.219 |  0.010 |   0.358 |    0.004 | 
     | sb_wide/sb_unq1_side_sel_0_2_0_7                   | I3_1 ^ -> ZN_1 v | nem_ohmux_invd2_4i_8b           | 0.035 |  0.065 |   0.423 |    0.069 | 
     | sb_wide/out_0_2_id1_bar_reg_1_                     |                  | DFQD0BWP40                      | 0.039 | -0.011 |   0.412 |    0.059 | 
     +-----------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.025
     + Source Insertion Delay            -0.149
     = Beginpoint Arrival Time           -0.124
     Other End Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                            |             |              |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                            | clk_in ^    |              | 0.048 |       |  -0.124 |    0.230 | 
     | CTS_ccl_a_buf_00013                        |             | CKBD16BWP40  | 0.048 | 0.001 |  -0.123 |    0.231 | 
     | CTS_ccl_a_buf_00013                        | I ^ -> Z ^  | CKBD16BWP40  | 0.067 | 0.062 |  -0.061 |    0.293 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch |             | CKLNQD3BWP40 | 0.070 | 0.009 |  -0.052 |    0.301 | 
     | sb_wide/clk_gate_out_0_2_id1_bar_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.074 | 0.084 |   0.032 |    0.386 | 
     | sb_wide/out_0_2_id1_bar_reg_1_             |             | DFQD0BWP40   | 0.074 | 0.001 |   0.033 |    0.387 | 
     +--------------------------------------------------------------------------------------------------------------+ 

