@W: MT530 :"d:\libero_tests\i2c_1\component\work\iic_mss\iic_mss.v":149:0:149:13|Found inferred clock IIC_MSS|MCCC_CLK_BASE which controls 1 sequential elements including MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. 
