---
author: kevbroch
comments: false
date: 2012-05-18 18:53:10+00:00
excerpt: "\n\t\t\t\t\t\t"
layout: page
link: http://www.hotchips.org/archives/1990s/hc11/
slug: hc11
title: "\n\t\t\t\tHC11 (1999)\t\t"
wordpress_id: 300
---


				<table style="width: 100%;" >
<tbody >
<tr >

<td width="20%" >**Date**
</td>

<td >August 15-17, 1999
</td>
</tr>
<tr >

<td >**Place**
</td>

<td >Memorial Auditorium, Stanford University
</td>
</tr>
<tr >

<td >**Program**
</td>

<td >Final Program [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99nav.pdf)
</td>
</tr>
<tr >

<td >**Committees**
</td>

<td >Not Available
</td>
</tr>
</tbody>
</table>



### Tutorials


<table style="width: 100%;" >
<tbody >
<tr >
Tutorials
Sunday, August 15, 1999
</tr>
<tr valign="top" >

<td width="20%" >**Morning Tutorial**
08:30-12:00
</td>

<td >**Digital Signal Processing**
**Chair: **Teresa Meng
_Video Algorithms and Architectures_, Dr. Kees A. Vissers (Philips Research) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t1s1.vissers.pdf)

_Signal Processing in Communications I: xDSL_, Dr. Sam Sheng (DataPath Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t1s2.sheng.pdf)

_Signal Processing in Communications II: CDMA_, Dr. Sam Sheng (DataPath Systems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t1s3.sheng.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Afternoon Tutorial**
13:30-17:00
</td>

<td >**IA64 Architecture and Compilers**
**Chair: **Ken Shoemaker
_IA-64 Architecture Basics/Introduction_, Dr. Allan Knies (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t2.s1.IA64tut.pdf)

_Optimization Techniques/Using IA-64 Features_, Dr. Allan Knies (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t2.s2.IA64tut.pdf)

_Compiler Technology on IA-64_, Dr. Jesse Fang (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/1_Sun/hc99.t2.s3.IA64tut.pdf)
</td>
</tr>
</tbody>
</table>



### Conference Day One


<table style="width: 100%;" >
<tbody >
<tr >
Session
Monday, August 16, 1999
</tr>
<tr valign="top" >

<td >**Opening Remarks**
08:45-09:00
</td>

<td >**General Chair: **Michael Blasgen
**Program Co-Chairs: **Forest Baskett, Monica Lam
</td>
</tr>
<tr valign="top" >

<td >**Session 1**
09:00-10:30
</td>

<td >**Parallel Machines**
**Chair: **John Kubiatowitz
_A Multi-Threaded 64-bit PowerPC Commercial RISC Processor Design_, S. Storino, J. Borkenhagen (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s1.1.Storino.pdf)

_A RISC Processor for SR8000: Accelerating Large Scale Scientific Computing with SMP_, Y. Tamaki, T. Kurihara, K. Shimada, E. Kamada, T. Shimizu (Hitachi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s1.2.Kurihara.pdf)

_The Stanford Hydra CMP_, L. Hammond, B. Hubbert, M. Siu, M. Prabhu, M. Willey, M. Chen, M. Kozyrczak, K. Olukotun (Stanford University) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s1.3.Hammond.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 2**
11:00-12:30
</td>

<td >**New Technology**
**Chair: **Peter Hsu
_A 1GHz Power4 Testchip Design_ , B. McCredie, J. Badar, R. Bailey, P. Chou, C. Carter, D. Ervin, M. Floyd, J. Keaty, B. Krauter, J. LeBlanc, L. Leitner, D. Mikan, Jr., M. Nealon, J. Petrovick, K. Reick, P. Restle, T. Skergan, H. Stogdon, J. Vargus, J.D. Warnock (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s2.1.McCredie.pdf)

_A Synchronous Wave-Pipeline Interface_, E. Cordero, D. Dreps, F. Ferraiolo, M. Floyd, K. Gower, B McCredie (IBM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s2.2.Ferriaolo.pdf)

_A Field-Sequential Color 1040 by 768 Liquid Crystal on Silicon Display_, Michael Bolotski (The MicroDisplay Corporation) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s2.3.Bolotski.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 1**
13:40-14:40
</td>

<td >**Chair: **Mitsuo Saito
**New Millenium for Computer Entertainment**, Ken Kutaragi, President (Sony Computer Entertainment) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.k1.kutaragi.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 3**
15:00-16:30
</td>

<td >**Graphics Processors **
**Chair: **Henry Moreton_5.5 GFLOPS Vector Units for Emotion Synthesis_, A. Kunimatsu, N. Ide, T. Sato, Y. Endo, H. Murakami, T. Kamei, M. Hirano, M. Oka, A. Ophba, T. Yutaka, T. Okada, M. Suzuoki (System ULSI Engineering Laboratory of the Toshiba Corporation, Sony Computer Entertainment) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s3.1.Kunimatsu.pdf)

_Massively Parallel SIMD Computing on a Single Chip_, R. McConnell (PixelFusion) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s3.2.McConnell.pdf)

_MAP1000A: a 5w, 230 MHz VLIW Mediaprocessor_, J.O’Donnell (Equator) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s3.3.ODonnell.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 4**
17:00-18:30
</td>

<td >**Embedded Machines**
**Chair: **Howard Sachs_High Speed Low Cost TM1300 Trimedia Enhanced PCI VLIW Mediaprocessor_, L. Lucas (Philips Semiconductors) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s4.1.Slavenburg.pdf)

_The ARM9TDMI and ARM9ESP Synthesizable Families_, A. Burdass (ARM) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s4.2.Segars.pdf)

_Configurable/Extensible Processors Change System Design_, R. Gonzalez (Tensilica) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/2_Mon/hc99.s4.3.Gonzalez.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Panel Discussion**
19:45-21:00
</td>

<td >**Information Appliances in the Home**
**Moderators: **Norm Jouppi and Ken Shoemaker
**Panelists:**
David Armitage, President (Qubit)
Jim Barton , CTO (TiVo)
Natasha Flaherty, Market Manager, Asia (Phone.com)
Elizabeth Houck (Philips Research)
</td>
</tr>
</tbody>
</table>



### Conference Day Two


<table style="width: 100%;" >
<tbody >
<tr >
Session
Tuesday, August 17, 1999
</tr>
<tr valign="top" >

<td >**Session 5**
08:30-10:30
</td>

<td >**PC and Special-purpose Chips **
**Chair: **Gert Slavenburg_IGR4-A High Performance AMD K7 Northbridge w/ RDRAM Memory Controller_, C. Keltcher, J. Kelly, R. Krishnan, J. Peck, S. Polzin, S. Subramanian, F. Weber (AMD) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s5.2.Keltcher.pdf)

_High-Performance Sort Chip_, S. Azuma, T. Sakuma, T. Nakano, T. Ando. K. Shirai (Mitsubishi) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s5.3.Azuma.pdf)

_The vg500 Real-Time Ray-Casting ASIC_, H. Pfister (Mitsubishi Electric Research Laboratory) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s5.4.Pfister.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 6**
11:00-12:30
</td>

<td >**Software**
**Chair: **Marc Tremblay_Virtual Platform-A Virtual Machine Monitor for a Commodity PC_, M. Rosenblum (Vmware) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s6.1.Rosenblum.pdf)

_Wiggins/Redstone-An On-line Program Specializer_, R. Gordon (Compaq) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s6.2.Deaver.pdf)

_Hardware Support for Out of Order Instruction Profiling on Alpha 21264a_, J. Anderson, L. Berc, J. Dean, S. Ghemawat, S. Leung, M. Litchenberg, M. Vandevoorde, G. Verns, C. Waldspurger, W. Weihl, J. White (Compaq) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s6.3.Anderson.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Keynote 2**
13:40-14:40
</td>

<td >**Chair: **John Hennessy
**Broadband Communications IC’s for High-Speed Networking in the Home**, Henry Samueli, Co-Chairman and Chief Technical Officer (Broadcom) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.keynote.samueli.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 7**
15:00-16:30
</td>

<td >**Network Chips**
**Chair: **Earl Killian_The Epigram EPI41210/EPI41100 16bps Home Phoneline Networking Chipset_, A. Corry, G. Efland, E. Frank, N. Ferrario, H. Garlapati, R. Hayes, J. Holloway, H. Kuo, J. Laudon, T. Mallory, W. Morton, G. Loyola, N. Nucklos, J. Pattin, H. Ptasinski, K. Peterson, E. Ojard, D. Snow, W. Stafford, T. Robinson, J. Trachewsky, L. Yamano, C. Young, C. Warth, R. Alva, B. Bunch, D. Fifield, N. Castagnoli, M. Dove, M. Kobayashi, R. McCauley, S. Mohapatra, T. Moorti, A.Siddeqee, W. Shieh, S. Siener (Epigram) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s7.1.Frank.pdf)

_Broadcom BCM5600 StrataSwitch:A Highly Integrated Ethernet Switch On A Chip_, A. Essen and James Mannos (Broadcom Corporation) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s7.2.Essen.pdf)

_SiRFstar II Architecture: A Powerful System Platform for Consumer GPS Application_, G. Turetzky, J. Knight, R. Tso, L. Peng (SiRF Technology) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s7.3.Turetzky.pdf)
</td>
</tr>
<tr valign="top" >

<td >**Session 8**
17:00-18:30
</td>

<td >**Instruction Sets **
**Chair: **Alan Smith_An Architecture Extension for Efficient Geometry Processing_, R. Thekkath (MIPS Technologies) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s8.1.Thekkath.pdf)

_An Architecture for the New Millenium_, M. Tremblay (Sun Microsystems) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s8.2.Tremblay.pdf)

_The Internet Streaming SIMD Extensions_, S. Thakker (Intel) [![PDF](/wp-content/uploads/hc_archives/images/pdficon_small.gif)](/wp-content/uploads/hc_archives/hc11/3_Tue/hc99.s8.3.Thakkar.pdf)
</td>
</tr>
</tbody>
</table>		
