
---------- Begin Simulation Statistics ----------
final_tick                               162001517000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 193618                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740232                       # Number of bytes of host memory used
host_op_rate                                   194170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   516.48                       # Real time elapsed on the host
host_tick_rate                              313664097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100285183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.162002                       # Number of seconds simulated
sim_ticks                                162001517000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.595054                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2673685                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2684556                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            162116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4209800                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5233565                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  118070                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100285183                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.620015                       # CPI: cycles per instruction
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        72000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        70000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       216000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078947                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       210000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078947                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data     44934053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     44934053                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42358.679519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42358.679519                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40365.450332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40365.450332                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     44651762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        44651762                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  11957474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  11957474000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006282                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       282291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        282291                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          488                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  11375105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  11375105000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006271                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       281803                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       281803                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104458.443896                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104458.443896                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           511                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939304                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7908                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    825743999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    825743999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12345153                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67370.968710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67370.968710                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72837.400693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72837.400693                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12047419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12047419                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20058627998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20058627998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024117                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       297734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       297734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52284                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52284                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  17877940000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  17877940000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019882                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       245450                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       245450                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.481470                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              3346                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        98645                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     57279206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     57279206                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55197.796643                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55197.796643                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 55481.988723                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55481.988723                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     56699181                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         56699181                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  32016101998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32016101998                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010126                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       580025                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         580025                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        52772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52772                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29253045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29253045000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009205                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       527253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       527253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     57287625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     57287625                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54455.358005                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54455.358005                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56205.436523                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56205.436523                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     56699692                       # number of overall hits
system.cpu.dcache.overall_hits::total        56699692                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  32016101998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32016101998                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010263                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010263                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       587933                       # number of overall misses
system.cpu.dcache.overall_misses::total        587933                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        52772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52772                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  30078788999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  30078788999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       535158                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       535158                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 533113                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          248                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1417                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            106.948985                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        458836769                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  2023.328543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            535161                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         458836769                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          2023.328543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57234926                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       444688                       # number of writebacks
system.cpu.dcache.writebacks::total            444688                       # number of writebacks
system.cpu.discardedOps                        418405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36935295                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48106718                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12501183                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.icache.ReadReq_accesses::.cpu.inst     11931163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11931163                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101303.405573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101303.405573                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99303.405573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99303.405573                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     11930517                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11930517                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     65442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     65442000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst          646                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           646                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     64150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64150000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          646                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          646                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     11931163                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11931163                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101303.405573                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101303.405573                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99303.405573                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99303.405573                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     11930517                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11930517                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst     65442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     65442000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst          646                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            646                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     64150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64150000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          646                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     11931163                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11931163                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101303.405573                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101303.405573                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99303.405573                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99303.405573                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     11930517                       # number of overall hits
system.cpu.icache.overall_hits::total        11930517                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst     65442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     65442000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst          646                       # number of overall misses
system.cpu.icache.overall_misses::total           646                       # number of overall misses
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     64150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64150000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst          646                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          646                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::4          646                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          18469.292570                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         95449950                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   544.092434                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.531340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.531340                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          646                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.630859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs               646                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          95449950                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           544.092434                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11931163                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.idleCycles                        27383200                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.617278                       # IPC: instructions per cycle
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        162001517                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41066366     40.95%     40.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     40.97% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.97% # Class of committed instruction
system.cpu.op_class_0::MemRead               46852409     46.72%     87.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12345687     12.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100285183                       # Class of committed instruction
system.cpu.pwrStateResidencyTicks::ON    162001517000                       # Cumulative time (in ticks) in various power states
system.cpu.tickCycles                       134618317                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.ReadCleanReq_accesses::.cpu.inst          646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            646                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98527.910686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98527.910686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78527.910686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78527.910686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 19                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst     61777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     61777000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.970588                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst          627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              627                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     49237000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49237000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.970588                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          627                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        245450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            245450                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106382.692212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106382.692212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86382.692212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86382.692212                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            105097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                105097                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data  14931130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14931130000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.571819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.571819                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data          140353                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140353                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12124070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12124070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.571819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.571819                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data       140353                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140353                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       289711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        289711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100100.771805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100100.771805                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80101.591944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80101.591944                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        223373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            223373                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data   6640485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6640485000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.228980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.228980                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data        66338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66338                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5313459000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5313459000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.228966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.228966                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66334                       # number of ReadSharedReq MSHR misses
system.l2.WritebackDirty_accesses::.writebacks       444688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       444688                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       444688                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           444688                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst              646                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           535161                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               535807                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98527.910686                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104366.493945                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104348.836088                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78527.910686                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84366.839714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84349.180470                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               328470                       # number of demand (read+write) hits
system.l2.demand_hits::total                   328489                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst     61777000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  21571615000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      21633392000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.386222                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.386927                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst                627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             206691                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207318                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst     49237000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17437529000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17486766000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.386215                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.386919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst           627                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        206687                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207314                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst             646                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          535161                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              535807                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 98527.910686                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104366.493945                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104348.836088                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78527.910686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84366.839714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84349.180470                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                  19                       # number of overall hits
system.l2.overall_hits::.cpu.data              328470                       # number of overall hits
system.l2.overall_hits::total                  328489                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst     61777000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  21571615000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     21633392000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.386222                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.386927                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst               627                       # number of overall misses
system.l2.overall_misses::.cpu.data            206691                       # number of overall misses
system.l2.overall_misses::total                207318                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst     49237000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17437529000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17486766000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.386215                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.386919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst          627                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       206687                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207314                       # number of overall MSHR misses
system.l2.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         174556                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3433                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        29053                       # Occupied blocks per task id
system.l2.tags.avg_refs                      5.155501                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                  8758228                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks       1.524029                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        73.497135                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32084.819242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981440                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    207324                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                   8758228                       # Number of tag accesses
system.l2.tags.tagsinuse                 32159.840406                       # Cycle average of tags in use
system.l2.tags.total_refs                     1068859                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks::.writebacks              117039                       # number of writebacks
system.l2.writebacks::total                    117039                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     499459.08                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                32928.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    117039.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       627.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    206647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     14178.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        81.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     81.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        46.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     46.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.36                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst       247701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           247701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst            247701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          81653359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              81901060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       46237197                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           247701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         81653359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            128138257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       46237197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             46237197                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       119788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    173.257021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   103.800357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   238.138361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84913     70.89%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        12847     10.72%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2652      2.21%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3703      3.09%     86.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8656      7.23%     94.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          756      0.63%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          438      0.37%     95.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          387      0.32%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5436      4.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       119788                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               13265536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                13268096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7488640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              7490496                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst        40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         40128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst          40128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13227968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13268096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7490496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7490496                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst          627                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       206687                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27212.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32939.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst        40128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13225408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 247701.384179013578                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 81637556.517449155450                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17062000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6808247250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       117039                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  32943404.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      7488640                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 46225739.972546055913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 3855663138760                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         6955                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              563951                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110211                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         6955                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst             627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          206687                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117039                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    63.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12855                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12851                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13070                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7265                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7344                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7432                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.005036840250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         6955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.800144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.552980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.433207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6784     97.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           39      0.56%     98.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.85%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6955                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  157001                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    207314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207314                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      207314                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 64.63                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   133967                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 1036370000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  162001050000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              6825309250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                   2938921750                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         6955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.823868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.792998                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.030540                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4158     59.78%     59.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               88      1.27%     61.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2510     36.09%     97.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.57%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               16      0.23%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6955                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7001                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7041                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   117039                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117039                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     117039                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                60.26                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   70528                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          31545207900                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                427821660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            504.161747                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  92332587499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    5409560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   64259369501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_0.preBackEnergy          35644197120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                227388810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               737283540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         12788199840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            81674967750                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              304868880                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          31372811400                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                427471800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy               0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            504.030088                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  92711904250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    5409560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   63880052750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.preBackEnergy          35789373120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                227206650                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy               0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               742652820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         12788199840.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            81653638950                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime                    0                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              305923320                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       588561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 588561                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20758592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20758592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           849410992                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1121178500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207314                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       173940                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        381247                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp              66961                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117039                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56894                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140353                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         66961                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1603435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1604727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        41344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     62710336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               62751680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 162001517000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1958296000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1938000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1605486996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   7490496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           710363                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000959                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 709682     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    681      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             710363                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       533114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1068920                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            623                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                          174556                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp            290357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       561727                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          145942                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           245450                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          245450                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           646                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       289711                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
