segmented-proc
==============

Verilog description of a segmented processor for the Processor Architecture class of the Master in Innovation and Research in Informatics of UPC-BarcelonaTech

* src: VHDL description of the processor.
* test: Tests for the processor.
* documentation: Documentation about the processor.
* info: Information about the project.
