<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=23&amp;t=11615" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2014-09-20T12:14:58-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=23&amp;t=11615</id>
<entry>
<author><name><![CDATA[MottZilla]]></name></author>
<updated>2014-09-20T12:14:58-07:00</updated>
<published>2014-09-20T12:14:58-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=134101#p134101</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=134101#p134101"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=134101#p134101"><![CDATA[
I don't recall too many Genesis games being 32 megabits anyway. There are some but there are far more 24 megs and less. I had a list once as I was curious because you could find some older Copier units that had 24 megabits of DRAM but not as many with 32. <br /><br />Sonic 3D Blast, Ultimate Mortal Kombat 3. Those are the only two games that spring to mind that were that large on Genesis. Oh and then you have Super Street Fighter 2 which was 40 megs I think. <br /><br />There are far more that are 24 megs. Perhaps because the SNES seemed to be supported longer, there are alot more 32 meg games that could be listed for it.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=1726">MottZilla</a> — Sat Sep 20, 2014 12:14 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Sik]]></name></author>
<updated>2014-09-16T16:27:15-07:00</updated>
<published>2014-09-16T16:27:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133976#p133976</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133976#p133976"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133976#p133976"><![CDATA[
<div class="quotetitle">getafixx wrote:</div><div class="quotecontent"><br />unless of course 32Mbit roms were just <span style="text-decoration: underline">too</span> expensive back then.<br /></div><br />Very likely the reason. I already mentioned that many games were actually 3MB (basically 2MB+1MB).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4526">Sik</a> — Tue Sep 16, 2014 4:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[getafixx]]></name></author>
<updated>2014-09-16T12:30:18-07:00</updated>
<published>2014-09-16T12:30:18-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133971#p133971</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133971#p133971"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133971#p133971"><![CDATA[
Ok so parts came in, and TmEE's design works great! The rewiring makes it not worth it, but it proves the concept works. So, if its really just changing how the 74'74 and 74'139 is wired, why didn't Sega do this? It would have cut down on the cost of the extra maskrom and PCB size (slightly), unless of course 32Mbit roms were just <span style="text-decoration: underline">too</span> expensive back then.<br /><br />Thanks for the all the help guys!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5783">getafixx</a> — Tue Sep 16, 2014 12:30 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[TmEE]]></name></author>
<updated>2014-09-14T03:48:52-07:00</updated>
<published>2014-09-14T03:48:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133891#p133891</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133891#p133891"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133891#p133891"><![CDATA[
<img src="http://www.tmeeco.eu/BitShit/Doodles/4MBwithSRAM2.png" alt="Image" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3483">TmEE</a> — Sun Sep 14, 2014 3:48 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-09-13T16:55:15-07:00</updated>
<published>2014-09-13T16:55:15-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133876#p133876</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133876#p133876"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133876#p133876"><![CDATA[
Looking at the depopulated boards at romlab (&quot;ps4cart1&quot;, &quot;ps4cart2&quot;), the schematic does seem to be what TµEE drew.<br /><br />Only problem I can see with using a '153 in this way is that we have three inputs (/CE0, Q0, A21), and when the '153's /E input is deasserted it drives all its outputs low, not high: the opposite of what we need.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Sat Sep 13, 2014 4:55 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Sik]]></name></author>
<updated>2014-09-13T14:22:24-07:00</updated>
<published>2014-09-13T14:22:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133869#p133869</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133869#p133869"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133869#p133869"><![CDATA[
Not an expert in electronics but a random thought: with a flip-flop (for the $A130xx register) and a 4-way multiplexer, couldn't you just get away with using the multiplexer as a decoder?<br /><br />00 = low half of ROM (enable ROM)<br />01 = low half of ROM (enable ROM)<br />10 = high half of ROM (enable ROM)<br />11 = SRAM (enable SRAM)<br /><br />(where bit 0 is the latch and bit 1 is the MSB of the address)<br /><br />Although I'd imagine that if there wasn't something wrong with this that they'd have probably used that method for starters (unless 4MB ROMs were more expensive than two 2MB ones back then... I know many games are 2MB+1MB, including some games using SRAM, and in that case you indeed need two ROMs).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4526">Sik</a> — Sat Sep 13, 2014 2:22 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[getafixx]]></name></author>
<updated>2014-09-13T11:47:33-07:00</updated>
<published>2014-09-13T11:47:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133865#p133865</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133865#p133865"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133865#p133865"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />Maybe I'm confused, what exactly are you trying to do?<br />Is it &quot;use a single 4MiB/2MiW ROM on a board while retaining this battery-backed save RAM&quot; ?<br />In that case, you'd use either socket—as far as I know, all of D0…D15 and A1…A19 are connected to both—and connect the new PROM's /CE from the output of the 74'08. You may also need to connect A20 and A21 from the cartridge edge to the PROM.<br /><br />i.e. ROM1 has /CE<br />and ROM2 has /CE<br />and you want something that is low if either are low.<br /></div><br /><br />Yeah I was just trying to get a 32Mbit cart to run just as one chip instead of needing two of them. I ordered a few 74HC08 chips, so I'll try it out hopefully next week.<br /><br />Thanks again for your help guys!<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5783">getafixx</a> — Sat Sep 13, 2014 11:47 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Sik]]></name></author>
<updated>2014-09-13T00:04:33-07:00</updated>
<published>2014-09-13T00:04:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133843#p133843</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133843#p133843"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133843#p133843"><![CDATA[
Byte-wide access only (try doing a word access on an odd address and the 68000 will yell at you at the very least). Though looking again at Tiido's diagram, it *is* just using the bottom bit... (honestly I don't know any game that actually cares about the SRAM protection anyway)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4526">Sik</a> — Sat Sep 13, 2014 12:04 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-09-12T21:46:04-07:00</updated>
<published>2014-09-12T21:46:04-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133837#p133837</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133837#p133837"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133837#p133837"><![CDATA[
Oh, so both bits in the 74'74 are used? And the 74'00 ... is used as two AND gates, for RAM /CE and /WR ?<br />And it's actually latching D8 and D9? (Or are you supposed to use byte-wide access only?)<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Sep 12, 2014 9:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Sik]]></name></author>
<updated>2014-09-12T21:27:42-07:00</updated>
<published>2014-09-12T21:27:42-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133836#p133836</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133836#p133836"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133836#p133836"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />Ah. It combines /CE with the battery IC's +CE to allow a 32768x8 SRAM to be protected, whereas normally they'd have to use some SRAM with two enables.<br /></div><br />Yeah, the register $A130F1 (what you'd officially write to if you had a full blown mapper) has this format: ??????WE, where W = allow writing and E = enable SRAM (it needs to be 00 to make SRAM hidden and 11 to make SRAM writeable).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=4526">Sik</a> — Fri Sep 12, 2014 9:27 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-09-12T17:40:17-07:00</updated>
<published>2014-09-12T17:40:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133831#p133831</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133831#p133831"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133831#p133831"><![CDATA[
<div class="quotetitle">getafixx wrote:</div><div class="quotecontent"><br />the 74HC00 isnt used in all carts, but in mine is connects to the battery controller BA6162 pin 3 (which is CE1 on there), and also to the SRAM /CE. Other carts seem to skip this chip and hook the sram /CE right to the BA6162 pin 3.<br /></div>Ah. It combines /CE with the battery IC's +CE to allow a 32768x8 SRAM to be protected, whereas normally they'd have to use some SRAM with two enables.<br /><br /><div class="quotetitle"><b>Quote:</b></div><div class="quotecontent"><br />I'd take both /OE from the board (one from a 32Mbit chip, and the other from the second socket) into one gate, and the output would go the /OE on the cart edge? And that would enable the full 32mbit?<br /></div>... Maybe I'm confused, what exactly are you trying to do?<br />Is it &quot;use a single 4MiB/2MiW ROM on a board while retaining this battery-backed save RAM&quot; ?<br />In that case, you'd use either socket—as far as I know, all of D0…D15 and A1…A19 are connected to both—and connect the new PROM's /CE from the output of the 74'08. You may also need to connect A20 and A21 from the cartridge edge to the PROM.<br /><br />i.e. ROM1 has /CE<br />and ROM2 has /CE<br />and you want something that is low if either are low.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Sep 12, 2014 5:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[getafixx]]></name></author>
<updated>2014-09-12T17:13:54-07:00</updated>
<published>2014-09-12T17:13:54-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133829#p133829</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133829#p133829"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133829#p133829"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />/TIME is NOT clock.<br />It's pin B31, and is low when the CPU accesses 0xA13000 through 0xA130FF.<br /><br />Also, TµEE's schematic doesn't tell me what the 74hc00 is doing there?<br /><br /><br />Anyway, whatever the actual schematic is, you should be able to add a single AND gate (74'08) to combine the two ROMs' output enables to use a single ROM IC, if that's what you were originally asking.<br /></div><br /><br />My bad... I just dug up an old schematic I had downloaded before and you're right of course, the other ones I looked up label it as an unknown pin. And the 74HC00 isnt used in all carts, but in mine is connects to the battery controller BA6162 pin 3 (which is CE1 on there), and also to the SRAM /CE. Other carts seem to skip this chip and hook the sram /CE right to the BA6162 pin 3.<br /><br />I'll have to try that out and see if a 74HC08 does the trick. So if I read what you said right, I'd take both /OE from the board (one from a 32Mbit chip, and the other from the second socket) into one gate, and the output would go the /OE on the cart edge? And that would enable the full 32mbit?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5783">getafixx</a> — Fri Sep 12, 2014 5:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-09-12T16:24:33-07:00</updated>
<published>2014-09-12T16:24:33-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133828#p133828</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133828#p133828"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133828#p133828"><![CDATA[
/TIME is NOT clock.<br />It's pin B31, and is low when the CPU accesses 0xA13000 through 0xA130FF.<br /><br />Also, TµEE's schematic doesn't tell me what the 74hc00 is doing there?<br /><br /><br />Anyway, whatever the actual schematic is, you should be able to add a single AND gate (74'08) to combine the two ROMs' output enables to use a single ROM IC, if that's what you were originally asking.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Fri Sep 12, 2014 4:24 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[getafixx]]></name></author>
<updated>2014-09-12T17:17:50-07:00</updated>
<published>2014-09-12T14:56:28-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133826#p133826</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133826#p133826"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133826#p133826"><![CDATA[
May be a silly question, but where does the /TIME signal come from? I can't find reference of it on any pinout specs.<br /><br /><s>EDIT: Nevermind, you&#39;re referring to the clock signal. Got it.</s><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5783">getafixx</a> — Fri Sep 12, 2014 2:56 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[TmEE]]></name></author>
<updated>2014-09-12T14:26:37-07:00</updated>
<published>2014-09-12T14:26:37-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133824#p133824</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133824#p133824"/>
<title type="html"><![CDATA[Re: Sega Genesis rom/sram address mapping]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=11615&amp;p=133824#p133824"><![CDATA[
Equivalent of this is going on in 4MByte + SRAM carts.<br /><br /><img src="http://www.tmeeco.eu/BitShit/Doodles/4MBwithSRAM.png" alt="Image" /><br /><br />Write to A130xx range pulses !TIME pin, that is used to latch the value of D0 line which controls whether or not upper 2MBytes are ROM or SRAM. 1 = RAM, 0 = ROM.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3483">TmEE</a> — Fri Sep 12, 2014 2:26 pm</p><hr />
]]></content>
</entry>
</feed>