

================================================================
== Vitis HLS Report for 'write_to_output'
================================================================
* Date:           Wed Nov 13 16:40:10 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       90|       90|  0.450 us|  0.450 us|   90|   90|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                    |                                          |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                      Instance                      |                  Module                  |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64  |write_to_output_Pipeline_VITIS_LOOP_44_1  |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
        +----------------------------------------------------+------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      526|       76|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      522|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      658|      600|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------+------------------------------------------+---------+----+-----+----+-----+
    |                      Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT| URAM|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+----+-----+
    |grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64  |write_to_output_Pipeline_VITIS_LOOP_44_1  |        0|   0|  526|  76|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+----+-----+
    |Total                                               |                                          |        0|   0|  526|  76|    0|
    +----------------------------------------------------+------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |  331|         73|    1|         73|
    |ap_done              |    9|          2|    1|          2|
    |gmem_blk_n_AW        |    9|          2|    1|          2|
    |gmem_blk_n_B         |    9|          2|    1|          2|
    |m_axi_gmem_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem_AWID      |    9|          2|    1|          2|
    |m_axi_gmem_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem_WVALID    |    9|          2|    1|          2|
    |output_data_blk_n    |    9|          2|    1|          2|
    |output_stream_read   |    9|          2|    1|          2|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  522|        115|  129|        427|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                              | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                        |  72|   0|   72|          0|
    |ap_done_reg                                                      |   1|   0|    1|          0|
    |grp_write_to_output_Pipeline_VITIS_LOOP_44_1_fu_64_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_93                                                  |  58|   0|   58|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                            | 132|   0|  132|          0|
    +-----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  write_to_output|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  write_to_output|  return value|
|output_stream_dout            |   in|  512|     ap_fifo|    output_stream|       pointer|
|output_stream_num_data_valid  |   in|    3|     ap_fifo|    output_stream|       pointer|
|output_stream_fifo_cap        |   in|    3|     ap_fifo|    output_stream|       pointer|
|output_stream_empty_n         |   in|    1|     ap_fifo|    output_stream|       pointer|
|output_stream_read            |  out|    1|     ap_fifo|    output_stream|       pointer|
|m_axi_gmem_AWVALID            |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREADY            |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWADDR             |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWID               |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLEN              |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWSIZE             |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWBURST            |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWLOCK             |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWCACHE            |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWPROT             |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWQOS              |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWREGION           |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_AWUSER             |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WVALID             |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WREADY             |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WDATA              |  out|  512|       m_axi|             gmem|       pointer|
|m_axi_gmem_WSTRB              |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_WLAST              |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WID                |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_WUSER              |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARVALID            |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREADY            |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARADDR             |  out|   64|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARID               |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLEN              |  out|   32|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARSIZE             |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARBURST            |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARLOCK             |  out|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARCACHE            |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARPROT             |  out|    3|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARQOS              |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARREGION           |  out|    4|       m_axi|             gmem|       pointer|
|m_axi_gmem_ARUSER             |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RVALID             |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RREADY             |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RDATA              |   in|  512|       m_axi|             gmem|       pointer|
|m_axi_gmem_RLAST              |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RID                |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RFIFONUM           |   in|    9|       m_axi|             gmem|       pointer|
|m_axi_gmem_RUSER              |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_RRESP              |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BVALID             |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BREADY             |  out|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BRESP              |   in|    2|       m_axi|             gmem|       pointer|
|m_axi_gmem_BID                |   in|    1|       m_axi|             gmem|       pointer|
|m_axi_gmem_BUSER              |   in|    1|       m_axi|             gmem|       pointer|
|output_data_dout              |   in|   64|     ap_fifo|      output_data|       pointer|
|output_data_num_data_valid    |   in|    3|     ap_fifo|      output_data|       pointer|
|output_data_fifo_cap          |   in|    3|     ap_fifo|      output_data|       pointer|
|output_data_empty_n           |   in|    1|     ap_fifo|      output_data|       pointer|
|output_data_read              |  out|    1|     ap_fifo|      output_data|       pointer|
+------------------------------+-----+-----+------------+-----------------+--------------+

