

================================================================
== Vitis HLS Report for 'C_drain_IO_L2_out_boundary'
================================================================
* Date:           Sat Oct 15 11:10:41 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.810 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.290 us|  1.290 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                        Loop Name                        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1107_1_VITIS_LOOP_1114_4_VITIS_LOOP_1116_5  |      256|      256|         2|          1|          1|   256|       yes|
        +---------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       35|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       54|    -|
|Register             |        -|     -|       12|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       12|       89|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln1069_fu_80_p2               |         +|   0|  0|  16|           9|           1|
    |ap_condition_82                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln1069_fu_74_p2              |      icmp|   0|  0|  11|           9|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  35|          22|          16|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------+----+-----------+-----+-----------+
    |                    Name                    | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                     |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten31_load      |   9|          2|    9|         18|
    |fifo_C_drain_C_drain_IO_L1_out_1_094_blk_n  |   9|          2|    1|          2|
    |fifo_C_drain_C_drain_IO_L2_out_197_blk_n    |   9|          2|    1|          2|
    |indvar_flatten31_fu_48                      |   9|          2|    9|         18|
    +--------------------------------------------+----+-----------+-----+-----------+
    |Total                                       |  54|         12|   22|         44|
    +--------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |indvar_flatten31_fu_48   |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|                   RTL Ports                  | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk                                        |   in|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_rst                                        |   in|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_start                                      |   in|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_done                                       |  out|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_continue                                   |   in|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_idle                                       |  out|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|ap_ready                                      |  out|    1|  ap_ctrl_hs|            C_drain_IO_L2_out_boundary|  return value|
|fifo_C_drain_C_drain_IO_L1_out_1_094_dout     |   in|  128|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_094|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_094_empty_n  |   in|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_094|       pointer|
|fifo_C_drain_C_drain_IO_L1_out_1_094_read     |  out|    1|     ap_fifo|  fifo_C_drain_C_drain_IO_L1_out_1_094|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_197_din        |  out|  128|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_197_full_n     |   in|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
|fifo_C_drain_C_drain_IO_L2_out_197_write      |  out|    1|     ap_fifo|    fifo_C_drain_C_drain_IO_L2_out_197|       pointer|
+----------------------------------------------+-----+-----+------------+--------------------------------------+--------------+

