
RoboBeer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e2f4  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  0800e4e0  0800e4e0  0001e4e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eae8  0800eae8  000207e4  2**0
                  CONTENTS
  4 .ARM          00000000  0800eae8  0800eae8  000207e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800eae8  0800eae8  000207e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eae8  0800eae8  0001eae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eaec  0800eaec  0001eaec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000007e4  20000000  0800eaf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000500  200007e4  0800f2d4  000207e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000ce4  0800f2d4  00020ce4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000207e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014979  00000000  00000000  0002080d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038ba  00000000  00000000  00035186  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001440  00000000  00000000  00038a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012a0  00000000  00000000  00039e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001efb6  00000000  00000000  0003b120  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ae01  00000000  00000000  0005a0d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a4af6  00000000  00000000  00074ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001199cd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006a20  00000000  00000000  00119a20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200007e4 	.word	0x200007e4
 8000204:	00000000 	.word	0x00000000
 8000208:	0800e4c4 	.word	0x0800e4c4

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200007e8 	.word	0x200007e8
 8000224:	0800e4c4 	.word	0x0800e4c4

08000228 <strcmp>:
 8000228:	f810 2b01 	ldrb.w	r2, [r0], #1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000230:	2a01      	cmp	r2, #1
 8000232:	bf28      	it	cs
 8000234:	429a      	cmpcs	r2, r3
 8000236:	d0f7      	beq.n	8000228 <strcmp>
 8000238:	1ad0      	subs	r0, r2, r3
 800023a:	4770      	bx	lr

0800023c <strlen>:
 800023c:	4603      	mov	r3, r0
 800023e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000242:	2a00      	cmp	r2, #0
 8000244:	d1fb      	bne.n	800023e <strlen+0x2>
 8000246:	1a18      	subs	r0, r3, r0
 8000248:	3801      	subs	r0, #1
 800024a:	4770      	bx	lr

0800024c <__aeabi_fmul>:
 800024c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000250:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000254:	bf1e      	ittt	ne
 8000256:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800025a:	ea92 0f0c 	teqne	r2, ip
 800025e:	ea93 0f0c 	teqne	r3, ip
 8000262:	d06f      	beq.n	8000344 <__aeabi_fmul+0xf8>
 8000264:	441a      	add	r2, r3
 8000266:	ea80 0c01 	eor.w	ip, r0, r1
 800026a:	0240      	lsls	r0, r0, #9
 800026c:	bf18      	it	ne
 800026e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000272:	d01e      	beq.n	80002b2 <__aeabi_fmul+0x66>
 8000274:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000278:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 800027c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000280:	fba0 3101 	umull	r3, r1, r0, r1
 8000284:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000288:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800028c:	bf3e      	ittt	cc
 800028e:	0049      	lslcc	r1, r1, #1
 8000290:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000294:	005b      	lslcc	r3, r3, #1
 8000296:	ea40 0001 	orr.w	r0, r0, r1
 800029a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 800029e:	2afd      	cmp	r2, #253	; 0xfd
 80002a0:	d81d      	bhi.n	80002de <__aeabi_fmul+0x92>
 80002a2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80002a6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002aa:	bf08      	it	eq
 80002ac:	f020 0001 	biceq.w	r0, r0, #1
 80002b0:	4770      	bx	lr
 80002b2:	f090 0f00 	teq	r0, #0
 80002b6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80002ba:	bf08      	it	eq
 80002bc:	0249      	lsleq	r1, r1, #9
 80002be:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80002c2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80002c6:	3a7f      	subs	r2, #127	; 0x7f
 80002c8:	bfc2      	ittt	gt
 80002ca:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80002ce:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80002d2:	4770      	bxgt	lr
 80002d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002d8:	f04f 0300 	mov.w	r3, #0
 80002dc:	3a01      	subs	r2, #1
 80002de:	dc5d      	bgt.n	800039c <__aeabi_fmul+0x150>
 80002e0:	f112 0f19 	cmn.w	r2, #25
 80002e4:	bfdc      	itt	le
 80002e6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80002ea:	4770      	bxle	lr
 80002ec:	f1c2 0200 	rsb	r2, r2, #0
 80002f0:	0041      	lsls	r1, r0, #1
 80002f2:	fa21 f102 	lsr.w	r1, r1, r2
 80002f6:	f1c2 0220 	rsb	r2, r2, #32
 80002fa:	fa00 fc02 	lsl.w	ip, r0, r2
 80002fe:	ea5f 0031 	movs.w	r0, r1, rrx
 8000302:	f140 0000 	adc.w	r0, r0, #0
 8000306:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800030a:	bf08      	it	eq
 800030c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000310:	4770      	bx	lr
 8000312:	f092 0f00 	teq	r2, #0
 8000316:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800031a:	bf02      	ittt	eq
 800031c:	0040      	lsleq	r0, r0, #1
 800031e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000322:	3a01      	subeq	r2, #1
 8000324:	d0f9      	beq.n	800031a <__aeabi_fmul+0xce>
 8000326:	ea40 000c 	orr.w	r0, r0, ip
 800032a:	f093 0f00 	teq	r3, #0
 800032e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000332:	bf02      	ittt	eq
 8000334:	0049      	lsleq	r1, r1, #1
 8000336:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800033a:	3b01      	subeq	r3, #1
 800033c:	d0f9      	beq.n	8000332 <__aeabi_fmul+0xe6>
 800033e:	ea41 010c 	orr.w	r1, r1, ip
 8000342:	e78f      	b.n	8000264 <__aeabi_fmul+0x18>
 8000344:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000348:	ea92 0f0c 	teq	r2, ip
 800034c:	bf18      	it	ne
 800034e:	ea93 0f0c 	teqne	r3, ip
 8000352:	d00a      	beq.n	800036a <__aeabi_fmul+0x11e>
 8000354:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000358:	bf18      	it	ne
 800035a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800035e:	d1d8      	bne.n	8000312 <__aeabi_fmul+0xc6>
 8000360:	ea80 0001 	eor.w	r0, r0, r1
 8000364:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000368:	4770      	bx	lr
 800036a:	f090 0f00 	teq	r0, #0
 800036e:	bf17      	itett	ne
 8000370:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000374:	4608      	moveq	r0, r1
 8000376:	f091 0f00 	teqne	r1, #0
 800037a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 800037e:	d014      	beq.n	80003aa <__aeabi_fmul+0x15e>
 8000380:	ea92 0f0c 	teq	r2, ip
 8000384:	d101      	bne.n	800038a <__aeabi_fmul+0x13e>
 8000386:	0242      	lsls	r2, r0, #9
 8000388:	d10f      	bne.n	80003aa <__aeabi_fmul+0x15e>
 800038a:	ea93 0f0c 	teq	r3, ip
 800038e:	d103      	bne.n	8000398 <__aeabi_fmul+0x14c>
 8000390:	024b      	lsls	r3, r1, #9
 8000392:	bf18      	it	ne
 8000394:	4608      	movne	r0, r1
 8000396:	d108      	bne.n	80003aa <__aeabi_fmul+0x15e>
 8000398:	ea80 0001 	eor.w	r0, r0, r1
 800039c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80003a4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003a8:	4770      	bx	lr
 80003aa:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80003ae:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80003b2:	4770      	bx	lr

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	; 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_dmul>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8de 	bleq	8000908 <__aeabi_dmul+0x1dc>
 800074c:	442c      	add	r4, r5
 800074e:	ea81 0603 	eor.w	r6, r1, r3
 8000752:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000756:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800075a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800075e:	bf18      	it	ne
 8000760:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000764:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000768:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800076c:	d038      	beq.n	80007e0 <__aeabi_dmul+0xb4>
 800076e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000772:	f04f 0500 	mov.w	r5, #0
 8000776:	fbe1 e502 	umlal	lr, r5, r1, r2
 800077a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800077e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000782:	f04f 0600 	mov.w	r6, #0
 8000786:	fbe1 5603 	umlal	r5, r6, r1, r3
 800078a:	f09c 0f00 	teq	ip, #0
 800078e:	bf18      	it	ne
 8000790:	f04e 0e01 	orrne.w	lr, lr, #1
 8000794:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000798:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800079c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80007a0:	d204      	bcs.n	80007ac <__aeabi_dmul+0x80>
 80007a2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80007a6:	416d      	adcs	r5, r5
 80007a8:	eb46 0606 	adc.w	r6, r6, r6
 80007ac:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80007b0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80007b4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80007b8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80007bc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80007c0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80007c4:	bf88      	it	hi
 80007c6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80007ca:	d81e      	bhi.n	800080a <__aeabi_dmul+0xde>
 80007cc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80007d0:	bf08      	it	eq
 80007d2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80007d6:	f150 0000 	adcs.w	r0, r0, #0
 80007da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80007de:	bd70      	pop	{r4, r5, r6, pc}
 80007e0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80007e4:	ea46 0101 	orr.w	r1, r6, r1
 80007e8:	ea40 0002 	orr.w	r0, r0, r2
 80007ec:	ea81 0103 	eor.w	r1, r1, r3
 80007f0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80007f4:	bfc2      	ittt	gt
 80007f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80007fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80007fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000800:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000804:	f04f 0e00 	mov.w	lr, #0
 8000808:	3c01      	subs	r4, #1
 800080a:	f300 80ab 	bgt.w	8000964 <__aeabi_dmul+0x238>
 800080e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000812:	bfde      	ittt	le
 8000814:	2000      	movle	r0, #0
 8000816:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800081a:	bd70      	pople	{r4, r5, r6, pc}
 800081c:	f1c4 0400 	rsb	r4, r4, #0
 8000820:	3c20      	subs	r4, #32
 8000822:	da35      	bge.n	8000890 <__aeabi_dmul+0x164>
 8000824:	340c      	adds	r4, #12
 8000826:	dc1b      	bgt.n	8000860 <__aeabi_dmul+0x134>
 8000828:	f104 0414 	add.w	r4, r4, #20
 800082c:	f1c4 0520 	rsb	r5, r4, #32
 8000830:	fa00 f305 	lsl.w	r3, r0, r5
 8000834:	fa20 f004 	lsr.w	r0, r0, r4
 8000838:	fa01 f205 	lsl.w	r2, r1, r5
 800083c:	ea40 0002 	orr.w	r0, r0, r2
 8000840:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000844:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000848:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800084c:	fa21 f604 	lsr.w	r6, r1, r4
 8000850:	eb42 0106 	adc.w	r1, r2, r6
 8000854:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000858:	bf08      	it	eq
 800085a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f1c4 040c 	rsb	r4, r4, #12
 8000864:	f1c4 0520 	rsb	r5, r4, #32
 8000868:	fa00 f304 	lsl.w	r3, r0, r4
 800086c:	fa20 f005 	lsr.w	r0, r0, r5
 8000870:	fa01 f204 	lsl.w	r2, r1, r4
 8000874:	ea40 0002 	orr.w	r0, r0, r2
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800087c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000880:	f141 0100 	adc.w	r1, r1, #0
 8000884:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000888:	bf08      	it	eq
 800088a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800088e:	bd70      	pop	{r4, r5, r6, pc}
 8000890:	f1c4 0520 	rsb	r5, r4, #32
 8000894:	fa00 f205 	lsl.w	r2, r0, r5
 8000898:	ea4e 0e02 	orr.w	lr, lr, r2
 800089c:	fa20 f304 	lsr.w	r3, r0, r4
 80008a0:	fa01 f205 	lsl.w	r2, r1, r5
 80008a4:	ea43 0302 	orr.w	r3, r3, r2
 80008a8:	fa21 f004 	lsr.w	r0, r1, r4
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	fa21 f204 	lsr.w	r2, r1, r4
 80008b4:	ea20 0002 	bic.w	r0, r0, r2
 80008b8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80008bc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80008c0:	bf08      	it	eq
 80008c2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80008c6:	bd70      	pop	{r4, r5, r6, pc}
 80008c8:	f094 0f00 	teq	r4, #0
 80008cc:	d10f      	bne.n	80008ee <__aeabi_dmul+0x1c2>
 80008ce:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80008d2:	0040      	lsls	r0, r0, #1
 80008d4:	eb41 0101 	adc.w	r1, r1, r1
 80008d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008dc:	bf08      	it	eq
 80008de:	3c01      	subeq	r4, #1
 80008e0:	d0f7      	beq.n	80008d2 <__aeabi_dmul+0x1a6>
 80008e2:	ea41 0106 	orr.w	r1, r1, r6
 80008e6:	f095 0f00 	teq	r5, #0
 80008ea:	bf18      	it	ne
 80008ec:	4770      	bxne	lr
 80008ee:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80008f2:	0052      	lsls	r2, r2, #1
 80008f4:	eb43 0303 	adc.w	r3, r3, r3
 80008f8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80008fc:	bf08      	it	eq
 80008fe:	3d01      	subeq	r5, #1
 8000900:	d0f7      	beq.n	80008f2 <__aeabi_dmul+0x1c6>
 8000902:	ea43 0306 	orr.w	r3, r3, r6
 8000906:	4770      	bx	lr
 8000908:	ea94 0f0c 	teq	r4, ip
 800090c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000910:	bf18      	it	ne
 8000912:	ea95 0f0c 	teqne	r5, ip
 8000916:	d00c      	beq.n	8000932 <__aeabi_dmul+0x206>
 8000918:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800091c:	bf18      	it	ne
 800091e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000922:	d1d1      	bne.n	80008c8 <__aeabi_dmul+0x19c>
 8000924:	ea81 0103 	eor.w	r1, r1, r3
 8000928:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800092c:	f04f 0000 	mov.w	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
 8000932:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000936:	bf06      	itte	eq
 8000938:	4610      	moveq	r0, r2
 800093a:	4619      	moveq	r1, r3
 800093c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000940:	d019      	beq.n	8000976 <__aeabi_dmul+0x24a>
 8000942:	ea94 0f0c 	teq	r4, ip
 8000946:	d102      	bne.n	800094e <__aeabi_dmul+0x222>
 8000948:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800094c:	d113      	bne.n	8000976 <__aeabi_dmul+0x24a>
 800094e:	ea95 0f0c 	teq	r5, ip
 8000952:	d105      	bne.n	8000960 <__aeabi_dmul+0x234>
 8000954:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000958:	bf1c      	itt	ne
 800095a:	4610      	movne	r0, r2
 800095c:	4619      	movne	r1, r3
 800095e:	d10a      	bne.n	8000976 <__aeabi_dmul+0x24a>
 8000960:	ea81 0103 	eor.w	r1, r1, r3
 8000964:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000968:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800096c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000970:	f04f 0000 	mov.w	r0, #0
 8000974:	bd70      	pop	{r4, r5, r6, pc}
 8000976:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800097a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800097e:	bd70      	pop	{r4, r5, r6, pc}

08000980 <__aeabi_ddiv>:
 8000980:	b570      	push	{r4, r5, r6, lr}
 8000982:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000986:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800098a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800098e:	bf1d      	ittte	ne
 8000990:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000994:	ea94 0f0c 	teqne	r4, ip
 8000998:	ea95 0f0c 	teqne	r5, ip
 800099c:	f000 f8a7 	bleq	8000aee <__aeabi_ddiv+0x16e>
 80009a0:	eba4 0405 	sub.w	r4, r4, r5
 80009a4:	ea81 0e03 	eor.w	lr, r1, r3
 80009a8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80009b0:	f000 8088 	beq.w	8000ac4 <__aeabi_ddiv+0x144>
 80009b4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80009b8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80009bc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80009c0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80009c4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80009c8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80009cc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80009d0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80009d4:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80009d8:	429d      	cmp	r5, r3
 80009da:	bf08      	it	eq
 80009dc:	4296      	cmpeq	r6, r2
 80009de:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80009e2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80009e6:	d202      	bcs.n	80009ee <__aeabi_ddiv+0x6e>
 80009e8:	085b      	lsrs	r3, r3, #1
 80009ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ee:	1ab6      	subs	r6, r6, r2
 80009f0:	eb65 0503 	sbc.w	r5, r5, r3
 80009f4:	085b      	lsrs	r3, r3, #1
 80009f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80009fa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80009fe:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000a02:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a06:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a0a:	bf22      	ittt	cs
 8000a0c:	1ab6      	subcs	r6, r6, r2
 8000a0e:	4675      	movcs	r5, lr
 8000a10:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a14:	085b      	lsrs	r3, r3, #1
 8000a16:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a1a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a1e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a22:	bf22      	ittt	cs
 8000a24:	1ab6      	subcs	r6, r6, r2
 8000a26:	4675      	movcs	r5, lr
 8000a28:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a2c:	085b      	lsrs	r3, r3, #1
 8000a2e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a32:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a36:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a3a:	bf22      	ittt	cs
 8000a3c:	1ab6      	subcs	r6, r6, r2
 8000a3e:	4675      	movcs	r5, lr
 8000a40:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a44:	085b      	lsrs	r3, r3, #1
 8000a46:	ea4f 0232 	mov.w	r2, r2, rrx
 8000a4a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000a4e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000a52:	bf22      	ittt	cs
 8000a54:	1ab6      	subcs	r6, r6, r2
 8000a56:	4675      	movcs	r5, lr
 8000a58:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000a60:	d018      	beq.n	8000a94 <__aeabi_ddiv+0x114>
 8000a62:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000a66:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000a6a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000a6e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000a72:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000a76:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000a7a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a7e:	d1c0      	bne.n	8000a02 <__aeabi_ddiv+0x82>
 8000a80:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a84:	d10b      	bne.n	8000a9e <__aeabi_ddiv+0x11e>
 8000a86:	ea41 0100 	orr.w	r1, r1, r0
 8000a8a:	f04f 0000 	mov.w	r0, #0
 8000a8e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a92:	e7b6      	b.n	8000a02 <__aeabi_ddiv+0x82>
 8000a94:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a98:	bf04      	itt	eq
 8000a9a:	4301      	orreq	r1, r0
 8000a9c:	2000      	moveq	r0, #0
 8000a9e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aa2:	bf88      	it	hi
 8000aa4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000aa8:	f63f aeaf 	bhi.w	800080a <__aeabi_dmul+0xde>
 8000aac:	ebb5 0c03 	subs.w	ip, r5, r3
 8000ab0:	bf04      	itt	eq
 8000ab2:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000ab6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000aba:	f150 0000 	adcs.w	r0, r0, #0
 8000abe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000ac2:	bd70      	pop	{r4, r5, r6, pc}
 8000ac4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000ac8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000acc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000ad0:	bfc2      	ittt	gt
 8000ad2:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000ad6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000ada:	bd70      	popgt	{r4, r5, r6, pc}
 8000adc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ae0:	f04f 0e00 	mov.w	lr, #0
 8000ae4:	3c01      	subs	r4, #1
 8000ae6:	e690      	b.n	800080a <__aeabi_dmul+0xde>
 8000ae8:	ea45 0e06 	orr.w	lr, r5, r6
 8000aec:	e68d      	b.n	800080a <__aeabi_dmul+0xde>
 8000aee:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000af2:	ea94 0f0c 	teq	r4, ip
 8000af6:	bf08      	it	eq
 8000af8:	ea95 0f0c 	teqeq	r5, ip
 8000afc:	f43f af3b 	beq.w	8000976 <__aeabi_dmul+0x24a>
 8000b00:	ea94 0f0c 	teq	r4, ip
 8000b04:	d10a      	bne.n	8000b1c <__aeabi_ddiv+0x19c>
 8000b06:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000b0a:	f47f af34 	bne.w	8000976 <__aeabi_dmul+0x24a>
 8000b0e:	ea95 0f0c 	teq	r5, ip
 8000b12:	f47f af25 	bne.w	8000960 <__aeabi_dmul+0x234>
 8000b16:	4610      	mov	r0, r2
 8000b18:	4619      	mov	r1, r3
 8000b1a:	e72c      	b.n	8000976 <__aeabi_dmul+0x24a>
 8000b1c:	ea95 0f0c 	teq	r5, ip
 8000b20:	d106      	bne.n	8000b30 <__aeabi_ddiv+0x1b0>
 8000b22:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b26:	f43f aefd 	beq.w	8000924 <__aeabi_dmul+0x1f8>
 8000b2a:	4610      	mov	r0, r2
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	e722      	b.n	8000976 <__aeabi_dmul+0x24a>
 8000b30:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000b34:	bf18      	it	ne
 8000b36:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000b3a:	f47f aec5 	bne.w	80008c8 <__aeabi_dmul+0x19c>
 8000b3e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000b42:	f47f af0d 	bne.w	8000960 <__aeabi_dmul+0x234>
 8000b46:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000b4a:	f47f aeeb 	bne.w	8000924 <__aeabi_dmul+0x1f8>
 8000b4e:	e712      	b.n	8000976 <__aeabi_dmul+0x24a>

08000b50 <__gedf2>:
 8000b50:	f04f 3cff 	mov.w	ip, #4294967295
 8000b54:	e006      	b.n	8000b64 <__cmpdf2+0x4>
 8000b56:	bf00      	nop

08000b58 <__ledf2>:
 8000b58:	f04f 0c01 	mov.w	ip, #1
 8000b5c:	e002      	b.n	8000b64 <__cmpdf2+0x4>
 8000b5e:	bf00      	nop

08000b60 <__cmpdf2>:
 8000b60:	f04f 0c01 	mov.w	ip, #1
 8000b64:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000b68:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b6c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b74:	bf18      	it	ne
 8000b76:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000b7a:	d01b      	beq.n	8000bb4 <__cmpdf2+0x54>
 8000b7c:	b001      	add	sp, #4
 8000b7e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b82:	bf0c      	ite	eq
 8000b84:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b88:	ea91 0f03 	teqne	r1, r3
 8000b8c:	bf02      	ittt	eq
 8000b8e:	ea90 0f02 	teqeq	r0, r2
 8000b92:	2000      	moveq	r0, #0
 8000b94:	4770      	bxeq	lr
 8000b96:	f110 0f00 	cmn.w	r0, #0
 8000b9a:	ea91 0f03 	teq	r1, r3
 8000b9e:	bf58      	it	pl
 8000ba0:	4299      	cmppl	r1, r3
 8000ba2:	bf08      	it	eq
 8000ba4:	4290      	cmpeq	r0, r2
 8000ba6:	bf2c      	ite	cs
 8000ba8:	17d8      	asrcs	r0, r3, #31
 8000baa:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000bae:	f040 0001 	orr.w	r0, r0, #1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000bb8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bbc:	d102      	bne.n	8000bc4 <__cmpdf2+0x64>
 8000bbe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bc2:	d107      	bne.n	8000bd4 <__cmpdf2+0x74>
 8000bc4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bc8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bcc:	d1d6      	bne.n	8000b7c <__cmpdf2+0x1c>
 8000bce:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bd2:	d0d3      	beq.n	8000b7c <__cmpdf2+0x1c>
 8000bd4:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000bd8:	4770      	bx	lr
 8000bda:	bf00      	nop

08000bdc <__aeabi_cdrcmple>:
 8000bdc:	4684      	mov	ip, r0
 8000bde:	4610      	mov	r0, r2
 8000be0:	4662      	mov	r2, ip
 8000be2:	468c      	mov	ip, r1
 8000be4:	4619      	mov	r1, r3
 8000be6:	4663      	mov	r3, ip
 8000be8:	e000      	b.n	8000bec <__aeabi_cdcmpeq>
 8000bea:	bf00      	nop

08000bec <__aeabi_cdcmpeq>:
 8000bec:	b501      	push	{r0, lr}
 8000bee:	f7ff ffb7 	bl	8000b60 <__cmpdf2>
 8000bf2:	2800      	cmp	r0, #0
 8000bf4:	bf48      	it	mi
 8000bf6:	f110 0f00 	cmnmi.w	r0, #0
 8000bfa:	bd01      	pop	{r0, pc}

08000bfc <__aeabi_dcmpeq>:
 8000bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c00:	f7ff fff4 	bl	8000bec <__aeabi_cdcmpeq>
 8000c04:	bf0c      	ite	eq
 8000c06:	2001      	moveq	r0, #1
 8000c08:	2000      	movne	r0, #0
 8000c0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c0e:	bf00      	nop

08000c10 <__aeabi_dcmplt>:
 8000c10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c14:	f7ff ffea 	bl	8000bec <__aeabi_cdcmpeq>
 8000c18:	bf34      	ite	cc
 8000c1a:	2001      	movcc	r0, #1
 8000c1c:	2000      	movcs	r0, #0
 8000c1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c22:	bf00      	nop

08000c24 <__aeabi_dcmple>:
 8000c24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c28:	f7ff ffe0 	bl	8000bec <__aeabi_cdcmpeq>
 8000c2c:	bf94      	ite	ls
 8000c2e:	2001      	movls	r0, #1
 8000c30:	2000      	movhi	r0, #0
 8000c32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c36:	bf00      	nop

08000c38 <__aeabi_dcmpge>:
 8000c38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c3c:	f7ff ffce 	bl	8000bdc <__aeabi_cdrcmple>
 8000c40:	bf94      	ite	ls
 8000c42:	2001      	movls	r0, #1
 8000c44:	2000      	movhi	r0, #0
 8000c46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c4a:	bf00      	nop

08000c4c <__aeabi_dcmpgt>:
 8000c4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000c50:	f7ff ffc4 	bl	8000bdc <__aeabi_cdrcmple>
 8000c54:	bf34      	ite	cc
 8000c56:	2001      	movcc	r0, #1
 8000c58:	2000      	movcs	r0, #0
 8000c5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000c5e:	bf00      	nop

08000c60 <__aeabi_dcmpun>:
 8000c60:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000c64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c68:	d102      	bne.n	8000c70 <__aeabi_dcmpun+0x10>
 8000c6a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000c6e:	d10a      	bne.n	8000c86 <__aeabi_dcmpun+0x26>
 8000c70:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000c74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000c78:	d102      	bne.n	8000c80 <__aeabi_dcmpun+0x20>
 8000c7a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c7e:	d102      	bne.n	8000c86 <__aeabi_dcmpun+0x26>
 8000c80:	f04f 0000 	mov.w	r0, #0
 8000c84:	4770      	bx	lr
 8000c86:	f04f 0001 	mov.w	r0, #1
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_d2iz>:
 8000c8c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c90:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c94:	d215      	bcs.n	8000cc2 <__aeabi_d2iz+0x36>
 8000c96:	d511      	bpl.n	8000cbc <__aeabi_d2iz+0x30>
 8000c98:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c9c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ca0:	d912      	bls.n	8000cc8 <__aeabi_d2iz+0x3c>
 8000ca2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ca6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000caa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000cb2:	fa23 f002 	lsr.w	r0, r3, r2
 8000cb6:	bf18      	it	ne
 8000cb8:	4240      	negne	r0, r0
 8000cba:	4770      	bx	lr
 8000cbc:	f04f 0000 	mov.w	r0, #0
 8000cc0:	4770      	bx	lr
 8000cc2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000cc6:	d105      	bne.n	8000cd4 <__aeabi_d2iz+0x48>
 8000cc8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	bf08      	it	eq
 8000cce:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000cd2:	4770      	bx	lr
 8000cd4:	f04f 0000 	mov.w	r0, #0
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop

08000cdc <__aeabi_d2uiz>:
 8000cdc:	004a      	lsls	r2, r1, #1
 8000cde:	d211      	bcs.n	8000d04 <__aeabi_d2uiz+0x28>
 8000ce0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ce4:	d211      	bcs.n	8000d0a <__aeabi_d2uiz+0x2e>
 8000ce6:	d50d      	bpl.n	8000d04 <__aeabi_d2uiz+0x28>
 8000ce8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000cec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000cf0:	d40e      	bmi.n	8000d10 <__aeabi_d2uiz+0x34>
 8000cf2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cf6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000cfa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000cfe:	fa23 f002 	lsr.w	r0, r3, r2
 8000d02:	4770      	bx	lr
 8000d04:	f04f 0000 	mov.w	r0, #0
 8000d08:	4770      	bx	lr
 8000d0a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000d0e:	d102      	bne.n	8000d16 <__aeabi_d2uiz+0x3a>
 8000d10:	f04f 30ff 	mov.w	r0, #4294967295
 8000d14:	4770      	bx	lr
 8000d16:	f04f 0000 	mov.w	r0, #0
 8000d1a:	4770      	bx	lr

08000d1c <__aeabi_d2f>:
 8000d1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000d20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000d24:	bf24      	itt	cs
 8000d26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000d2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000d2e:	d90d      	bls.n	8000d4c <__aeabi_d2f+0x30>
 8000d30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000d38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000d3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000d40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000d50:	d121      	bne.n	8000d96 <__aeabi_d2f+0x7a>
 8000d52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000d56:	bfbc      	itt	lt
 8000d58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000d5c:	4770      	bxlt	lr
 8000d5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000d62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000d66:	f1c2 0218 	rsb	r2, r2, #24
 8000d6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000d6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000d72:	fa20 f002 	lsr.w	r0, r0, r2
 8000d76:	bf18      	it	ne
 8000d78:	f040 0001 	orrne.w	r0, r0, #1
 8000d7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000d80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000d84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000d88:	ea40 000c 	orr.w	r0, r0, ip
 8000d8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000d90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000d94:	e7cc      	b.n	8000d30 <__aeabi_d2f+0x14>
 8000d96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000d9a:	d107      	bne.n	8000dac <__aeabi_d2f+0x90>
 8000d9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000da0:	bf1e      	ittt	ne
 8000da2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000da6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000daa:	4770      	bxne	lr
 8000dac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000db0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000db4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop

08000dbc <__aeabi_frsub>:
 8000dbc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	e002      	b.n	8000dc8 <__addsf3>
 8000dc2:	bf00      	nop

08000dc4 <__aeabi_fsub>:
 8000dc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000dc8 <__addsf3>:
 8000dc8:	0042      	lsls	r2, r0, #1
 8000dca:	bf1f      	itttt	ne
 8000dcc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000dd0:	ea92 0f03 	teqne	r2, r3
 8000dd4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000dd8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ddc:	d06a      	beq.n	8000eb4 <__addsf3+0xec>
 8000dde:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000de2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000de6:	bfc1      	itttt	gt
 8000de8:	18d2      	addgt	r2, r2, r3
 8000dea:	4041      	eorgt	r1, r0
 8000dec:	4048      	eorgt	r0, r1
 8000dee:	4041      	eorgt	r1, r0
 8000df0:	bfb8      	it	lt
 8000df2:	425b      	neglt	r3, r3
 8000df4:	2b19      	cmp	r3, #25
 8000df6:	bf88      	it	hi
 8000df8:	4770      	bxhi	lr
 8000dfa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000dfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000e06:	bf18      	it	ne
 8000e08:	4240      	negne	r0, r0
 8000e0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000e0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000e12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000e16:	bf18      	it	ne
 8000e18:	4249      	negne	r1, r1
 8000e1a:	ea92 0f03 	teq	r2, r3
 8000e1e:	d03f      	beq.n	8000ea0 <__addsf3+0xd8>
 8000e20:	f1a2 0201 	sub.w	r2, r2, #1
 8000e24:	fa41 fc03 	asr.w	ip, r1, r3
 8000e28:	eb10 000c 	adds.w	r0, r0, ip
 8000e2c:	f1c3 0320 	rsb	r3, r3, #32
 8000e30:	fa01 f103 	lsl.w	r1, r1, r3
 8000e34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000e38:	d502      	bpl.n	8000e40 <__addsf3+0x78>
 8000e3a:	4249      	negs	r1, r1
 8000e3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000e40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000e44:	d313      	bcc.n	8000e6e <__addsf3+0xa6>
 8000e46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000e4a:	d306      	bcc.n	8000e5a <__addsf3+0x92>
 8000e4c:	0840      	lsrs	r0, r0, #1
 8000e4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000e52:	f102 0201 	add.w	r2, r2, #1
 8000e56:	2afe      	cmp	r2, #254	; 0xfe
 8000e58:	d251      	bcs.n	8000efe <__addsf3+0x136>
 8000e5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000e5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e62:	bf08      	it	eq
 8000e64:	f020 0001 	biceq.w	r0, r0, #1
 8000e68:	ea40 0003 	orr.w	r0, r0, r3
 8000e6c:	4770      	bx	lr
 8000e6e:	0049      	lsls	r1, r1, #1
 8000e70:	eb40 0000 	adc.w	r0, r0, r0
 8000e74:	3a01      	subs	r2, #1
 8000e76:	bf28      	it	cs
 8000e78:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000e7c:	d2ed      	bcs.n	8000e5a <__addsf3+0x92>
 8000e7e:	fab0 fc80 	clz	ip, r0
 8000e82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000e86:	ebb2 020c 	subs.w	r2, r2, ip
 8000e8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000e8e:	bfaa      	itet	ge
 8000e90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000e94:	4252      	neglt	r2, r2
 8000e96:	4318      	orrge	r0, r3
 8000e98:	bfbc      	itt	lt
 8000e9a:	40d0      	lsrlt	r0, r2
 8000e9c:	4318      	orrlt	r0, r3
 8000e9e:	4770      	bx	lr
 8000ea0:	f092 0f00 	teq	r2, #0
 8000ea4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ea8:	bf06      	itte	eq
 8000eaa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000eae:	3201      	addeq	r2, #1
 8000eb0:	3b01      	subne	r3, #1
 8000eb2:	e7b5      	b.n	8000e20 <__addsf3+0x58>
 8000eb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000eb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ebc:	bf18      	it	ne
 8000ebe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ec2:	d021      	beq.n	8000f08 <__addsf3+0x140>
 8000ec4:	ea92 0f03 	teq	r2, r3
 8000ec8:	d004      	beq.n	8000ed4 <__addsf3+0x10c>
 8000eca:	f092 0f00 	teq	r2, #0
 8000ece:	bf08      	it	eq
 8000ed0:	4608      	moveq	r0, r1
 8000ed2:	4770      	bx	lr
 8000ed4:	ea90 0f01 	teq	r0, r1
 8000ed8:	bf1c      	itt	ne
 8000eda:	2000      	movne	r0, #0
 8000edc:	4770      	bxne	lr
 8000ede:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ee2:	d104      	bne.n	8000eee <__addsf3+0x126>
 8000ee4:	0040      	lsls	r0, r0, #1
 8000ee6:	bf28      	it	cs
 8000ee8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	4770      	bx	lr
 8000eee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ef2:	bf3c      	itt	cc
 8000ef4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ef8:	4770      	bxcc	lr
 8000efa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000efe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000f02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f06:	4770      	bx	lr
 8000f08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000f0c:	bf16      	itet	ne
 8000f0e:	4608      	movne	r0, r1
 8000f10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000f14:	4601      	movne	r1, r0
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	bf06      	itte	eq
 8000f1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000f1e:	ea90 0f01 	teqeq	r0, r1
 8000f22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000f26:	4770      	bx	lr

08000f28 <__aeabi_ui2f>:
 8000f28:	f04f 0300 	mov.w	r3, #0
 8000f2c:	e004      	b.n	8000f38 <__aeabi_i2f+0x8>
 8000f2e:	bf00      	nop

08000f30 <__aeabi_i2f>:
 8000f30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000f34:	bf48      	it	mi
 8000f36:	4240      	negmi	r0, r0
 8000f38:	ea5f 0c00 	movs.w	ip, r0
 8000f3c:	bf08      	it	eq
 8000f3e:	4770      	bxeq	lr
 8000f40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000f44:	4601      	mov	r1, r0
 8000f46:	f04f 0000 	mov.w	r0, #0
 8000f4a:	e01c      	b.n	8000f86 <__aeabi_l2f+0x2a>

08000f4c <__aeabi_ul2f>:
 8000f4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000f50:	bf08      	it	eq
 8000f52:	4770      	bxeq	lr
 8000f54:	f04f 0300 	mov.w	r3, #0
 8000f58:	e00a      	b.n	8000f70 <__aeabi_l2f+0x14>
 8000f5a:	bf00      	nop

08000f5c <__aeabi_l2f>:
 8000f5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000f60:	bf08      	it	eq
 8000f62:	4770      	bxeq	lr
 8000f64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000f68:	d502      	bpl.n	8000f70 <__aeabi_l2f+0x14>
 8000f6a:	4240      	negs	r0, r0
 8000f6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f70:	ea5f 0c01 	movs.w	ip, r1
 8000f74:	bf02      	ittt	eq
 8000f76:	4684      	moveq	ip, r0
 8000f78:	4601      	moveq	r1, r0
 8000f7a:	2000      	moveq	r0, #0
 8000f7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000f80:	bf08      	it	eq
 8000f82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000f86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000f8a:	fabc f28c 	clz	r2, ip
 8000f8e:	3a08      	subs	r2, #8
 8000f90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000f94:	db10      	blt.n	8000fb8 <__aeabi_l2f+0x5c>
 8000f96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000f9a:	4463      	add	r3, ip
 8000f9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000fa0:	f1c2 0220 	rsb	r2, r2, #32
 8000fa4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000fa8:	fa20 f202 	lsr.w	r2, r0, r2
 8000fac:	eb43 0002 	adc.w	r0, r3, r2
 8000fb0:	bf08      	it	eq
 8000fb2:	f020 0001 	biceq.w	r0, r0, #1
 8000fb6:	4770      	bx	lr
 8000fb8:	f102 0220 	add.w	r2, r2, #32
 8000fbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000fc0:	f1c2 0220 	rsb	r2, r2, #32
 8000fc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000fc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000fcc:	eb43 0002 	adc.w	r0, r3, r2
 8000fd0:	bf08      	it	eq
 8000fd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000fd6:	4770      	bx	lr

08000fd8 <__gesf2>:
 8000fd8:	f04f 3cff 	mov.w	ip, #4294967295
 8000fdc:	e006      	b.n	8000fec <__cmpsf2+0x4>
 8000fde:	bf00      	nop

08000fe0 <__lesf2>:
 8000fe0:	f04f 0c01 	mov.w	ip, #1
 8000fe4:	e002      	b.n	8000fec <__cmpsf2+0x4>
 8000fe6:	bf00      	nop

08000fe8 <__cmpsf2>:
 8000fe8:	f04f 0c01 	mov.w	ip, #1
 8000fec:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ff8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ffc:	bf18      	it	ne
 8000ffe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001002:	d011      	beq.n	8001028 <__cmpsf2+0x40>
 8001004:	b001      	add	sp, #4
 8001006:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100a:	bf18      	it	ne
 800100c:	ea90 0f01 	teqne	r0, r1
 8001010:	bf58      	it	pl
 8001012:	ebb2 0003 	subspl.w	r0, r2, r3
 8001016:	bf88      	it	hi
 8001018:	17c8      	asrhi	r0, r1, #31
 800101a:	bf38      	it	cc
 800101c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001020:	bf18      	it	ne
 8001022:	f040 0001 	orrne.w	r0, r0, #1
 8001026:	4770      	bx	lr
 8001028:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800102c:	d102      	bne.n	8001034 <__cmpsf2+0x4c>
 800102e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001032:	d105      	bne.n	8001040 <__cmpsf2+0x58>
 8001034:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001038:	d1e4      	bne.n	8001004 <__cmpsf2+0x1c>
 800103a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800103e:	d0e1      	beq.n	8001004 <__cmpsf2+0x1c>
 8001040:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001044:	4770      	bx	lr
 8001046:	bf00      	nop

08001048 <__aeabi_cfrcmple>:
 8001048:	4684      	mov	ip, r0
 800104a:	4608      	mov	r0, r1
 800104c:	4661      	mov	r1, ip
 800104e:	e7ff      	b.n	8001050 <__aeabi_cfcmpeq>

08001050 <__aeabi_cfcmpeq>:
 8001050:	b50f      	push	{r0, r1, r2, r3, lr}
 8001052:	f7ff ffc9 	bl	8000fe8 <__cmpsf2>
 8001056:	2800      	cmp	r0, #0
 8001058:	bf48      	it	mi
 800105a:	f110 0f00 	cmnmi.w	r0, #0
 800105e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001060 <__aeabi_fcmpeq>:
 8001060:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001064:	f7ff fff4 	bl	8001050 <__aeabi_cfcmpeq>
 8001068:	bf0c      	ite	eq
 800106a:	2001      	moveq	r0, #1
 800106c:	2000      	movne	r0, #0
 800106e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001072:	bf00      	nop

08001074 <__aeabi_fcmplt>:
 8001074:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001078:	f7ff ffea 	bl	8001050 <__aeabi_cfcmpeq>
 800107c:	bf34      	ite	cc
 800107e:	2001      	movcc	r0, #1
 8001080:	2000      	movcs	r0, #0
 8001082:	f85d fb08 	ldr.w	pc, [sp], #8
 8001086:	bf00      	nop

08001088 <__aeabi_fcmple>:
 8001088:	f84d ed08 	str.w	lr, [sp, #-8]!
 800108c:	f7ff ffe0 	bl	8001050 <__aeabi_cfcmpeq>
 8001090:	bf94      	ite	ls
 8001092:	2001      	movls	r0, #1
 8001094:	2000      	movhi	r0, #0
 8001096:	f85d fb08 	ldr.w	pc, [sp], #8
 800109a:	bf00      	nop

0800109c <__aeabi_fcmpge>:
 800109c:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a0:	f7ff ffd2 	bl	8001048 <__aeabi_cfrcmple>
 80010a4:	bf94      	ite	ls
 80010a6:	2001      	movls	r0, #1
 80010a8:	2000      	movhi	r0, #0
 80010aa:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ae:	bf00      	nop

080010b0 <__aeabi_fcmpgt>:
 80010b0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b4:	f7ff ffc8 	bl	8001048 <__aeabi_cfrcmple>
 80010b8:	bf34      	ite	cc
 80010ba:	2001      	movcc	r0, #1
 80010bc:	2000      	movcs	r0, #0
 80010be:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c2:	bf00      	nop

080010c4 <__aeabi_f2iz>:
 80010c4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010c8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010cc:	d30f      	bcc.n	80010ee <__aeabi_f2iz+0x2a>
 80010ce:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010d2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010d6:	d90d      	bls.n	80010f4 <__aeabi_f2iz+0x30>
 80010d8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010dc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010e0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010e4:	fa23 f002 	lsr.w	r0, r3, r2
 80010e8:	bf18      	it	ne
 80010ea:	4240      	negne	r0, r0
 80010ec:	4770      	bx	lr
 80010ee:	f04f 0000 	mov.w	r0, #0
 80010f2:	4770      	bx	lr
 80010f4:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f8:	d101      	bne.n	80010fe <__aeabi_f2iz+0x3a>
 80010fa:	0242      	lsls	r2, r0, #9
 80010fc:	d105      	bne.n	800110a <__aeabi_f2iz+0x46>
 80010fe:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001102:	bf08      	it	eq
 8001104:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001108:	4770      	bx	lr
 800110a:	f04f 0000 	mov.w	r0, #0
 800110e:	4770      	bx	lr

08001110 <__aeabi_d2lz>:
 8001110:	b538      	push	{r3, r4, r5, lr}
 8001112:	4605      	mov	r5, r0
 8001114:	460c      	mov	r4, r1
 8001116:	2200      	movs	r2, #0
 8001118:	2300      	movs	r3, #0
 800111a:	4628      	mov	r0, r5
 800111c:	4621      	mov	r1, r4
 800111e:	f7ff fd77 	bl	8000c10 <__aeabi_dcmplt>
 8001122:	b928      	cbnz	r0, 8001130 <__aeabi_d2lz+0x20>
 8001124:	4628      	mov	r0, r5
 8001126:	4621      	mov	r1, r4
 8001128:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800112c:	f000 b80a 	b.w	8001144 <__aeabi_d2ulz>
 8001130:	4628      	mov	r0, r5
 8001132:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8001136:	f000 f805 	bl	8001144 <__aeabi_d2ulz>
 800113a:	4240      	negs	r0, r0
 800113c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001140:	bd38      	pop	{r3, r4, r5, pc}
 8001142:	bf00      	nop

08001144 <__aeabi_d2ulz>:
 8001144:	b5d0      	push	{r4, r6, r7, lr}
 8001146:	2200      	movs	r2, #0
 8001148:	4b0b      	ldr	r3, [pc, #44]	; (8001178 <__aeabi_d2ulz+0x34>)
 800114a:	4606      	mov	r6, r0
 800114c:	460f      	mov	r7, r1
 800114e:	f7ff faed 	bl	800072c <__aeabi_dmul>
 8001152:	f7ff fdc3 	bl	8000cdc <__aeabi_d2uiz>
 8001156:	4604      	mov	r4, r0
 8001158:	f7ff fa6e 	bl	8000638 <__aeabi_ui2d>
 800115c:	2200      	movs	r2, #0
 800115e:	4b07      	ldr	r3, [pc, #28]	; (800117c <__aeabi_d2ulz+0x38>)
 8001160:	f7ff fae4 	bl	800072c <__aeabi_dmul>
 8001164:	4602      	mov	r2, r0
 8001166:	460b      	mov	r3, r1
 8001168:	4630      	mov	r0, r6
 800116a:	4639      	mov	r1, r7
 800116c:	f7ff f926 	bl	80003bc <__aeabi_dsub>
 8001170:	f7ff fdb4 	bl	8000cdc <__aeabi_d2uiz>
 8001174:	4621      	mov	r1, r4
 8001176:	bdd0      	pop	{r4, r6, r7, pc}
 8001178:	3df00000 	.word	0x3df00000
 800117c:	41f00000 	.word	0x41f00000

08001180 <InitMCC>:
extern int speedD;
extern int speedG;


void InitMCC()
{
 8001180:	b580      	push	{r7, lr}
 8001182:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001184:	2100      	movs	r1, #0
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <InitMCC+0x2c>)
 8001188:	f006 fbe6 	bl	8007958 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 800118c:	2104      	movs	r1, #4
 800118e:	4807      	ldr	r0, [pc, #28]	; (80011ac <InitMCC+0x2c>)
 8001190:	f006 fbe2 	bl	8007958 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001194:	2108      	movs	r1, #8
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <InitMCC+0x2c>)
 8001198:	f006 fbde 	bl	8007958 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 800119c:	210c      	movs	r1, #12
 800119e:	4803      	ldr	r0, [pc, #12]	; (80011ac <InitMCC+0x2c>)
 80011a0:	f006 fbda 	bl	8007958 <HAL_TIM_PWM_Start>
	Stop();
 80011a4:	f000 f888 	bl	80012b8 <Stop>
}
 80011a8:	bf00      	nop
 80011aa:	bd80      	pop	{r7, pc}
 80011ac:	200009f8 	.word	0x200009f8

080011b0 <Avancer>:

void Avancer(int vitesse)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
	if(vitesse > MAX_ARR || vitesse < 0) Error_Handler();
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2bc8      	cmp	r3, #200	; 0xc8
 80011bc:	dc02      	bgt.n	80011c4 <Avancer+0x14>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	da01      	bge.n	80011c8 <Avancer+0x18>
 80011c4:	f002 f886 	bl	80032d4 <Error_Handler>
	TIM1->CCR1=vitesse;
 80011c8:	4a07      	ldr	r2, [pc, #28]	; (80011e8 <Avancer+0x38>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6353      	str	r3, [r2, #52]	; 0x34
	TIM1->CCR2=0;
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <Avancer+0x38>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3=vitesse;
 80011d4:	4a04      	ldr	r2, [pc, #16]	; (80011e8 <Avancer+0x38>)
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	63d3      	str	r3, [r2, #60]	; 0x3c
	TIM1->CCR4=0;
 80011da:	4b03      	ldr	r3, [pc, #12]	; (80011e8 <Avancer+0x38>)
 80011dc:	2200      	movs	r2, #0
 80011de:	641a      	str	r2, [r3, #64]	; 0x40

}
 80011e0:	bf00      	nop
 80011e2:	3708      	adds	r7, #8
 80011e4:	46bd      	mov	sp, r7
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40012c00 	.word	0x40012c00

080011ec <AvancerPI>:

void AvancerPI(int moteur, int vitesse)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	6039      	str	r1, [r7, #0]
	if(vitesse > MAX_ARR || vitesse < 0) Error_Handler();
 80011f6:	683b      	ldr	r3, [r7, #0]
 80011f8:	2bc8      	cmp	r3, #200	; 0xc8
 80011fa:	dc02      	bgt.n	8001202 <AvancerPI+0x16>
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	da01      	bge.n	8001206 <AvancerPI+0x1a>
 8001202:	f002 f867 	bl	80032d4 <Error_Handler>
	if (moteur)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d006      	beq.n	800121a <AvancerPI+0x2e>
	{
		TIM1->CCR1=0;
 800120c:	4b08      	ldr	r3, [pc, #32]	; (8001230 <AvancerPI+0x44>)
 800120e:	2200      	movs	r2, #0
 8001210:	635a      	str	r2, [r3, #52]	; 0x34
		TIM1->CCR2=vitesse;
 8001212:	4a07      	ldr	r2, [pc, #28]	; (8001230 <AvancerPI+0x44>)
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	6393      	str	r3, [r2, #56]	; 0x38
	else
	{
		TIM1->CCR3=0;
		TIM1->CCR4=vitesse;
	}
}
 8001218:	e005      	b.n	8001226 <AvancerPI+0x3a>
		TIM1->CCR3=0;
 800121a:	4b05      	ldr	r3, [pc, #20]	; (8001230 <AvancerPI+0x44>)
 800121c:	2200      	movs	r2, #0
 800121e:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4=vitesse;
 8001220:	4a03      	ldr	r2, [pc, #12]	; (8001230 <AvancerPI+0x44>)
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001226:	bf00      	nop
 8001228:	3708      	adds	r7, #8
 800122a:	46bd      	mov	sp, r7
 800122c:	bd80      	pop	{r7, pc}
 800122e:	bf00      	nop
 8001230:	40012c00 	.word	0x40012c00

08001234 <Reculer>:

void Reculer(int vitesse)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b082      	sub	sp, #8
 8001238:	af00      	add	r7, sp, #0
 800123a:	6078      	str	r0, [r7, #4]
	if(vitesse > MAX_ARR || vitesse < 0) Error_Handler();
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	2bc8      	cmp	r3, #200	; 0xc8
 8001240:	dc02      	bgt.n	8001248 <Reculer+0x14>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b00      	cmp	r3, #0
 8001246:	da01      	bge.n	800124c <Reculer+0x18>
 8001248:	f002 f844 	bl	80032d4 <Error_Handler>
	TIM1->CCR1=0;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <Reculer+0x38>)
 800124e:	2200      	movs	r2, #0
 8001250:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=vitesse;
 8001252:	4a06      	ldr	r2, [pc, #24]	; (800126c <Reculer+0x38>)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6393      	str	r3, [r2, #56]	; 0x38
	TIM1->CCR3=0;
 8001258:	4b04      	ldr	r3, [pc, #16]	; (800126c <Reculer+0x38>)
 800125a:	2200      	movs	r2, #0
 800125c:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4=vitesse;
 800125e:	4a03      	ldr	r2, [pc, #12]	; (800126c <Reculer+0x38>)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	6413      	str	r3, [r2, #64]	; 0x40
}
 8001264:	bf00      	nop
 8001266:	3708      	adds	r7, #8
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40012c00 	.word	0x40012c00

08001270 <ReculerPI>:

void ReculerPI(int moteur, int vitesse)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
 8001278:	6039      	str	r1, [r7, #0]
	if(vitesse > MAX_ARR || vitesse < 0) Error_Handler();
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	2bc8      	cmp	r3, #200	; 0xc8
 800127e:	dc02      	bgt.n	8001286 <ReculerPI+0x16>
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	2b00      	cmp	r3, #0
 8001284:	da01      	bge.n	800128a <ReculerPI+0x1a>
 8001286:	f002 f825 	bl	80032d4 <Error_Handler>
	if (moteur)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	2b00      	cmp	r3, #0
 800128e:	d006      	beq.n	800129e <ReculerPI+0x2e>
	{
		TIM1->CCR1=vitesse;
 8001290:	4a08      	ldr	r2, [pc, #32]	; (80012b4 <ReculerPI+0x44>)
 8001292:	683b      	ldr	r3, [r7, #0]
 8001294:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2=0;
 8001296:	4b07      	ldr	r3, [pc, #28]	; (80012b4 <ReculerPI+0x44>)
 8001298:	2200      	movs	r2, #0
 800129a:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		TIM1->CCR3=vitesse;
		TIM1->CCR4=0;
	}
}
 800129c:	e005      	b.n	80012aa <ReculerPI+0x3a>
		TIM1->CCR3=vitesse;
 800129e:	4a05      	ldr	r2, [pc, #20]	; (80012b4 <ReculerPI+0x44>)
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	63d3      	str	r3, [r2, #60]	; 0x3c
		TIM1->CCR4=0;
 80012a4:	4b03      	ldr	r3, [pc, #12]	; (80012b4 <ReculerPI+0x44>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	641a      	str	r2, [r3, #64]	; 0x40
}
 80012aa:	bf00      	nop
 80012ac:	3708      	adds	r7, #8
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	40012c00 	.word	0x40012c00

080012b8 <Stop>:

void Stop(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
	TIM1->CCR1=MAX_ARR;
 80012bc:	4b07      	ldr	r3, [pc, #28]	; (80012dc <Stop+0x24>)
 80012be:	22c8      	movs	r2, #200	; 0xc8
 80012c0:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1->CCR2=MAX_ARR;
 80012c2:	4b06      	ldr	r3, [pc, #24]	; (80012dc <Stop+0x24>)
 80012c4:	22c8      	movs	r2, #200	; 0xc8
 80012c6:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1->CCR3=MAX_ARR;
 80012c8:	4b04      	ldr	r3, [pc, #16]	; (80012dc <Stop+0x24>)
 80012ca:	22c8      	movs	r2, #200	; 0xc8
 80012cc:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM1->CCR4=MAX_ARR;
 80012ce:	4b03      	ldr	r3, [pc, #12]	; (80012dc <Stop+0x24>)
 80012d0:	22c8      	movs	r2, #200	; 0xc8
 80012d2:	641a      	str	r2, [r3, #64]	; 0x40
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bc80      	pop	{r7}
 80012da:	4770      	bx	lr
 80012dc:	40012c00 	.word	0x40012c00

080012e0 <Tourner>:

//sens = 1 tourner a droite
//sens = 0 tourner a gauche
void Tourner(int sens, int vitesse)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
 80012e8:	6039      	str	r1, [r7, #0]
	if(vitesse > MAX_ARR || vitesse < 0) Error_Handler();
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	2bc8      	cmp	r3, #200	; 0xc8
 80012ee:	dc02      	bgt.n	80012f6 <Tourner+0x16>
 80012f0:	683b      	ldr	r3, [r7, #0]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da01      	bge.n	80012fa <Tourner+0x1a>
 80012f6:	f001 ffed 	bl	80032d4 <Error_Handler>
	if(sens)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d00c      	beq.n	800131a <Tourner+0x3a>
	{
		TIM1->CCR1=vitesse;
 8001300:	4a11      	ldr	r2, [pc, #68]	; (8001348 <Tourner+0x68>)
 8001302:	683b      	ldr	r3, [r7, #0]
 8001304:	6353      	str	r3, [r2, #52]	; 0x34
		TIM1->CCR2=0;
 8001306:	4b10      	ldr	r3, [pc, #64]	; (8001348 <Tourner+0x68>)
 8001308:	2200      	movs	r2, #0
 800130a:	639a      	str	r2, [r3, #56]	; 0x38
		TIM1->CCR3=0;
 800130c:	4b0e      	ldr	r3, [pc, #56]	; (8001348 <Tourner+0x68>)
 800130e:	2200      	movs	r2, #0
 8001310:	63da      	str	r2, [r3, #60]	; 0x3c
		TIM1->CCR4=vitesse;
 8001312:	4a0d      	ldr	r2, [pc, #52]	; (8001348 <Tourner+0x68>)
 8001314:	683b      	ldr	r3, [r7, #0]
 8001316:	6413      	str	r3, [r2, #64]	; 0x40
			TIM1->CCR3=vitesse;
			TIM1->CCR4=0;
	}
	else Error_Handler();

}
 8001318:	e011      	b.n	800133e <Tourner+0x5e>
	else if(!sens)
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d10c      	bne.n	800133a <Tourner+0x5a>
		    TIM1->CCR1=0;
 8001320:	4b09      	ldr	r3, [pc, #36]	; (8001348 <Tourner+0x68>)
 8001322:	2200      	movs	r2, #0
 8001324:	635a      	str	r2, [r3, #52]	; 0x34
			TIM1->CCR2=vitesse;
 8001326:	4a08      	ldr	r2, [pc, #32]	; (8001348 <Tourner+0x68>)
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	6393      	str	r3, [r2, #56]	; 0x38
			TIM1->CCR3=vitesse;
 800132c:	4a06      	ldr	r2, [pc, #24]	; (8001348 <Tourner+0x68>)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	63d3      	str	r3, [r2, #60]	; 0x3c
			TIM1->CCR4=0;
 8001332:	4b05      	ldr	r3, [pc, #20]	; (8001348 <Tourner+0x68>)
 8001334:	2200      	movs	r2, #0
 8001336:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001338:	e001      	b.n	800133e <Tourner+0x5e>
	else Error_Handler();
 800133a:	f001 ffcb 	bl	80032d4 <Error_Handler>
}
 800133e:	bf00      	nop
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	40012c00 	.word	0x40012c00

0800134c <ReadEncodeur>:

void ReadEncodeur()
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
	tickD = Mid_Period_TIM2 - (TIM2->CNT);
 8001350:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001356:	f5c3 43ff 	rsb	r3, r3, #32640	; 0x7f80
 800135a:	337f      	adds	r3, #127	; 0x7f
 800135c:	461a      	mov	r2, r3
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <ReadEncodeur+0x40>)
 8001360:	601a      	str	r2, [r3, #0]
	TIM2->CNT = Mid_Period_TIM2;
 8001362:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001366:	f647 72ff 	movw	r2, #32767	; 0x7fff
 800136a:	625a      	str	r2, [r3, #36]	; 0x24
	tickG = (TIM5->CNT) - Mid_Period_TIM5;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <ReadEncodeur+0x44>)
 800136e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001370:	f5a3 43ff 	sub.w	r3, r3, #32640	; 0x7f80
 8001374:	3b7f      	subs	r3, #127	; 0x7f
 8001376:	461a      	mov	r2, r3
 8001378:	4b06      	ldr	r3, [pc, #24]	; (8001394 <ReadEncodeur+0x48>)
 800137a:	601a      	str	r2, [r3, #0]
	TIM5->CNT = Mid_Period_TIM5;
 800137c:	4b04      	ldr	r3, [pc, #16]	; (8001390 <ReadEncodeur+0x44>)
 800137e:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8001382:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001384:	bf00      	nop
 8001386:	46bd      	mov	sp, r7
 8001388:	bc80      	pop	{r7}
 800138a:	4770      	bx	lr
 800138c:	20000904 	.word	0x20000904
 8001390:	40000c00 	.word	0x40000c00
 8001394:	2000090c 	.word	0x2000090c

08001398 <PIController_Init>:
 * @param struct pi
 *
 * @return None
 */
void PIController_Init(PIController *pi)
{
 8001398:	b480      	push	{r7}
 800139a:	b083      	sub	sp, #12
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]

	pi->integrator = 0.0;
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	f04f 0200 	mov.w	r2, #0
 80013a6:	61da      	str	r2, [r3, #28]
	pi->prevError  = 0.0;
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	f04f 0200 	mov.w	r2, #0
 80013ae:	621a      	str	r2, [r3, #32]

	pi->out = 0.0;
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f04f 0200 	mov.w	r2, #0
 80013b6:	625a      	str	r2, [r3, #36]	; 0x24

	pi->Kp = 1.0;
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80013be:	601a      	str	r2, [r3, #0]
	pi->Ki = 0.5;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80013c6:	605a      	str	r2, [r3, #4]

	pi->limMin_output = 0;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f04f 0200 	mov.w	r2, #0
 80013ce:	609a      	str	r2, [r3, #8]
	pi->limMax_output = MAX_ARR;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	4a0e      	ldr	r2, [pc, #56]	; (800140c <PIController_Init+0x74>)
 80013d4:	60da      	str	r2, [r3, #12]

		/* Integrator limits */
	pi->limMin_integrator = 0;
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f04f 0200 	mov.w	r2, #0
 80013dc:	611a      	str	r2, [r3, #16]
	pi->limMax_integrator = MAX_ARR;
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	4a0a      	ldr	r2, [pc, #40]	; (800140c <PIController_Init+0x74>)
 80013e2:	615a      	str	r2, [r3, #20]

		/* Sample time (in seconds) */
	pi->T = 0.1; // 10Hz frequence Tim1
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	4a0a      	ldr	r2, [pc, #40]	; (8001410 <PIController_Init+0x78>)
 80013e8:	619a      	str	r2, [r3, #24]

		/* Controller "memory" */
	pi->integrator = 0.0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f04f 0200 	mov.w	r2, #0
 80013f0:	61da      	str	r2, [r3, #28]
	pi->prevError = 0.0;		/* Required for integrator */
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f04f 0200 	mov.w	r2, #0
 80013f8:	621a      	str	r2, [r3, #32]

		/* Controller output */
	pi->out = 0.0;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f04f 0200 	mov.w	r2, #0
 8001400:	625a      	str	r2, [r3, #36]	; 0x24

}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr
 800140c:	43480000 	.word	0x43480000
 8001410:	3dcccccd 	.word	0x3dcccccd

08001414 <PIController_Update>:
 * @param measurement
 *
 * @return None
 */
float PIController_Update(PIController *pi, float consigne, float measurement)
{
 8001414:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001418:	b086      	sub	sp, #24
 800141a:	af00      	add	r7, sp, #0
 800141c:	60f8      	str	r0, [r7, #12]
 800141e:	60b9      	str	r1, [r7, #8]
 8001420:	607a      	str	r2, [r7, #4]

    float error = consigne - measurement;
 8001422:	6879      	ldr	r1, [r7, #4]
 8001424:	68b8      	ldr	r0, [r7, #8]
 8001426:	f7ff fccd 	bl	8000dc4 <__aeabi_fsub>
 800142a:	4603      	mov	r3, r0
 800142c:	617b      	str	r3, [r7, #20]

    float proportional = pi->Kp * error;	//Proportional
 800142e:	68fb      	ldr	r3, [r7, #12]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4619      	mov	r1, r3
 8001434:	6978      	ldr	r0, [r7, #20]
 8001436:	f7fe ff09 	bl	800024c <__aeabi_fmul>
 800143a:	4603      	mov	r3, r0
 800143c:	613b      	str	r3, [r7, #16]

    pi->integrator = pi->integrator + 0.5 * pi->Ki * pi->T * (error + pi->prevError);	//Integrator
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	69db      	ldr	r3, [r3, #28]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff f91a 	bl	800067c <__aeabi_f2d>
 8001448:	4604      	mov	r4, r0
 800144a:	460d      	mov	r5, r1
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff f913 	bl	800067c <__aeabi_f2d>
 8001456:	f04f 0200 	mov.w	r2, #0
 800145a:	4b43      	ldr	r3, [pc, #268]	; (8001568 <PIController_Update+0x154>)
 800145c:	f7ff f966 	bl	800072c <__aeabi_dmul>
 8001460:	4602      	mov	r2, r0
 8001462:	460b      	mov	r3, r1
 8001464:	4690      	mov	r8, r2
 8001466:	4699      	mov	r9, r3
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	699b      	ldr	r3, [r3, #24]
 800146c:	4618      	mov	r0, r3
 800146e:	f7ff f905 	bl	800067c <__aeabi_f2d>
 8001472:	4602      	mov	r2, r0
 8001474:	460b      	mov	r3, r1
 8001476:	4640      	mov	r0, r8
 8001478:	4649      	mov	r1, r9
 800147a:	f7ff f957 	bl	800072c <__aeabi_dmul>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	4690      	mov	r8, r2
 8001484:	4699      	mov	r9, r3
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	6a1b      	ldr	r3, [r3, #32]
 800148a:	6979      	ldr	r1, [r7, #20]
 800148c:	4618      	mov	r0, r3
 800148e:	f7ff fc9b 	bl	8000dc8 <__addsf3>
 8001492:	4603      	mov	r3, r0
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f8f1 	bl	800067c <__aeabi_f2d>
 800149a:	4602      	mov	r2, r0
 800149c:	460b      	mov	r3, r1
 800149e:	4640      	mov	r0, r8
 80014a0:	4649      	mov	r1, r9
 80014a2:	f7ff f943 	bl	800072c <__aeabi_dmul>
 80014a6:	4602      	mov	r2, r0
 80014a8:	460b      	mov	r3, r1
 80014aa:	4620      	mov	r0, r4
 80014ac:	4629      	mov	r1, r5
 80014ae:	f7fe ff87 	bl	80003c0 <__adddf3>
 80014b2:	4602      	mov	r2, r0
 80014b4:	460b      	mov	r3, r1
 80014b6:	4610      	mov	r0, r2
 80014b8:	4619      	mov	r1, r3
 80014ba:	f7ff fc2f 	bl	8000d1c <__aeabi_d2f>
 80014be:	4602      	mov	r2, r0
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	61da      	str	r2, [r3, #28]

    if (pi->integrator > pi->limMax_integrator) pi->integrator = pi->limMax_integrator; //anti-wind-up par ecretage
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	69da      	ldr	r2, [r3, #28]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	695b      	ldr	r3, [r3, #20]
 80014cc:	4619      	mov	r1, r3
 80014ce:	4610      	mov	r0, r2
 80014d0:	f7ff fdee 	bl	80010b0 <__aeabi_fcmpgt>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d004      	beq.n	80014e4 <PIController_Update+0xd0>
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	695a      	ldr	r2, [r3, #20]
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	61da      	str	r2, [r3, #28]
 80014e2:	e00e      	b.n	8001502 <PIController_Update+0xee>
    else if (pi->integrator < pi->limMin_integrator) pi->integrator = pi->limMin_integrator;
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	69da      	ldr	r2, [r3, #28]
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	691b      	ldr	r3, [r3, #16]
 80014ec:	4619      	mov	r1, r3
 80014ee:	4610      	mov	r0, r2
 80014f0:	f7ff fdc0 	bl	8001074 <__aeabi_fcmplt>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <PIController_Update+0xee>
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	691a      	ldr	r2, [r3, #16]
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	61da      	str	r2, [r3, #28]


    pi->out = proportional + pi->integrator;	//Output
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	69db      	ldr	r3, [r3, #28]
 8001506:	6939      	ldr	r1, [r7, #16]
 8001508:	4618      	mov	r0, r3
 800150a:	f7ff fc5d 	bl	8000dc8 <__addsf3>
 800150e:	4603      	mov	r3, r0
 8001510:	461a      	mov	r2, r3
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	625a      	str	r2, [r3, #36]	; 0x24

    if (pi->out > pi->limMax_output) pi->out = pi->limMax_output;
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	68db      	ldr	r3, [r3, #12]
 800151e:	4619      	mov	r1, r3
 8001520:	4610      	mov	r0, r2
 8001522:	f7ff fdc5 	bl	80010b0 <__aeabi_fcmpgt>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <PIController_Update+0x122>
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	68da      	ldr	r2, [r3, #12]
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	625a      	str	r2, [r3, #36]	; 0x24
 8001534:	e00e      	b.n	8001554 <PIController_Update+0x140>
    else if (pi->out < pi->limMin_output) pi->out = pi->limMin_output;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	689b      	ldr	r3, [r3, #8]
 800153e:	4619      	mov	r1, r3
 8001540:	4610      	mov	r0, r2
 8001542:	f7ff fd97 	bl	8001074 <__aeabi_fcmplt>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d003      	beq.n	8001554 <PIController_Update+0x140>
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	689a      	ldr	r2, [r3, #8]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	625a      	str	r2, [r3, #36]	; 0x24

    pi->prevError       = error;
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	697a      	ldr	r2, [r7, #20]
 8001558:	621a      	str	r2, [r3, #32]

    return pi->out;
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	6a5b      	ldr	r3, [r3, #36]	; 0x24

}
 800155e:	4618      	mov	r0, r3
 8001560:	3718      	adds	r7, #24
 8001562:	46bd      	mov	sp, r7
 8001564:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001568:	3fe00000 	.word	0x3fe00000

0800156c <raspGetChar>:
extern uint8_t uartTxBufferRasp[UART_TX_BUFFER_SIZE];
extern uint8_t stringSizeRasp;


uint8_t raspGetChar(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b084      	sub	sp, #16
 8001570:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 8001572:	2300      	movs	r3, #0
 8001574:	71fb      	strb	r3, [r7, #7]
	char* token;

	HAL_UART_Transmit(&huart1, uartRxBufferRasp, NB_CARACT, HAL_MAX_DELAY); //ecrit à l'ordi
 8001576:	f04f 33ff 	mov.w	r3, #4294967295
 800157a:	2210      	movs	r2, #16
 800157c:	491e      	ldr	r1, [pc, #120]	; (80015f8 <raspGetChar+0x8c>)
 800157e:	481f      	ldr	r0, [pc, #124]	; (80015fc <raspGetChar+0x90>)
 8001580:	f007 fb7e 	bl	8008c80 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, newlineRasp, sizeof(newlineRasp), HAL_MAX_DELAY);
 8001584:	f04f 33ff 	mov.w	r3, #4294967295
 8001588:	2203      	movs	r2, #3
 800158a:	491d      	ldr	r1, [pc, #116]	; (8001600 <raspGetChar+0x94>)
 800158c:	481b      	ldr	r0, [pc, #108]	; (80015fc <raspGetChar+0x90>)
 800158e:	f007 fb77 	bl	8008c80 <HAL_UART_Transmit>


	argcRasp = 0;
 8001592:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <raspGetChar+0x98>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]

	for(int i = 0; i < NB_CARACT; i++)
 8001598:	2300      	movs	r3, #0
 800159a:	60bb      	str	r3, [r7, #8]
 800159c:	e00b      	b.n	80015b6 <raspGetChar+0x4a>
	{
		cmdBufferRasp[i] = uartRxBufferRasp[i];
 800159e:	4a16      	ldr	r2, [pc, #88]	; (80015f8 <raspGetChar+0x8c>)
 80015a0:	68bb      	ldr	r3, [r7, #8]
 80015a2:	4413      	add	r3, r2
 80015a4:	7819      	ldrb	r1, [r3, #0]
 80015a6:	4a18      	ldr	r2, [pc, #96]	; (8001608 <raspGetChar+0x9c>)
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	4413      	add	r3, r2
 80015ac:	460a      	mov	r2, r1
 80015ae:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i < NB_CARACT; i++)
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	3301      	adds	r3, #1
 80015b4:	60bb      	str	r3, [r7, #8]
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b0f      	cmp	r3, #15
 80015ba:	ddf0      	ble.n	800159e <raspGetChar+0x32>
	}

	token = (char*)strtok(cmdBufferRasp, " ");
 80015bc:	4913      	ldr	r1, [pc, #76]	; (800160c <raspGetChar+0xa0>)
 80015be:	4812      	ldr	r0, [pc, #72]	; (8001608 <raspGetChar+0x9c>)
 80015c0:	f009 ff54 	bl	800b46c <strtok>
 80015c4:	60f8      	str	r0, [r7, #12]
	while(token!=NULL)
 80015c6:	e00f      	b.n	80015e8 <raspGetChar+0x7c>
	{
		argvRasp[argcRasp++] = token;
 80015c8:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <raspGetChar+0x98>)
 80015ca:	781b      	ldrb	r3, [r3, #0]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	b2d1      	uxtb	r1, r2
 80015d0:	4a0c      	ldr	r2, [pc, #48]	; (8001604 <raspGetChar+0x98>)
 80015d2:	7011      	strb	r1, [r2, #0]
 80015d4:	4619      	mov	r1, r3
 80015d6:	4a0e      	ldr	r2, [pc, #56]	; (8001610 <raspGetChar+0xa4>)
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
		token = (char*)strtok(NULL, " ");
 80015de:	490b      	ldr	r1, [pc, #44]	; (800160c <raspGetChar+0xa0>)
 80015e0:	2000      	movs	r0, #0
 80015e2:	f009 ff43 	bl	800b46c <strtok>
 80015e6:	60f8      	str	r0, [r7, #12]
	while(token!=NULL)
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1ec      	bne.n	80015c8 <raspGetChar+0x5c>
	}


	return newCmdReady;
 80015ee:	79fb      	ldrb	r3, [r7, #7]
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3710      	adds	r7, #16
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000bf4 	.word	0x20000bf4
 80015fc:	20000c04 	.word	0x20000c04
 8001600:	20000020 	.word	0x20000020
 8001604:	20000864 	.word	0x20000864
 8001608:	20000800 	.word	0x20000800
 800160c:	0800e4e0 	.word	0x0800e4e0
 8001610:	20000840 	.word	0x20000840

08001614 <raspErrorReceive>:

void raspErrorReceive(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, errlect, sizeof(errlect), HAL_MAX_DELAY);
 8001618:	f04f 33ff 	mov.w	r3, #4294967295
 800161c:	221d      	movs	r2, #29
 800161e:	4903      	ldr	r1, [pc, #12]	; (800162c <raspErrorReceive+0x18>)
 8001620:	4803      	ldr	r0, [pc, #12]	; (8001630 <raspErrorReceive+0x1c>)
 8001622:	f007 fb2d 	bl	8008c80 <HAL_UART_Transmit>
}
 8001626:	bf00      	nop
 8001628:	bd80      	pop	{r7, pc}
 800162a:	bf00      	nop
 800162c:	20000000 	.word	0x20000000
 8001630:	20000c04 	.word	0x20000c04

08001634 <raspExec>:
/**
  * @brief  Call function depends of the value of argcRasp and argvRasp
  * @retval None
  */
void raspExec(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	if(strcmp(argvRasp[0],"FM")==0 && strcmp(argvRasp[5],"RT")==0)
 8001638:	4b1b      	ldr	r3, [pc, #108]	; (80016a8 <raspExec+0x74>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	491b      	ldr	r1, [pc, #108]	; (80016ac <raspExec+0x78>)
 800163e:	4618      	mov	r0, r3
 8001640:	f7fe fdf2 	bl	8000228 <strcmp>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d129      	bne.n	800169e <raspExec+0x6a>
 800164a:	4b17      	ldr	r3, [pc, #92]	; (80016a8 <raspExec+0x74>)
 800164c:	695b      	ldr	r3, [r3, #20]
 800164e:	4918      	ldr	r1, [pc, #96]	; (80016b0 <raspExec+0x7c>)
 8001650:	4618      	mov	r0, r3
 8001652:	f7fe fde9 	bl	8000228 <strcmp>
 8001656:	4603      	mov	r3, r0
 8001658:	2b00      	cmp	r3, #0
 800165a:	d120      	bne.n	800169e <raspExec+0x6a>
	{
		action = atoi(argvRasp[1]);
 800165c:	4b12      	ldr	r3, [pc, #72]	; (80016a8 <raspExec+0x74>)
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	4618      	mov	r0, r3
 8001662:	f008 f97b 	bl	800995c <atoi>
 8001666:	4603      	mov	r3, r0
 8001668:	4a12      	ldr	r2, [pc, #72]	; (80016b4 <raspExec+0x80>)
 800166a:	6013      	str	r3, [r2, #0]
		sens = atoi(argvRasp[2]);
 800166c:	4b0e      	ldr	r3, [pc, #56]	; (80016a8 <raspExec+0x74>)
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	4618      	mov	r0, r3
 8001672:	f008 f973 	bl	800995c <atoi>
 8001676:	4603      	mov	r3, r0
 8001678:	4a0f      	ldr	r2, [pc, #60]	; (80016b8 <raspExec+0x84>)
 800167a:	6013      	str	r3, [r2, #0]
		couleur = atoi(argvRasp[3]);
 800167c:	4b0a      	ldr	r3, [pc, #40]	; (80016a8 <raspExec+0x74>)
 800167e:	68db      	ldr	r3, [r3, #12]
 8001680:	4618      	mov	r0, r3
 8001682:	f008 f96b 	bl	800995c <atoi>
 8001686:	4603      	mov	r3, r0
 8001688:	4a0c      	ldr	r2, [pc, #48]	; (80016bc <raspExec+0x88>)
 800168a:	6013      	str	r3, [r2, #0]
		TOF_dist = atoi(argvRasp[4]);
 800168c:	4b06      	ldr	r3, [pc, #24]	; (80016a8 <raspExec+0x74>)
 800168e:	691b      	ldr	r3, [r3, #16]
 8001690:	4618      	mov	r0, r3
 8001692:	f008 f963 	bl	800995c <atoi>
 8001696:	4603      	mov	r3, r0
 8001698:	4a09      	ldr	r2, [pc, #36]	; (80016c0 <raspExec+0x8c>)
 800169a:	6013      	str	r3, [r2, #0]
 800169c:	e002      	b.n	80016a4 <raspExec+0x70>
		//printf("%d %d %d %d\r\n", action, sens, couleur, TOF_dist);
	}

	else{
		raspErrorReceive();
 800169e:	f7ff ffb9 	bl	8001614 <raspErrorReceive>
	}

}
 80016a2:	bf00      	nop
 80016a4:	bf00      	nop
 80016a6:	bd80      	pop	{r7, pc}
 80016a8:	20000840 	.word	0x20000840
 80016ac:	0800e4e4 	.word	0x0800e4e4
 80016b0:	0800e4e8 	.word	0x0800e4e8
 80016b4:	2000010c 	.word	0x2000010c
 80016b8:	20000914 	.word	0x20000914
 80016bc:	20000918 	.word	0x20000918
 80016c0:	20000934 	.word	0x20000934

080016c4 <ControlServo>:
 *
 * @param angle : must be between 0 and 1024-1
 *
 * @output : 0 if all is OK, 1 if angle is not an allowed value
 */
int ControlServo(int angle){
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
	if ((angle <= SERVO_MAX_VALUE) && (angle >= SERVO_MIN_VALUE))
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	f640 0298 	movw	r2, #2200	; 0x898
 80016d2:	4293      	cmp	r3, r2
 80016d4:	dc08      	bgt.n	80016e8 <ControlServo+0x24>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 80016dc:	db04      	blt.n	80016e8 <ControlServo+0x24>
	{
		TIM3 -> CCR1 = angle;
 80016de:	4a05      	ldr	r2, [pc, #20]	; (80016f4 <ControlServo+0x30>)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	6353      	str	r3, [r2, #52]	; 0x34
		return 0;
 80016e4:	2300      	movs	r3, #0
 80016e6:	e000      	b.n	80016ea <ControlServo+0x26>
	}
	else
	{
		return 1;
 80016e8:	2301      	movs	r3, #1
	}
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	370c      	adds	r7, #12
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bc80      	pop	{r7}
 80016f2:	4770      	bx	lr
 80016f4:	40000400 	.word	0x40000400

080016f8 <Debut_Test>:
#define TOF_DEVANT_CANNETTE_VALUE 250
#define MM2TICK 5//convert distance in mm in encoder tick variable (d=2.pi.(75/2)=235.6 et inc = 16*75 = 1200 ==> 1200/235.6 = 5
#define TOF_SEUIL 1000

void Debut_Test()
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
	start = (start+1)%2;
 80016fc:	4b0b      	ldr	r3, [pc, #44]	; (800172c <Debut_Test+0x34>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	3301      	adds	r3, #1
 8001702:	2b00      	cmp	r3, #0
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	bfb8      	it	lt
 800170a:	425b      	neglt	r3, r3
 800170c:	4a07      	ldr	r2, [pc, #28]	; (800172c <Debut_Test+0x34>)
 800170e:	6013      	str	r3, [r2, #0]
	X_odo = 0;
 8001710:	4b07      	ldr	r3, [pc, #28]	; (8001730 <Debut_Test+0x38>)
 8001712:	2200      	movs	r2, #0
 8001714:	601a      	str	r2, [r3, #0]
	Y_odo = 0;
 8001716:	4b07      	ldr	r3, [pc, #28]	; (8001734 <Debut_Test+0x3c>)
 8001718:	2200      	movs	r2, #0
 800171a:	601a      	str	r2, [r3, #0]
	dist = 0;
 800171c:	4b06      	ldr	r3, [pc, #24]	; (8001738 <Debut_Test+0x40>)
 800171e:	2200      	movs	r2, #0
 8001720:	601a      	str	r2, [r3, #0]
}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000868 	.word	0x20000868
 8001730:	200008fc 	.word	0x200008fc
 8001734:	20000900 	.word	0x20000900
 8001738:	200008f8 	.word	0x200008f8

0800173c <Test_Canette>:
/*Avant test Attention :
 * verifier que TOF_dist est MAJ souvent (mettre dans Tim3)
 * verifier valeur TOF_dist quand rien n'est detecte (est ce 0 ou Max Val ?)
 */
void Test_Canette()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0

	int angle = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	607b      	str	r3, [r7, #4]
	int dist_cannette = 0;
 8001746:	2300      	movs	r3, #0
 8001748:	603b      	str	r3, [r7, #0]

	/* Init - ouverture fermeture des pinces */
	ControlServo(SERVO_OPEN);
 800174a:	f44f 60af 	mov.w	r0, #1400	; 0x578
 800174e:	f7ff ffb9 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 8001752:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001756:	f002 ff77 	bl	8004648 <HAL_Delay>
	ControlServo(SERVO_CLOSED);
 800175a:	f44f 7052 	mov.w	r0, #840	; 0x348
 800175e:	f7ff ffb1 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 8001762:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001766:	f002 ff6f 	bl	8004648 <HAL_Delay>


	/* Detection canette - rotation + lecture TOF + stockage angle */
	consigneD = 200;	//vitesse
 800176a:	4b82      	ldr	r3, [pc, #520]	; (8001974 <Test_Canette+0x238>)
 800176c:	22c8      	movs	r2, #200	; 0xc8
 800176e:	601a      	str	r2, [r3, #0]
	consigneG = 200;	//vitesse
 8001770:	4b81      	ldr	r3, [pc, #516]	; (8001978 <Test_Canette+0x23c>)
 8001772:	22c8      	movs	r2, #200	; 0xc8
 8001774:	601a      	str	r2, [r3, #0]
	action = TOURNER;
 8001776:	4b81      	ldr	r3, [pc, #516]	; (800197c <Test_Canette+0x240>)
 8001778:	2202      	movs	r2, #2
 800177a:	601a      	str	r2, [r3, #0]
	dist = 0;
 800177c:	4b80      	ldr	r3, [pc, #512]	; (8001980 <Test_Canette+0x244>)
 800177e:	2200      	movs	r2, #0
 8001780:	601a      	str	r2, [r3, #0]
	while( (TOF_dist > TOF_SEUIL) && (dist < TOUR)) //seuil de detection à TOF_SEUIL mm
 8001782:	bf00      	nop
 8001784:	4b7f      	ldr	r3, [pc, #508]	; (8001984 <Test_Canette+0x248>)
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800178c:	dd05      	ble.n	800179a <Test_Canette+0x5e>
 800178e:	4b7c      	ldr	r3, [pc, #496]	; (8001980 <Test_Canette+0x244>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f640 1291 	movw	r2, #2449	; 0x991
 8001796:	4293      	cmp	r3, r2
 8001798:	ddf4      	ble.n	8001784 <Test_Canette+0x48>
	{
	}
	action =  STOP;
 800179a:	4b78      	ldr	r3, [pc, #480]	; (800197c <Test_Canette+0x240>)
 800179c:	2203      	movs	r2, #3
 800179e:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 80017a0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017a4:	f002 ff50 	bl	8004648 <HAL_Delay>
	if(dist > TOUR) Error_Handler(); 	//Systeme en default cannette non vue
 80017a8:	4b75      	ldr	r3, [pc, #468]	; (8001980 <Test_Canette+0x244>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f640 1292 	movw	r2, #2450	; 0x992
 80017b0:	4293      	cmp	r3, r2
 80017b2:	dd01      	ble.n	80017b8 <Test_Canette+0x7c>
 80017b4:	f001 fd8e 	bl	80032d4 <Error_Handler>
	angle = dist; 						//on memorise la valeur de l'angle parcouru
 80017b8:	4b71      	ldr	r3, [pc, #452]	; (8001980 <Test_Canette+0x244>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	607b      	str	r3, [r7, #4]


	/* Avancer tout droit + mesure distance jusqu'à TOF = 0*/
	action =  AVANCER;
 80017be:	4b6f      	ldr	r3, [pc, #444]	; (800197c <Test_Canette+0x240>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	601a      	str	r2, [r3, #0]
	dist = 0;
 80017c4:	4b6e      	ldr	r3, [pc, #440]	; (8001980 <Test_Canette+0x244>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	601a      	str	r2, [r3, #0]
	/*while(dist < dist_cannette - OFFSET_OUVERTURE_PINCE)
	{
	}*/
	while(TOF_dist > TOF_DEVANT_CANNETTE_VALUE) //tant qu'on est pas face a la canette
 80017ca:	bf00      	nop
 80017cc:	4b6d      	ldr	r3, [pc, #436]	; (8001984 <Test_Canette+0x248>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	2bfa      	cmp	r3, #250	; 0xfa
 80017d2:	dcfb      	bgt.n	80017cc <Test_Canette+0x90>
	{
	}
	action =  STOP;
 80017d4:	4b69      	ldr	r3, [pc, #420]	; (800197c <Test_Canette+0x240>)
 80017d6:	2203      	movs	r2, #3
 80017d8:	601a      	str	r2, [r3, #0]
	dist_cannette = dist;
 80017da:	4b69      	ldr	r3, [pc, #420]	; (8001980 <Test_Canette+0x244>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	603b      	str	r3, [r7, #0]
	dist = 0;
 80017e0:	4b67      	ldr	r3, [pc, #412]	; (8001980 <Test_Canette+0x244>)
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 80017e6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017ea:	f002 ff2d 	bl	8004648 <HAL_Delay>

	/* Ouvrir PINCE + Avancer tout droit OFFSET MESURE TOF */

	ControlServo(SERVO_OPEN);
 80017ee:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80017f2:	f7ff ff67 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 80017f6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80017fa:	f002 ff25 	bl	8004648 <HAL_Delay>

	action =  AVANCER;
 80017fe:	4b5f      	ldr	r3, [pc, #380]	; (800197c <Test_Canette+0x240>)
 8001800:	2200      	movs	r2, #0
 8001802:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001804:	4b5e      	ldr	r3, [pc, #376]	; (8001980 <Test_Canette+0x244>)
 8001806:	2200      	movs	r2, #0
 8001808:	601a      	str	r2, [r3, #0]
	while(dist < OFFSET_OUVERTURE_PINCE )
 800180a:	bf00      	nop
 800180c:	4b5c      	ldr	r3, [pc, #368]	; (8001980 <Test_Canette+0x244>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b4f      	cmp	r3, #79	; 0x4f
 8001812:	ddfb      	ble.n	800180c <Test_Canette+0xd0>
	{
	}
	action =  STOP;
 8001814:	4b59      	ldr	r3, [pc, #356]	; (800197c <Test_Canette+0x240>)
 8001816:	2203      	movs	r2, #3
 8001818:	601a      	str	r2, [r3, #0]
	dist = 0;
 800181a:	4b59      	ldr	r3, [pc, #356]	; (8001980 <Test_Canette+0x244>)
 800181c:	2200      	movs	r2, #0
 800181e:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 8001820:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001824:	f002 ff10 	bl	8004648 <HAL_Delay>


	/* Fermer Pince + Rotation demi tour*/

	ControlServo(SERVO_CLOSED);
 8001828:	f44f 7052 	mov.w	r0, #840	; 0x348
 800182c:	f7ff ff4a 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 8001830:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001834:	f002 ff08 	bl	8004648 <HAL_Delay>
	action = TOURNER;
 8001838:	4b50      	ldr	r3, [pc, #320]	; (800197c <Test_Canette+0x240>)
 800183a:	2202      	movs	r2, #2
 800183c:	601a      	str	r2, [r3, #0]
	while(dist < TOUR/2)
 800183e:	bf00      	nop
 8001840:	4b4f      	ldr	r3, [pc, #316]	; (8001980 <Test_Canette+0x244>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f5b3 6f99 	cmp.w	r3, #1224	; 0x4c8
 8001848:	ddfa      	ble.n	8001840 <Test_Canette+0x104>
	{
	}
	action =  STOP;
 800184a:	4b4c      	ldr	r3, [pc, #304]	; (800197c <Test_Canette+0x240>)
 800184c:	2203      	movs	r2, #3
 800184e:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001850:	4b4b      	ldr	r3, [pc, #300]	; (8001980 <Test_Canette+0x244>)
 8001852:	2200      	movs	r2, #0
 8001854:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 8001856:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800185a:	f002 fef5 	bl	8004648 <HAL_Delay>

	/* Avancer valeur dist mesuree */

	action =  AVANCER;
 800185e:	4b47      	ldr	r3, [pc, #284]	; (800197c <Test_Canette+0x240>)
 8001860:	2200      	movs	r2, #0
 8001862:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001864:	4b46      	ldr	r3, [pc, #280]	; (8001980 <Test_Canette+0x244>)
 8001866:	2200      	movs	r2, #0
 8001868:	601a      	str	r2, [r3, #0]
	while(dist < dist_cannette+OFFSET_OUVERTURE_PINCE)
 800186a:	bf00      	nop
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	f103 024f 	add.w	r2, r3, #79	; 0x4f
 8001872:	4b43      	ldr	r3, [pc, #268]	; (8001980 <Test_Canette+0x244>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	429a      	cmp	r2, r3
 8001878:	daf8      	bge.n	800186c <Test_Canette+0x130>
	{
	}
	action =  STOP;
 800187a:	4b40      	ldr	r3, [pc, #256]	; (800197c <Test_Canette+0x240>)
 800187c:	2203      	movs	r2, #3
 800187e:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001880:	4b3f      	ldr	r3, [pc, #252]	; (8001980 <Test_Canette+0x244>)
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 8001886:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800188a:	f002 fedd 	bl	8004648 <HAL_Delay>


	/* Tourner (- angle) et avancer OFFSET 10cm*/

	sens = 1;
 800188e:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <Test_Canette+0x24c>)
 8001890:	2201      	movs	r2, #1
 8001892:	601a      	str	r2, [r3, #0]
	action = TOURNER;
 8001894:	4b39      	ldr	r3, [pc, #228]	; (800197c <Test_Canette+0x240>)
 8001896:	2202      	movs	r2, #2
 8001898:	601a      	str	r2, [r3, #0]
	while(dist < angle)
 800189a:	bf00      	nop
 800189c:	4b38      	ldr	r3, [pc, #224]	; (8001980 <Test_Canette+0x244>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	687a      	ldr	r2, [r7, #4]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	dcfa      	bgt.n	800189c <Test_Canette+0x160>
	{
	}
	action =  STOP;
 80018a6:	4b35      	ldr	r3, [pc, #212]	; (800197c <Test_Canette+0x240>)
 80018a8:	2203      	movs	r2, #3
 80018aa:	601a      	str	r2, [r3, #0]
	dist = 0;
 80018ac:	4b34      	ldr	r3, [pc, #208]	; (8001980 <Test_Canette+0x244>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 80018b2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018b6:	f002 fec7 	bl	8004648 <HAL_Delay>

	action =  AVANCER;
 80018ba:	4b30      	ldr	r3, [pc, #192]	; (800197c <Test_Canette+0x240>)
 80018bc:	2200      	movs	r2, #0
 80018be:	601a      	str	r2, [r3, #0]
	dist = 0;
 80018c0:	4b2f      	ldr	r3, [pc, #188]	; (8001980 <Test_Canette+0x244>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	601a      	str	r2, [r3, #0]
	while(dist < OFFSET_OUVERTURE_PINCE)
 80018c6:	bf00      	nop
 80018c8:	4b2d      	ldr	r3, [pc, #180]	; (8001980 <Test_Canette+0x244>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2b4f      	cmp	r3, #79	; 0x4f
 80018ce:	ddfb      	ble.n	80018c8 <Test_Canette+0x18c>
	{
	}
	action =  STOP;
 80018d0:	4b2a      	ldr	r3, [pc, #168]	; (800197c <Test_Canette+0x240>)
 80018d2:	2203      	movs	r2, #3
 80018d4:	601a      	str	r2, [r3, #0]
	dist = 0;
 80018d6:	4b2a      	ldr	r3, [pc, #168]	; (8001980 <Test_Canette+0x244>)
 80018d8:	2200      	movs	r2, #0
 80018da:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 80018dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018e0:	f002 feb2 	bl	8004648 <HAL_Delay>

	/* ouvrir pince + Reculer OFFSET 10cm*/

	ControlServo(SERVO_OPEN);
 80018e4:	f44f 60af 	mov.w	r0, #1400	; 0x578
 80018e8:	f7ff feec 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 80018ec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018f0:	f002 feaa 	bl	8004648 <HAL_Delay>

	action =  RECULER;
 80018f4:	4b21      	ldr	r3, [pc, #132]	; (800197c <Test_Canette+0x240>)
 80018f6:	2201      	movs	r2, #1
 80018f8:	601a      	str	r2, [r3, #0]
	dist = 0;
 80018fa:	4b21      	ldr	r3, [pc, #132]	; (8001980 <Test_Canette+0x244>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	601a      	str	r2, [r3, #0]
	while(dist < OFFSET_OUVERTURE_PINCE)
 8001900:	bf00      	nop
 8001902:	4b1f      	ldr	r3, [pc, #124]	; (8001980 <Test_Canette+0x244>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	2b4f      	cmp	r3, #79	; 0x4f
 8001908:	ddfb      	ble.n	8001902 <Test_Canette+0x1c6>
	{
	}
	action =  STOP;
 800190a:	4b1c      	ldr	r3, [pc, #112]	; (800197c <Test_Canette+0x240>)
 800190c:	2203      	movs	r2, #3
 800190e:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001910:	4b1b      	ldr	r3, [pc, #108]	; (8001980 <Test_Canette+0x244>)
 8001912:	2200      	movs	r2, #0
 8001914:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 8001916:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800191a:	f002 fe95 	bl	8004648 <HAL_Delay>

	/* Demi Tour*/

	sens = 0;
 800191e:	4b1a      	ldr	r3, [pc, #104]	; (8001988 <Test_Canette+0x24c>)
 8001920:	2200      	movs	r2, #0
 8001922:	601a      	str	r2, [r3, #0]
	action = TOURNER;
 8001924:	4b15      	ldr	r3, [pc, #84]	; (800197c <Test_Canette+0x240>)
 8001926:	2202      	movs	r2, #2
 8001928:	601a      	str	r2, [r3, #0]
	dist = 0;
 800192a:	4b15      	ldr	r3, [pc, #84]	; (8001980 <Test_Canette+0x244>)
 800192c:	2200      	movs	r2, #0
 800192e:	601a      	str	r2, [r3, #0]
	while(dist < TOUR/2)
 8001930:	bf00      	nop
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <Test_Canette+0x244>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f5b3 6f99 	cmp.w	r3, #1224	; 0x4c8
 800193a:	ddfa      	ble.n	8001932 <Test_Canette+0x1f6>
	{
	}
	action =  STOP;
 800193c:	4b0f      	ldr	r3, [pc, #60]	; (800197c <Test_Canette+0x240>)
 800193e:	2203      	movs	r2, #3
 8001940:	601a      	str	r2, [r3, #0]
	dist = 0;
 8001942:	4b0f      	ldr	r3, [pc, #60]	; (8001980 <Test_Canette+0x244>)
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
	HAL_Delay(DELAY);
 8001948:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800194c:	f002 fe7c 	bl	8004648 <HAL_Delay>


	/* Fin Service */

	ControlServo(SERVO_OPEN);
 8001950:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8001954:	f7ff feb6 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 8001958:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800195c:	f002 fe74 	bl	8004648 <HAL_Delay>
	ControlServo(SERVO_CLOSED);
 8001960:	f44f 7052 	mov.w	r0, #840	; 0x348
 8001964:	f7ff feae 	bl	80016c4 <ControlServo>
	HAL_Delay(DELAY);
 8001968:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800196c:	f002 fe6c 	bl	8004648 <HAL_Delay>

	while(1){}
 8001970:	e7fe      	b.n	8001970 <Test_Canette+0x234>
 8001972:	bf00      	nop
 8001974:	20000908 	.word	0x20000908
 8001978:	20000910 	.word	0x20000910
 800197c:	2000010c 	.word	0x2000010c
 8001980:	200008f8 	.word	0x200008f8
 8001984:	20000934 	.word	0x20000934
 8001988:	20000914 	.word	0x20000914

0800198c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001992:	1d3b      	adds	r3, r7, #4
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]
 8001998:	605a      	str	r2, [r3, #4]
 800199a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800199c:	4b18      	ldr	r3, [pc, #96]	; (8001a00 <MX_ADC1_Init+0x74>)
 800199e:	4a19      	ldr	r2, [pc, #100]	; (8001a04 <MX_ADC1_Init+0x78>)
 80019a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019a2:	4b17      	ldr	r3, [pc, #92]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019a8:	4b15      	ldr	r3, [pc, #84]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019ae:	4b14      	ldr	r3, [pc, #80]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019b0:	2200      	movs	r2, #0
 80019b2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019b4:	4b12      	ldr	r3, [pc, #72]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019b6:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80019ba:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019bc:	4b10      	ldr	r3, [pc, #64]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019be:	2200      	movs	r2, #0
 80019c0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 80019c2:	4b0f      	ldr	r3, [pc, #60]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019c4:	2201      	movs	r2, #1
 80019c6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019c8:	480d      	ldr	r0, [pc, #52]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019ca:	f002 fe61 	bl	8004690 <HAL_ADC_Init>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80019d4:	f001 fc7e 	bl	80032d4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 80019d8:	2304      	movs	r3, #4
 80019da:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019dc:	2301      	movs	r3, #1
 80019de:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80019e0:	2300      	movs	r3, #0
 80019e2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80019e4:	1d3b      	adds	r3, r7, #4
 80019e6:	4619      	mov	r1, r3
 80019e8:	4805      	ldr	r0, [pc, #20]	; (8001a00 <MX_ADC1_Init+0x74>)
 80019ea:	f002 ff3b 	bl	8004864 <HAL_ADC_ConfigChannel>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80019f4:	f001 fc6e 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80019f8:	bf00      	nop
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}
 8001a00:	2000086c 	.word	0x2000086c
 8001a04:	40012400 	.word	0x40012400

08001a08 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08a      	sub	sp, #40	; 0x28
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a10:	f107 0318 	add.w	r3, r7, #24
 8001a14:	2200      	movs	r2, #0
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	605a      	str	r2, [r3, #4]
 8001a1a:	609a      	str	r2, [r3, #8]
 8001a1c:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	4a1f      	ldr	r2, [pc, #124]	; (8001aa0 <HAL_ADC_MspInit+0x98>)
 8001a24:	4293      	cmp	r3, r2
 8001a26:	d137      	bne.n	8001a98 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a28:	4b1e      	ldr	r3, [pc, #120]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a2a:	699b      	ldr	r3, [r3, #24]
 8001a2c:	4a1d      	ldr	r2, [pc, #116]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a32:	6193      	str	r3, [r2, #24]
 8001a34:	4b1b      	ldr	r3, [pc, #108]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a36:	699b      	ldr	r3, [r3, #24]
 8001a38:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a3c:	617b      	str	r3, [r7, #20]
 8001a3e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a40:	4b18      	ldr	r3, [pc, #96]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a42:	699b      	ldr	r3, [r3, #24]
 8001a44:	4a17      	ldr	r2, [pc, #92]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a46:	f043 0304 	orr.w	r3, r3, #4
 8001a4a:	6193      	str	r3, [r2, #24]
 8001a4c:	4b15      	ldr	r3, [pc, #84]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a4e:	699b      	ldr	r3, [r3, #24]
 8001a50:	f003 0304 	and.w	r3, r3, #4
 8001a54:	613b      	str	r3, [r7, #16]
 8001a56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a5a:	699b      	ldr	r3, [r3, #24]
 8001a5c:	4a11      	ldr	r2, [pc, #68]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a5e:	f043 0308 	orr.w	r3, r3, #8
 8001a62:	6193      	str	r3, [r2, #24]
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <HAL_ADC_MspInit+0x9c>)
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	f003 0308 	and.w	r3, r3, #8
 8001a6c:	60fb      	str	r3, [r7, #12]
 8001a6e:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = MOTOR_1_ADC1_CURRENT_SENSOR_Pin|MOTOR_2_ADC1_CURRENT_SENSOR_Pin|BDT_1_Pin|BDT_2_Pin;
 8001a70:	23f0      	movs	r3, #240	; 0xf0
 8001a72:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a74:	2303      	movs	r3, #3
 8001a76:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a78:	f107 0318 	add.w	r3, r7, #24
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	480a      	ldr	r0, [pc, #40]	; (8001aa8 <HAL_ADC_MspInit+0xa0>)
 8001a80:	f003 fdba 	bl	80055f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BDT_3_Pin|BDT_4_Pin;
 8001a84:	2303      	movs	r3, #3
 8001a86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a88:	2303      	movs	r3, #3
 8001a8a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a8c:	f107 0318 	add.w	r3, r7, #24
 8001a90:	4619      	mov	r1, r3
 8001a92:	4806      	ldr	r0, [pc, #24]	; (8001aac <HAL_ADC_MspInit+0xa4>)
 8001a94:	f003 fdb0 	bl	80055f8 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001a98:	bf00      	nop
 8001a9a:	3728      	adds	r7, #40	; 0x28
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	40012400 	.word	0x40012400
 8001aa4:	40021000 	.word	0x40021000
 8001aa8:	40010800 	.word	0x40010800
 8001aac:	40010c00 	.word	0x40010c00

08001ab0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001ab6:	4b0c      	ldr	r3, [pc, #48]	; (8001ae8 <MX_DMA_Init+0x38>)
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	4a0b      	ldr	r2, [pc, #44]	; (8001ae8 <MX_DMA_Init+0x38>)
 8001abc:	f043 0301 	orr.w	r3, r3, #1
 8001ac0:	6153      	str	r3, [r2, #20]
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <MX_DMA_Init+0x38>)
 8001ac4:	695b      	ldr	r3, [r3, #20]
 8001ac6:	f003 0301 	and.w	r3, r3, #1
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	2010      	movs	r0, #16
 8001ad4:	f003 f8d7 	bl	8004c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001ad8:	2010      	movs	r0, #16
 8001ada:	f003 f8f0 	bl	8004cbe <HAL_NVIC_EnableIRQ>

}
 8001ade:	bf00      	nop
 8001ae0:	3708      	adds	r7, #8
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bd80      	pop	{r7, pc}
 8001ae6:	bf00      	nop
 8001ae8:	40021000 	.word	0x40021000

08001aec <tofInit>:
// Opens a file system handle to the I2C device
// reads the calibration data and sets the device
// into auto sensing mode
//
int tofInit(int bLongRange)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
 8001af2:	6078      	str	r0, [r7, #4]
	return initSensor(bLongRange); // finally, initialize the magic numbers in the sensor
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	f000 fd09 	bl	800250c <initSensor>
 8001afa:	4603      	mov	r3, r0

} /* tofInit() */
 8001afc:	4618      	mov	r0, r3
 8001afe:	3708      	adds	r7, #8
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}

08001b04 <readReg16>:

//
// Read a pair of registers as a 16-bit value
//
static unsigned short readReg16(uint8_t ucAddr)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b086      	sub	sp, #24
 8001b08:	af02      	add	r7, sp, #8
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71fb      	strb	r3, [r7, #7]
	uint8_t ucTemp[2];

	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 8001b0e:	1dfa      	adds	r2, r7, #7
 8001b10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b14:	9300      	str	r3, [sp, #0]
 8001b16:	2301      	movs	r3, #1
 8001b18:	2152      	movs	r1, #82	; 0x52
 8001b1a:	480c      	ldr	r0, [pc, #48]	; (8001b4c <readReg16+0x48>)
 8001b1c:	f004 f98a 	bl	8005e34 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, ucTemp, 2, 1000);
 8001b20:	f107 020c 	add.w	r2, r7, #12
 8001b24:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b28:	9300      	str	r3, [sp, #0]
 8001b2a:	2302      	movs	r3, #2
 8001b2c:	2153      	movs	r1, #83	; 0x53
 8001b2e:	4807      	ldr	r0, [pc, #28]	; (8001b4c <readReg16+0x48>)
 8001b30:	f004 fa7e 	bl	8006030 <HAL_I2C_Master_Receive>

	return (unsigned short)((ucTemp[0]<<8) + ucTemp[1]);
 8001b34:	7b3b      	ldrb	r3, [r7, #12]
 8001b36:	b29b      	uxth	r3, r3
 8001b38:	021b      	lsls	r3, r3, #8
 8001b3a:	b29a      	uxth	r2, r3
 8001b3c:	7b7b      	ldrb	r3, [r7, #13]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	4413      	add	r3, r2
 8001b42:	b29b      	uxth	r3, r3
} /* readReg16() */
 8001b44:	4618      	mov	r0, r3
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	200008a4 	.word	0x200008a4

08001b50 <readReg>:

//
// Read a single register value from I2C device
//
static unsigned char readReg(uint8_t ucAddr)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b086      	sub	sp, #24
 8001b54:	af02      	add	r7, sp, #8
 8001b56:	4603      	mov	r3, r0
 8001b58:	71fb      	strb	r3, [r7, #7]
	uint8_t ucTemp;

	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 8001b5a:	1dfa      	adds	r2, r7, #7
 8001b5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	2301      	movs	r3, #1
 8001b64:	2152      	movs	r1, #82	; 0x52
 8001b66:	4809      	ldr	r0, [pc, #36]	; (8001b8c <readReg+0x3c>)
 8001b68:	f004 f964 	bl	8005e34 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 8001b6c:	f107 020f 	add.w	r2, r7, #15
 8001b70:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b74:	9300      	str	r3, [sp, #0]
 8001b76:	2301      	movs	r3, #1
 8001b78:	2153      	movs	r1, #83	; 0x53
 8001b7a:	4804      	ldr	r0, [pc, #16]	; (8001b8c <readReg+0x3c>)
 8001b7c:	f004 fa58 	bl	8006030 <HAL_I2C_Master_Receive>
	return ucTemp;
 8001b80:	7bfb      	ldrb	r3, [r7, #15]
} /* ReadReg() */
 8001b82:	4618      	mov	r0, r3
 8001b84:	3710      	adds	r7, #16
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	200008a4 	.word	0x200008a4

08001b90 <readMulti>:

static void readMulti(uint8_t ucAddr, uint8_t *pBuf, uint16_t iCount)
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b084      	sub	sp, #16
 8001b94:	af02      	add	r7, sp, #8
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	71fb      	strb	r3, [r7, #7]
 8001b9c:	4613      	mov	r3, r2
 8001b9e:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 8001ba0:	1dfa      	adds	r2, r7, #7
 8001ba2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ba6:	9300      	str	r3, [sp, #0]
 8001ba8:	2301      	movs	r3, #1
 8001baa:	2152      	movs	r1, #82	; 0x52
 8001bac:	4807      	ldr	r0, [pc, #28]	; (8001bcc <readMulti+0x3c>)
 8001bae:	f004 f941 	bl	8005e34 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, pBuf, iCount, 1000);
 8001bb2:	88bb      	ldrh	r3, [r7, #4]
 8001bb4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001bb8:	9200      	str	r2, [sp, #0]
 8001bba:	683a      	ldr	r2, [r7, #0]
 8001bbc:	2153      	movs	r1, #83	; 0x53
 8001bbe:	4803      	ldr	r0, [pc, #12]	; (8001bcc <readMulti+0x3c>)
 8001bc0:	f004 fa36 	bl	8006030 <HAL_I2C_Master_Receive>
} /* readMulti() */
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	200008a4 	.word	0x200008a4

08001bd0 <writeMulti>:

static void writeMulti(uint8_t ucAddr, uint8_t *pBuf, uint16_t iCount)
{
 8001bd0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001bd4:	b087      	sub	sp, #28
 8001bd6:	af02      	add	r7, sp, #8
 8001bd8:	4603      	mov	r3, r0
 8001bda:	6039      	str	r1, [r7, #0]
 8001bdc:	71fb      	strb	r3, [r7, #7]
 8001bde:	4613      	mov	r3, r2
 8001be0:	80bb      	strh	r3, [r7, #4]
 8001be2:	466b      	mov	r3, sp
 8001be4:	461e      	mov	r6, r3
	uint8_t ucTemp[iCount+1];
 8001be6:	88bb      	ldrh	r3, [r7, #4]
 8001be8:	1c59      	adds	r1, r3, #1
 8001bea:	1e4b      	subs	r3, r1, #1
 8001bec:	60fb      	str	r3, [r7, #12]
 8001bee:	460a      	mov	r2, r1
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	4690      	mov	r8, r2
 8001bf4:	4699      	mov	r9, r3
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	f04f 0300 	mov.w	r3, #0
 8001bfe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c0a:	460a      	mov	r2, r1
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	4614      	mov	r4, r2
 8001c10:	461d      	mov	r5, r3
 8001c12:	f04f 0200 	mov.w	r2, #0
 8001c16:	f04f 0300 	mov.w	r3, #0
 8001c1a:	00eb      	lsls	r3, r5, #3
 8001c1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c20:	00e2      	lsls	r2, r4, #3
 8001c22:	460b      	mov	r3, r1
 8001c24:	3307      	adds	r3, #7
 8001c26:	08db      	lsrs	r3, r3, #3
 8001c28:	00db      	lsls	r3, r3, #3
 8001c2a:	ebad 0d03 	sub.w	sp, sp, r3
 8001c2e:	ab02      	add	r3, sp, #8
 8001c30:	3300      	adds	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]

	ucTemp[0] = ucAddr;
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	79fa      	ldrb	r2, [r7, #7]
 8001c38:	701a      	strb	r2, [r3, #0]
	memcpy(&ucTemp[1], pBuf, iCount);
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	3301      	adds	r3, #1
 8001c3e:	88ba      	ldrh	r2, [r7, #4]
 8001c40:	6839      	ldr	r1, [r7, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f007 feb8 	bl	80099b8 <memcpy>
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, iCount+1, 1000);
 8001c48:	88bb      	ldrh	r3, [r7, #4]
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001c52:	9200      	str	r2, [sp, #0]
 8001c54:	68ba      	ldr	r2, [r7, #8]
 8001c56:	2152      	movs	r1, #82	; 0x52
 8001c58:	4804      	ldr	r0, [pc, #16]	; (8001c6c <writeMulti+0x9c>)
 8001c5a:	f004 f8eb 	bl	8005e34 <HAL_I2C_Master_Transmit>
 8001c5e:	46b5      	mov	sp, r6
} /* writeMulti() */
 8001c60:	bf00      	nop
 8001c62:	3714      	adds	r7, #20
 8001c64:	46bd      	mov	sp, r7
 8001c66:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001c6a:	bf00      	nop
 8001c6c:	200008a4 	.word	0x200008a4

08001c70 <writeReg16>:
//
// Write a 16-bit value to a register
//
static void writeReg16(uint8_t ucAddr, uint16_t usValue)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b086      	sub	sp, #24
 8001c74:	af02      	add	r7, sp, #8
 8001c76:	4603      	mov	r3, r0
 8001c78:	460a      	mov	r2, r1
 8001c7a:	71fb      	strb	r3, [r7, #7]
 8001c7c:	4613      	mov	r3, r2
 8001c7e:	80bb      	strh	r3, [r7, #4]
	uint8_t ucTemp[4];

	ucTemp[0] = ucAddr;
 8001c80:	79fb      	ldrb	r3, [r7, #7]
 8001c82:	733b      	strb	r3, [r7, #12]
	ucTemp[1] = (uint8_t)(usValue >> 8); // MSB first
 8001c84:	88bb      	ldrh	r3, [r7, #4]
 8001c86:	0a1b      	lsrs	r3, r3, #8
 8001c88:	b29b      	uxth	r3, r3
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	737b      	strb	r3, [r7, #13]
	ucTemp[2] = (uint8_t)usValue;
 8001c8e:	88bb      	ldrh	r3, [r7, #4]
 8001c90:	b2db      	uxtb	r3, r3
 8001c92:	73bb      	strb	r3, [r7, #14]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, 3, 1000);
 8001c94:	f107 020c 	add.w	r2, r7, #12
 8001c98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c9c:	9300      	str	r3, [sp, #0]
 8001c9e:	2303      	movs	r3, #3
 8001ca0:	2152      	movs	r1, #82	; 0x52
 8001ca2:	4803      	ldr	r0, [pc, #12]	; (8001cb0 <writeReg16+0x40>)
 8001ca4:	f004 f8c6 	bl	8005e34 <HAL_I2C_Master_Transmit>
} /* writeReg16() */
 8001ca8:	bf00      	nop
 8001caa:	3710      	adds	r7, #16
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	200008a4 	.word	0x200008a4

08001cb4 <writeReg>:
//
// Write a single register/value pair
//
static void writeReg(uint8_t ucAddr, uint8_t ucValue)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b086      	sub	sp, #24
 8001cb8:	af02      	add	r7, sp, #8
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460a      	mov	r2, r1
 8001cbe:	71fb      	strb	r3, [r7, #7]
 8001cc0:	4613      	mov	r3, r2
 8001cc2:	71bb      	strb	r3, [r7, #6]
	uint8_t ucTemp[2];

	ucTemp[0] = ucAddr;
 8001cc4:	79fb      	ldrb	r3, [r7, #7]
 8001cc6:	733b      	strb	r3, [r7, #12]
	ucTemp[1] = ucValue;
 8001cc8:	79bb      	ldrb	r3, [r7, #6]
 8001cca:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucTemp, 2, 1000);
 8001ccc:	f107 020c 	add.w	r2, r7, #12
 8001cd0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001cd4:	9300      	str	r3, [sp, #0]
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	2152      	movs	r1, #82	; 0x52
 8001cda:	4803      	ldr	r0, [pc, #12]	; (8001ce8 <writeReg+0x34>)
 8001cdc:	f004 f8aa 	bl	8005e34 <HAL_I2C_Master_Transmit>
} /* writeReg() */
 8001ce0:	bf00      	nop
 8001ce2:	3710      	adds	r7, #16
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	200008a4 	.word	0x200008a4

08001cec <writeRegList>:

//
// Write a list of register/value pairs to the I2C device
//
static void writeRegList(uint8_t *ucList)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	b086      	sub	sp, #24
 8001cf0:	af02      	add	r7, sp, #8
 8001cf2:	6078      	str	r0, [r7, #4]
	uint8_t ucCount = *ucList++; // count is the first element in the list
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	1c5a      	adds	r2, r3, #1
 8001cf8:	607a      	str	r2, [r7, #4]
 8001cfa:	781b      	ldrb	r3, [r3, #0]
 8001cfc:	73fb      	strb	r3, [r7, #15]


	while (ucCount)
 8001cfe:	e00e      	b.n	8001d1e <writeRegList+0x32>
	{
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, ucList, 2, 1000);
 8001d00:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	2302      	movs	r3, #2
 8001d08:	687a      	ldr	r2, [r7, #4]
 8001d0a:	2152      	movs	r1, #82	; 0x52
 8001d0c:	4808      	ldr	r0, [pc, #32]	; (8001d30 <writeRegList+0x44>)
 8001d0e:	f004 f891 	bl	8005e34 <HAL_I2C_Master_Transmit>
		ucList += 2;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	3302      	adds	r3, #2
 8001d16:	607b      	str	r3, [r7, #4]
		ucCount--;
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	3b01      	subs	r3, #1
 8001d1c:	73fb      	strb	r3, [r7, #15]
	while (ucCount)
 8001d1e:	7bfb      	ldrb	r3, [r7, #15]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d1ed      	bne.n	8001d00 <writeRegList+0x14>
	}
} /* writeRegList() */
 8001d24:	bf00      	nop
 8001d26:	bf00      	nop
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200008a4 	.word	0x200008a4

08001d34 <getSpadInfo>:
0x44,0x00, 0x45,0x20, 0x47,0x08, 0x48,0x28, 0x67,0x00, 0x70,0x04, 0x71,0x01,
0x72,0xfe, 0x76,0x00, 0x77,0x00, 0xff,0x01, 0x0d,0x01, 0xff,0x00, 0x80,0x01,
0x01,0xf8, 0xff,0x01, 0x8e,0x01, 0x00,0x01, 0xff,0x00, 0x80,0x00};

static int getSpadInfo(uint8_t *pCount, uint8_t *pTypeIsAperture)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b084      	sub	sp, #16
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
 8001d3c:	6039      	str	r1, [r7, #0]
int iTimeout;
uint8_t ucTemp;
#define MAX_TIMEOUT 50

  writeRegList(ucSPAD0);
 8001d3e:	482d      	ldr	r0, [pc, #180]	; (8001df4 <getSpadInfo+0xc0>)
 8001d40:	f7ff ffd4 	bl	8001cec <writeRegList>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001d44:	2083      	movs	r0, #131	; 0x83
 8001d46:	f7ff ff03 	bl	8001b50 <readReg>
 8001d4a:	4603      	mov	r3, r0
 8001d4c:	f043 0304 	orr.w	r3, r3, #4
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	4619      	mov	r1, r3
 8001d54:	2083      	movs	r0, #131	; 0x83
 8001d56:	f7ff ffad 	bl	8001cb4 <writeReg>
  writeRegList(ucSPAD1);
 8001d5a:	4827      	ldr	r0, [pc, #156]	; (8001df8 <getSpadInfo+0xc4>)
 8001d5c:	f7ff ffc6 	bl	8001cec <writeRegList>
  iTimeout = 0;
 8001d60:	2300      	movs	r3, #0
 8001d62:	60fb      	str	r3, [r7, #12]
  while(iTimeout < MAX_TIMEOUT)
 8001d64:	e00b      	b.n	8001d7e <getSpadInfo+0x4a>
  {
    if (readReg(0x83) != 0x00) break;
 8001d66:	2083      	movs	r0, #131	; 0x83
 8001d68:	f7ff fef2 	bl	8001b50 <readReg>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d109      	bne.n	8001d86 <getSpadInfo+0x52>
    iTimeout++;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	3301      	adds	r3, #1
 8001d76:	60fb      	str	r3, [r7, #12]
    HAL_Delay(5);//usleep(5000);
 8001d78:	2005      	movs	r0, #5
 8001d7a:	f002 fc65 	bl	8004648 <HAL_Delay>
  while(iTimeout < MAX_TIMEOUT)
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2b31      	cmp	r3, #49	; 0x31
 8001d82:	ddf0      	ble.n	8001d66 <getSpadInfo+0x32>
 8001d84:	e000      	b.n	8001d88 <getSpadInfo+0x54>
    if (readReg(0x83) != 0x00) break;
 8001d86:	bf00      	nop
  }
  if (iTimeout == MAX_TIMEOUT)
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b32      	cmp	r3, #50	; 0x32
 8001d8c:	d101      	bne.n	8001d92 <getSpadInfo+0x5e>
  {
    //fprintf(stderr, "Timeout while waiting for SPAD info\n");
    return 0;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e02b      	b.n	8001dea <getSpadInfo+0xb6>
  }
  writeReg(0x83,0x01);
 8001d92:	2101      	movs	r1, #1
 8001d94:	2083      	movs	r0, #131	; 0x83
 8001d96:	f7ff ff8d 	bl	8001cb4 <writeReg>
  ucTemp = readReg(0x92);
 8001d9a:	2092      	movs	r0, #146	; 0x92
 8001d9c:	f7ff fed8 	bl	8001b50 <readReg>
 8001da0:	4603      	mov	r3, r0
 8001da2:	72fb      	strb	r3, [r7, #11]
  *pCount = (ucTemp & 0x7f);
 8001da4:	7afb      	ldrb	r3, [r7, #11]
 8001da6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001daa:	b2da      	uxtb	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	701a      	strb	r2, [r3, #0]
  *pTypeIsAperture = (ucTemp & 0x80);
 8001db0:	7afb      	ldrb	r3, [r7, #11]
 8001db2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8001db6:	b2da      	uxtb	r2, r3
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	701a      	strb	r2, [r3, #0]
  writeReg(0x81,0x00);
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	2081      	movs	r0, #129	; 0x81
 8001dc0:	f7ff ff78 	bl	8001cb4 <writeReg>
  writeReg(0xff,0x06);
 8001dc4:	2106      	movs	r1, #6
 8001dc6:	20ff      	movs	r0, #255	; 0xff
 8001dc8:	f7ff ff74 	bl	8001cb4 <writeReg>
  writeReg(0x83, readReg(0x83) & ~0x04);
 8001dcc:	2083      	movs	r0, #131	; 0x83
 8001dce:	f7ff febf 	bl	8001b50 <readReg>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	f023 0304 	bic.w	r3, r3, #4
 8001dd8:	b2db      	uxtb	r3, r3
 8001dda:	4619      	mov	r1, r3
 8001ddc:	2083      	movs	r0, #131	; 0x83
 8001dde:	f7ff ff69 	bl	8001cb4 <writeReg>
  writeRegList(ucSPAD2);
 8001de2:	4806      	ldr	r0, [pc, #24]	; (8001dfc <getSpadInfo+0xc8>)
 8001de4:	f7ff ff82 	bl	8001cec <writeRegList>

  return 1;
 8001de8:	2301      	movs	r3, #1
} /* getSpadInfo() */
 8001dea:	4618      	mov	r0, r3
 8001dec:	3710      	adds	r7, #16
 8001dee:	46bd      	mov	sp, r7
 8001df0:	bd80      	pop	{r7, pc}
 8001df2:	bf00      	nop
 8001df4:	20000038 	.word	0x20000038
 8001df8:	20000044 	.word	0x20000044
 8001dfc:	20000050 	.word	0x20000050

08001e00 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
static uint16_t decodeTimeout(uint16_t reg_val)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	4603      	mov	r3, r0
 8001e08:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 8001e0a:	88fb      	ldrh	r3, [r7, #6]
 8001e0c:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001e0e:	88fa      	ldrh	r2, [r7, #6]
 8001e10:	0a12      	lsrs	r2, r2, #8
 8001e12:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001e14:	4093      	lsls	r3, r2
 8001e16:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001e18:	3301      	adds	r3, #1
 8001e1a:	b29b      	uxth	r3, r3
}
 8001e1c:	4618      	mov	r0, r3
 8001e1e:	370c      	adds	r7, #12
 8001e20:	46bd      	mov	sp, r7
 8001e22:	bc80      	pop	{r7}
 8001e24:	4770      	bx	lr
	...

08001e28 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
static uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b085      	sub	sp, #20
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	4603      	mov	r3, r0
 8001e30:	460a      	mov	r2, r1
 8001e32:	80fb      	strh	r3, [r7, #6]
 8001e34:	4613      	mov	r3, r2
 8001e36:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001e38:	797b      	ldrb	r3, [r7, #5]
 8001e3a:	4a0d      	ldr	r2, [pc, #52]	; (8001e70 <timeoutMclksToMicroseconds+0x48>)
 8001e3c:	fb02 f303 	mul.w	r3, r2, r3
 8001e40:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001e44:	4a0b      	ldr	r2, [pc, #44]	; (8001e74 <timeoutMclksToMicroseconds+0x4c>)
 8001e46:	fba2 2303 	umull	r2, r3, r2, r3
 8001e4a:	099b      	lsrs	r3, r3, #6
 8001e4c:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001e4e:	88fb      	ldrh	r3, [r7, #6]
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	fb03 f202 	mul.w	r2, r3, r2
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	085b      	lsrs	r3, r3, #1
 8001e5a:	4413      	add	r3, r2
 8001e5c:	4a05      	ldr	r2, [pc, #20]	; (8001e74 <timeoutMclksToMicroseconds+0x4c>)
 8001e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8001e62:	099b      	lsrs	r3, r3, #6
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3714      	adds	r7, #20
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bc80      	pop	{r7}
 8001e6c:	4770      	bx	lr
 8001e6e:	bf00      	nop
 8001e70:	003a2f00 	.word	0x003a2f00
 8001e74:	10624dd3 	.word	0x10624dd3

08001e78 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
static uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b085      	sub	sp, #20
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	460b      	mov	r3, r1
 8001e82:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001e84:	78fb      	ldrb	r3, [r7, #3]
 8001e86:	4a0d      	ldr	r2, [pc, #52]	; (8001ebc <timeoutMicrosecondsToMclks+0x44>)
 8001e88:	fb02 f303 	mul.w	r3, r2, r3
 8001e8c:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 8001e90:	4a0b      	ldr	r2, [pc, #44]	; (8001ec0 <timeoutMicrosecondsToMclks+0x48>)
 8001e92:	fba2 2303 	umull	r2, r3, r2, r3
 8001e96:	099b      	lsrs	r3, r3, #6
 8001e98:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ea0:	fb03 f202 	mul.w	r2, r3, r2
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	085b      	lsrs	r3, r3, #1
 8001ea8:	441a      	add	r2, r3
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	3714      	adds	r7, #20
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bc80      	pop	{r7}
 8001eb8:	4770      	bx	lr
 8001eba:	bf00      	nop
 8001ebc:	003a2f00 	.word	0x003a2f00
 8001ec0:	10624dd3 	.word	0x10624dd3

08001ec4 <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
static uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b085      	sub	sp, #20
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d018      	beq.n	8001f0e <encodeTimeout+0x4a>
  {
    ls_byte = timeout_mclks - 1;
 8001edc:	88fb      	ldrh	r3, [r7, #6]
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 8001ee2:	e005      	b.n	8001ef0 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	085b      	lsrs	r3, r3, #1
 8001ee8:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 8001eea:	897b      	ldrh	r3, [r7, #10]
 8001eec:	3301      	adds	r3, #1
 8001eee:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d1f4      	bne.n	8001ee4 <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 8001efa:	897b      	ldrh	r3, [r7, #10]
 8001efc:	021b      	lsls	r3, r3, #8
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	b29b      	uxth	r3, r3
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	b29b      	uxth	r3, r3
 8001f0c:	e000      	b.n	8001f10 <encodeTimeout+0x4c>
  }
  else { return 0; }
 8001f0e:	2300      	movs	r3, #0
}
 8001f10:	4618      	mov	r0, r3
 8001f12:	3714      	adds	r7, #20
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bc80      	pop	{r7}
 8001f18:	4770      	bx	lr

08001f1a <getSequenceStepTimeouts>:

static void getSequenceStepTimeouts(uint8_t enables, SequenceStepTimeouts * timeouts)
{
 8001f1a:	b580      	push	{r7, lr}
 8001f1c:	b082      	sub	sp, #8
 8001f1e:	af00      	add	r7, sp, #0
 8001f20:	4603      	mov	r3, r0
 8001f22:	6039      	str	r1, [r7, #0]
 8001f24:	71fb      	strb	r3, [r7, #7]
  timeouts->pre_range_vcsel_period_pclks = ((readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD) +1) << 1);
 8001f26:	2050      	movs	r0, #80	; 0x50
 8001f28:	f7ff fe12 	bl	8001b50 <readReg>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	b29b      	uxth	r3, r3
 8001f30:	3301      	adds	r3, #1
 8001f32:	b29b      	uxth	r3, r3
 8001f34:	005b      	lsls	r3, r3, #1
 8001f36:	b29a      	uxth	r2, r3
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 8001f3c:	2046      	movs	r0, #70	; 0x46
 8001f3e:	f7ff fe07 	bl	8001b50 <readReg>
 8001f42:	4603      	mov	r3, r0
 8001f44:	b29b      	uxth	r3, r3
 8001f46:	3301      	adds	r3, #1
 8001f48:	b29a      	uxth	r2, r3
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 8001f56:	b2db      	uxtb	r3, r3
 8001f58:	4619      	mov	r1, r3
 8001f5a:	4610      	mov	r0, r2
 8001f5c:	f7ff ff64 	bl	8001e28 <timeoutMclksToMicroseconds>
 8001f60:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001f66:	2051      	movs	r0, #81	; 0x51
 8001f68:	f7ff fdcc 	bl	8001b04 <readReg16>
 8001f6c:	4603      	mov	r3, r0
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff ff46 	bl	8001e00 <decodeTimeout>
 8001f74:	4603      	mov	r3, r0
 8001f76:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 8001f78:	683b      	ldr	r3, [r7, #0]
 8001f7a:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001f84:	b2db      	uxtb	r3, r3
 8001f86:	4619      	mov	r1, r3
 8001f88:	4610      	mov	r0, r2
 8001f8a:	f7ff ff4d 	bl	8001e28 <timeoutMclksToMicroseconds>
 8001f8e:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = ((readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD) +1) << 1);
 8001f94:	2070      	movs	r0, #112	; 0x70
 8001f96:	f7ff fddb 	bl	8001b50 <readReg>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	b29b      	uxth	r3, r3
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	b29b      	uxth	r3, r3
 8001fa2:	005b      	lsls	r3, r3, #1
 8001fa4:	b29a      	uxth	r2, r3
 8001fa6:	683b      	ldr	r3, [r7, #0]
 8001fa8:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001faa:	2071      	movs	r0, #113	; 0x71
 8001fac:	f7ff fdaa 	bl	8001b04 <readReg16>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	f7ff ff24 	bl	8001e00 <decodeTimeout>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	811a      	strh	r2, [r3, #8]

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8001fc0:	79fb      	ldrb	r3, [r7, #7]
 8001fc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d007      	beq.n	8001fda <getSequenceStepTimeouts+0xc0>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	891a      	ldrh	r2, [r3, #8]
 8001fce:	683b      	ldr	r3, [r7, #0]
 8001fd0:	88db      	ldrh	r3, [r3, #6]
 8001fd2:	1ad3      	subs	r3, r2, r3
 8001fd4:	b29a      	uxth	r2, r3
 8001fd6:	683b      	ldr	r3, [r7, #0]
 8001fd8:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001fda:	683b      	ldr	r3, [r7, #0]
 8001fdc:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001fe2:	b2db      	uxtb	r3, r3
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4610      	mov	r0, r2
 8001fe8:	f7ff ff1e 	bl	8001e28 <timeoutMclksToMicroseconds>
 8001fec:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001fee:	683b      	ldr	r3, [r7, #0]
 8001ff0:	615a      	str	r2, [r3, #20]
} /* getSequenceStepTimeouts() */
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
static int setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b08c      	sub	sp, #48	; 0x30
 8002000:	af00      	add	r7, sp, #0
 8002002:	4603      	mov	r3, r0
 8002004:	460a      	mov	r2, r1
 8002006:	71fb      	strb	r3, [r7, #7]
 8002008:	4613      	mov	r3, r2
 800200a:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 800200c:	79bb      	ldrb	r3, [r7, #6]
 800200e:	085b      	lsrs	r3, r3, #1
 8002010:	b2db      	uxtb	r3, r3
 8002012:	3b01      	subs	r3, #1
 8002014:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

  uint8_t enables;
  SequenceStepTimeouts timeouts;

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 8002018:	2001      	movs	r0, #1
 800201a:	f7ff fd99 	bl	8001b50 <readReg>
 800201e:	4603      	mov	r3, r0
 8002020:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  getSequenceStepTimeouts(enables, &timeouts);
 8002024:	f107 020c 	add.w	r2, r7, #12
 8002028:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800202c:	4611      	mov	r1, r2
 800202e:	4618      	mov	r0, r3
 8002030:	f7ff ff73 	bl	8001f1a <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 8002034:	79fb      	ldrb	r3, [r7, #7]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d15c      	bne.n	80020f4 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 800203a:	79bb      	ldrb	r3, [r7, #6]
 800203c:	3b0c      	subs	r3, #12
 800203e:	2b06      	cmp	r3, #6
 8002040:	d824      	bhi.n	800208c <setVcselPulsePeriod+0x90>
 8002042:	a201      	add	r2, pc, #4	; (adr r2, 8002048 <setVcselPulsePeriod+0x4c>)
 8002044:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002048:	08002065 	.word	0x08002065
 800204c:	0800208d 	.word	0x0800208d
 8002050:	0800206f 	.word	0x0800206f
 8002054:	0800208d 	.word	0x0800208d
 8002058:	08002079 	.word	0x08002079
 800205c:	0800208d 	.word	0x0800208d
 8002060:	08002083 	.word	0x08002083
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8002064:	2118      	movs	r1, #24
 8002066:	2057      	movs	r0, #87	; 0x57
 8002068:	f7ff fe24 	bl	8001cb4 <writeReg>
        break;
 800206c:	e010      	b.n	8002090 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 800206e:	2130      	movs	r1, #48	; 0x30
 8002070:	2057      	movs	r0, #87	; 0x57
 8002072:	f7ff fe1f 	bl	8001cb4 <writeReg>
        break;
 8002076:	e00b      	b.n	8002090 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 8002078:	2140      	movs	r1, #64	; 0x40
 800207a:	2057      	movs	r0, #87	; 0x57
 800207c:	f7ff fe1a 	bl	8001cb4 <writeReg>
        break;
 8002080:	e006      	b.n	8002090 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8002082:	2150      	movs	r1, #80	; 0x50
 8002084:	2057      	movs	r0, #87	; 0x57
 8002086:	f7ff fe15 	bl	8001cb4 <writeReg>
        break;
 800208a:	e001      	b.n	8002090 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return 0;
 800208c:	2300      	movs	r3, #0
 800208e:	e0fe      	b.n	800228e <setVcselPulsePeriod+0x292>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8002090:	2108      	movs	r1, #8
 8002092:	2056      	movs	r0, #86	; 0x56
 8002094:	f7ff fe0e 	bl	8001cb4 <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8002098:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800209c:	4619      	mov	r1, r3
 800209e:	2050      	movs	r0, #80	; 0x50
 80020a0:	f7ff fe08 	bl	8001cb4 <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 80020a4:	69fb      	ldr	r3, [r7, #28]
 80020a6:	79ba      	ldrb	r2, [r7, #6]
 80020a8:	4611      	mov	r1, r2
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7ff fee4 	bl	8001e78 <timeoutMicrosecondsToMclks>
 80020b0:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 80020b2:	857b      	strh	r3, [r7, #42]	; 0x2a

    writeReg16(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80020b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80020b6:	4618      	mov	r0, r3
 80020b8:	f7ff ff04 	bl	8001ec4 <encodeTimeout>
 80020bc:	4603      	mov	r3, r0
 80020be:	4619      	mov	r1, r3
 80020c0:	2051      	movs	r0, #81	; 0x51
 80020c2:	f7ff fdd5 	bl	8001c70 <writeReg16>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 80020c6:	69bb      	ldr	r3, [r7, #24]
 80020c8:	79ba      	ldrb	r2, [r7, #6]
 80020ca:	4611      	mov	r1, r2
 80020cc:	4618      	mov	r0, r3
 80020ce:	f7ff fed3 	bl	8001e78 <timeoutMicrosecondsToMclks>
 80020d2:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 80020d4:	853b      	strh	r3, [r7, #40]	; 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80020d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020d8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020dc:	d804      	bhi.n	80020e8 <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 80020de:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80020e0:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 80020e2:	3b01      	subs	r3, #1
 80020e4:	b2db      	uxtb	r3, r3
 80020e6:	e000      	b.n	80020ea <setVcselPulsePeriod+0xee>
 80020e8:	23ff      	movs	r3, #255	; 0xff
 80020ea:	4619      	mov	r1, r3
 80020ec:	2046      	movs	r0, #70	; 0x46
 80020ee:	f7ff fde1 	bl	8001cb4 <writeReg>
 80020f2:	e0b3      	b.n	800225c <setVcselPulsePeriod+0x260>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 80020f4:	79fb      	ldrb	r3, [r7, #7]
 80020f6:	2b01      	cmp	r3, #1
 80020f8:	f040 80ae 	bne.w	8002258 <setVcselPulsePeriod+0x25c>
  {
    switch (period_pclks)
 80020fc:	79bb      	ldrb	r3, [r7, #6]
 80020fe:	3b08      	subs	r3, #8
 8002100:	2b06      	cmp	r3, #6
 8002102:	f200 8085 	bhi.w	8002210 <setVcselPulsePeriod+0x214>
 8002106:	a201      	add	r2, pc, #4	; (adr r2, 800210c <setVcselPulsePeriod+0x110>)
 8002108:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800210c:	08002129 	.word	0x08002129
 8002110:	08002211 	.word	0x08002211
 8002114:	08002163 	.word	0x08002163
 8002118:	08002211 	.word	0x08002211
 800211c:	0800219d 	.word	0x0800219d
 8002120:	08002211 	.word	0x08002211
 8002124:	080021d7 	.word	0x080021d7
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 8002128:	2110      	movs	r1, #16
 800212a:	2048      	movs	r0, #72	; 0x48
 800212c:	f7ff fdc2 	bl	8001cb4 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8002130:	2108      	movs	r1, #8
 8002132:	2047      	movs	r0, #71	; 0x47
 8002134:	f7ff fdbe 	bl	8001cb4 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 8002138:	2102      	movs	r1, #2
 800213a:	2032      	movs	r0, #50	; 0x32
 800213c:	f7ff fdba 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 8002140:	210c      	movs	r1, #12
 8002142:	2030      	movs	r0, #48	; 0x30
 8002144:	f7ff fdb6 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x01);
 8002148:	2101      	movs	r1, #1
 800214a:	20ff      	movs	r0, #255	; 0xff
 800214c:	f7ff fdb2 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 8002150:	2130      	movs	r1, #48	; 0x30
 8002152:	2030      	movs	r0, #48	; 0x30
 8002154:	f7ff fdae 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x00);
 8002158:	2100      	movs	r1, #0
 800215a:	20ff      	movs	r0, #255	; 0xff
 800215c:	f7ff fdaa 	bl	8001cb4 <writeReg>
        break;
 8002160:	e058      	b.n	8002214 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8002162:	2128      	movs	r1, #40	; 0x28
 8002164:	2048      	movs	r0, #72	; 0x48
 8002166:	f7ff fda5 	bl	8001cb4 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800216a:	2108      	movs	r1, #8
 800216c:	2047      	movs	r0, #71	; 0x47
 800216e:	f7ff fda1 	bl	8001cb4 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8002172:	2103      	movs	r1, #3
 8002174:	2032      	movs	r0, #50	; 0x32
 8002176:	f7ff fd9d 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800217a:	2109      	movs	r1, #9
 800217c:	2030      	movs	r0, #48	; 0x30
 800217e:	f7ff fd99 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x01);
 8002182:	2101      	movs	r1, #1
 8002184:	20ff      	movs	r0, #255	; 0xff
 8002186:	f7ff fd95 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800218a:	2120      	movs	r1, #32
 800218c:	2030      	movs	r0, #48	; 0x30
 800218e:	f7ff fd91 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x00);
 8002192:	2100      	movs	r1, #0
 8002194:	20ff      	movs	r0, #255	; 0xff
 8002196:	f7ff fd8d 	bl	8001cb4 <writeReg>
        break;
 800219a:	e03b      	b.n	8002214 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 800219c:	2138      	movs	r1, #56	; 0x38
 800219e:	2048      	movs	r0, #72	; 0x48
 80021a0:	f7ff fd88 	bl	8001cb4 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80021a4:	2108      	movs	r1, #8
 80021a6:	2047      	movs	r0, #71	; 0x47
 80021a8:	f7ff fd84 	bl	8001cb4 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80021ac:	2103      	movs	r1, #3
 80021ae:	2032      	movs	r0, #50	; 0x32
 80021b0:	f7ff fd80 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 80021b4:	2108      	movs	r1, #8
 80021b6:	2030      	movs	r0, #48	; 0x30
 80021b8:	f7ff fd7c 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x01);
 80021bc:	2101      	movs	r1, #1
 80021be:	20ff      	movs	r0, #255	; 0xff
 80021c0:	f7ff fd78 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80021c4:	2120      	movs	r1, #32
 80021c6:	2030      	movs	r0, #48	; 0x30
 80021c8:	f7ff fd74 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x00);
 80021cc:	2100      	movs	r1, #0
 80021ce:	20ff      	movs	r0, #255	; 0xff
 80021d0:	f7ff fd70 	bl	8001cb4 <writeReg>
        break;
 80021d4:	e01e      	b.n	8002214 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 80021d6:	2148      	movs	r1, #72	; 0x48
 80021d8:	2048      	movs	r0, #72	; 0x48
 80021da:	f7ff fd6b 	bl	8001cb4 <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80021de:	2108      	movs	r1, #8
 80021e0:	2047      	movs	r0, #71	; 0x47
 80021e2:	f7ff fd67 	bl	8001cb4 <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 80021e6:	2103      	movs	r1, #3
 80021e8:	2032      	movs	r0, #50	; 0x32
 80021ea:	f7ff fd63 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 80021ee:	2107      	movs	r1, #7
 80021f0:	2030      	movs	r0, #48	; 0x30
 80021f2:	f7ff fd5f 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x01);
 80021f6:	2101      	movs	r1, #1
 80021f8:	20ff      	movs	r0, #255	; 0xff
 80021fa:	f7ff fd5b 	bl	8001cb4 <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80021fe:	2120      	movs	r1, #32
 8002200:	2030      	movs	r0, #48	; 0x30
 8002202:	f7ff fd57 	bl	8001cb4 <writeReg>
        writeReg(0xFF, 0x00);
 8002206:	2100      	movs	r1, #0
 8002208:	20ff      	movs	r0, #255	; 0xff
 800220a:	f7ff fd53 	bl	8001cb4 <writeReg>
        break;
 800220e:	e001      	b.n	8002214 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return 0;
 8002210:	2300      	movs	r3, #0
 8002212:	e03c      	b.n	800228e <setVcselPulsePeriod+0x292>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 8002214:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002218:	4619      	mov	r1, r3
 800221a:	2070      	movs	r0, #112	; 0x70
 800221c:	f7ff fd4a 	bl	8001cb4 <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 8002220:	6a3b      	ldr	r3, [r7, #32]
 8002222:	79ba      	ldrb	r2, [r7, #6]
 8002224:	4611      	mov	r1, r2
 8002226:	4618      	mov	r0, r3
 8002228:	f7ff fe26 	bl	8001e78 <timeoutMicrosecondsToMclks>
 800222c:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 800222e:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8002230:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002238:	2b00      	cmp	r3, #0
 800223a:	d003      	beq.n	8002244 <setVcselPulsePeriod+0x248>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 800223c:	8a7a      	ldrh	r2, [r7, #18]
 800223e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002240:	4413      	add	r3, r2
 8002242:	85fb      	strh	r3, [r7, #46]	; 0x2e
    }

    writeReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8002244:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff fe3c 	bl	8001ec4 <encodeTimeout>
 800224c:	4603      	mov	r3, r0
 800224e:	4619      	mov	r1, r3
 8002250:	2071      	movs	r0, #113	; 0x71
 8002252:	f7ff fd0d 	bl	8001c70 <writeReg16>
 8002256:	e001      	b.n	800225c <setVcselPulsePeriod+0x260>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return 0;
 8002258:	2300      	movs	r3, #0
 800225a:	e018      	b.n	800228e <setVcselPulsePeriod+0x292>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(measurement_timing_budget_us);
 800225c:	4b0e      	ldr	r3, [pc, #56]	; (8002298 <setVcselPulsePeriod+0x29c>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	4618      	mov	r0, r3
 8002262:	f000 f81b 	bl	800229c <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8002266:	2001      	movs	r0, #1
 8002268:	f7ff fc72 	bl	8001b50 <readReg>
 800226c:	4603      	mov	r3, r0
 800226e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8002272:	2102      	movs	r1, #2
 8002274:	2001      	movs	r0, #1
 8002276:	f7ff fd1d 	bl	8001cb4 <writeReg>
  performSingleRefCalibration(0x0);
 800227a:	2000      	movs	r0, #0
 800227c:	f000 f916 	bl	80024ac <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8002280:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002284:	4619      	mov	r1, r3
 8002286:	2001      	movs	r0, #1
 8002288:	f7ff fd14 	bl	8001cb4 <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return 1;
 800228c:	2301      	movs	r3, #1
}
 800228e:	4618      	mov	r0, r3
 8002290:	3730      	adds	r7, #48	; 0x30
 8002292:	46bd      	mov	sp, r7
 8002294:	bd80      	pop	{r7, pc}
 8002296:	bf00      	nop
 8002298:	200008a0 	.word	0x200008a0

0800229c <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
static int setMeasurementTimingBudget(uint32_t budget_us)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b090      	sub	sp, #64	; 0x40
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
uint16_t final_range_timeout_mclks;

  uint8_t enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80022a4:	f44f 63a5 	mov.w	r3, #1320	; 0x528
 80022a8:	873b      	strh	r3, [r7, #56]	; 0x38
  uint16_t const EndOverhead        = 960;
 80022aa:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80022ae:	86fb      	strh	r3, [r7, #54]	; 0x36
  uint16_t const MsrcOverhead       = 660;
 80022b0:	f44f 7325 	mov.w	r3, #660	; 0x294
 80022b4:	86bb      	strh	r3, [r7, #52]	; 0x34
  uint16_t const TccOverhead        = 590;
 80022b6:	f240 234e 	movw	r3, #590	; 0x24e
 80022ba:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t const DssOverhead        = 690;
 80022bc:	f240 23b2 	movw	r3, #690	; 0x2b2
 80022c0:	863b      	strh	r3, [r7, #48]	; 0x30
  uint16_t const PreRangeOverhead   = 660;
 80022c2:	f44f 7325 	mov.w	r3, #660	; 0x294
 80022c6:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint16_t const FinalRangeOverhead = 550;
 80022c8:	f240 2326 	movw	r3, #550	; 0x226
 80022cc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  uint32_t const MinTimingBudget = 20000;
 80022ce:	f644 6320 	movw	r3, #20000	; 0x4e20
 80022d2:	62bb      	str	r3, [r7, #40]	; 0x28

  if (budget_us < MinTimingBudget) { return 0; }
 80022d4:	687a      	ldr	r2, [r7, #4]
 80022d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d8:	429a      	cmp	r2, r3
 80022da:	d201      	bcs.n	80022e0 <setMeasurementTimingBudget+0x44>
 80022dc:	2300      	movs	r3, #0
 80022de:	e074      	b.n	80023ca <setMeasurementTimingBudget+0x12e>

  used_budget_us = StartOverhead + EndOverhead;
 80022e0:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 80022e2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80022e4:	4413      	add	r3, r2
 80022e6:	63fb      	str	r3, [r7, #60]	; 0x3c

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 80022e8:	2001      	movs	r0, #1
 80022ea:	f7ff fc31 	bl	8001b50 <readReg>
 80022ee:	4603      	mov	r3, r0
 80022f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  getSequenceStepTimeouts(enables, &timeouts);
 80022f4:	f107 0208 	add.w	r2, r7, #8
 80022f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80022fc:	4611      	mov	r1, r2
 80022fe:	4618      	mov	r0, r3
 8002300:	f7ff fe0b 	bl	8001f1a <getSequenceStepTimeouts>

  if (enables & SEQUENCE_ENABLE_TCC)
 8002304:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002308:	f003 0310 	and.w	r3, r3, #16
 800230c:	2b00      	cmp	r3, #0
 800230e:	d005      	beq.n	800231c <setMeasurementTimingBudget+0x80>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002310:	697a      	ldr	r2, [r7, #20]
 8002312:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002314:	4413      	add	r3, r2
 8002316:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002318:	4413      	add	r3, r2
 800231a:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_DSS)
 800231c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002320:	f003 0308 	and.w	r3, r3, #8
 8002324:	2b00      	cmp	r3, #0
 8002326:	d007      	beq.n	8002338 <setMeasurementTimingBudget+0x9c>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002328:	697a      	ldr	r2, [r7, #20]
 800232a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800232c:	4413      	add	r3, r2
 800232e:	005b      	lsls	r3, r3, #1
 8002330:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002332:	4413      	add	r3, r2
 8002334:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002336:	e00b      	b.n	8002350 <setMeasurementTimingBudget+0xb4>
  }
  else if (enables & SEQUENCE_ENABLE_MSRC)
 8002338:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800233c:	f003 0304 	and.w	r3, r3, #4
 8002340:	2b00      	cmp	r3, #0
 8002342:	d005      	beq.n	8002350 <setMeasurementTimingBudget+0xb4>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002344:	697a      	ldr	r2, [r7, #20]
 8002346:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8002348:	4413      	add	r3, r2
 800234a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800234c:	4413      	add	r3, r2
 800234e:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 8002350:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002354:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <setMeasurementTimingBudget+0xcc>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800235c:	69ba      	ldr	r2, [r7, #24]
 800235e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002360:	4413      	add	r3, r2
 8002362:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002364:	4413      	add	r3, r2
 8002366:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  if (enables & SEQUENCE_ENABLE_FINAL_RANGE)
 8002368:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 800236c:	2b00      	cmp	r3, #0
 800236e:	da2b      	bge.n	80023c8 <setMeasurementTimingBudget+0x12c>
  {
    used_budget_us += FinalRangeOverhead;
 8002370:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002372:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002374:	4413      	add	r3, r2
 8002376:	63fb      	str	r3, [r7, #60]	; 0x3c
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 8002378:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	429a      	cmp	r2, r3
 800237e:	d901      	bls.n	8002384 <setMeasurementTimingBudget+0xe8>
    {
      // "Requested timeout too big."
      return 0;
 8002380:	2300      	movs	r3, #0
 8002382:	e022      	b.n	80023ca <setMeasurementTimingBudget+0x12e>
    }

    final_range_timeout_us = budget_us - used_budget_us;
 8002384:	687a      	ldr	r2, [r7, #4]
 8002386:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	623b      	str	r3, [r7, #32]
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800238c:	897b      	ldrh	r3, [r7, #10]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 800238e:	b2db      	uxtb	r3, r3
 8002390:	4619      	mov	r1, r3
 8002392:	6a38      	ldr	r0, [r7, #32]
 8002394:	f7ff fd70 	bl	8001e78 <timeoutMicrosecondsToMclks>
 8002398:	4603      	mov	r3, r0
    final_range_timeout_mclks =
 800239a:	877b      	strh	r3, [r7, #58]	; 0x3a

    if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 800239c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d003      	beq.n	80023b0 <setMeasurementTimingBudget+0x114>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80023a8:	89fa      	ldrh	r2, [r7, #14]
 80023aa:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80023ac:	4413      	add	r3, r2
 80023ae:	877b      	strh	r3, [r7, #58]	; 0x3a
    }

    writeReg16(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80023b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80023b2:	4618      	mov	r0, r3
 80023b4:	f7ff fd86 	bl	8001ec4 <encodeTimeout>
 80023b8:	4603      	mov	r3, r0
 80023ba:	4619      	mov	r1, r3
 80023bc:	2071      	movs	r0, #113	; 0x71
 80023be:	f7ff fc57 	bl	8001c70 <writeReg16>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    measurement_timing_budget_us = budget_us; // store for internal reuse
 80023c2:	4a04      	ldr	r2, [pc, #16]	; (80023d4 <setMeasurementTimingBudget+0x138>)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6013      	str	r3, [r2, #0]
  }
  return 1;
 80023c8:	2301      	movs	r3, #1
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3740      	adds	r7, #64	; 0x40
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop
 80023d4:	200008a0 	.word	0x200008a0

080023d8 <getMeasurementTimingBudget>:

static uint32_t getMeasurementTimingBudget(void)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08c      	sub	sp, #48	; 0x30
 80023dc:	af00      	add	r7, sp, #0
  uint8_t enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80023de:	f240 7376 	movw	r3, #1910	; 0x776
 80023e2:	857b      	strh	r3, [r7, #42]	; 0x2a
  uint16_t const EndOverhead        = 960;
 80023e4:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80023e8:	853b      	strh	r3, [r7, #40]	; 0x28
  uint16_t const MsrcOverhead       = 660;
 80023ea:	f44f 7325 	mov.w	r3, #660	; 0x294
 80023ee:	84fb      	strh	r3, [r7, #38]	; 0x26
  uint16_t const TccOverhead        = 590;
 80023f0:	f240 234e 	movw	r3, #590	; 0x24e
 80023f4:	84bb      	strh	r3, [r7, #36]	; 0x24
  uint16_t const DssOverhead        = 690;
 80023f6:	f240 23b2 	movw	r3, #690	; 0x2b2
 80023fa:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t const PreRangeOverhead   = 660;
 80023fc:	f44f 7325 	mov.w	r3, #660	; 0x294
 8002400:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8002402:	f240 2326 	movw	r3, #550	; 0x226
 8002406:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 8002408:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 800240a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800240c:	4413      	add	r3, r2
 800240e:	62fb      	str	r3, [r7, #44]	; 0x2c

  enables = readReg(SYSTEM_SEQUENCE_CONFIG);
 8002410:	2001      	movs	r0, #1
 8002412:	f7ff fb9d 	bl	8001b50 <readReg>
 8002416:	4603      	mov	r3, r0
 8002418:	777b      	strb	r3, [r7, #29]
  getSequenceStepTimeouts(enables, &timeouts);
 800241a:	1d3a      	adds	r2, r7, #4
 800241c:	7f7b      	ldrb	r3, [r7, #29]
 800241e:	4611      	mov	r1, r2
 8002420:	4618      	mov	r0, r3
 8002422:	f7ff fd7a 	bl	8001f1a <getSequenceStepTimeouts>

  if (enables & SEQUENCE_ENABLE_TCC)
 8002426:	7f7b      	ldrb	r3, [r7, #29]
 8002428:	f003 0310 	and.w	r3, r3, #16
 800242c:	2b00      	cmp	r3, #0
 800242e:	d005      	beq.n	800243c <getMeasurementTimingBudget+0x64>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8002430:	693a      	ldr	r2, [r7, #16]
 8002432:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002434:	4413      	add	r3, r2
 8002436:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002438:	4413      	add	r3, r2
 800243a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_DSS)
 800243c:	7f7b      	ldrb	r3, [r7, #29]
 800243e:	f003 0308 	and.w	r3, r3, #8
 8002442:	2b00      	cmp	r3, #0
 8002444:	d007      	beq.n	8002456 <getMeasurementTimingBudget+0x7e>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8002446:	693a      	ldr	r2, [r7, #16]
 8002448:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800244a:	4413      	add	r3, r2
 800244c:	005b      	lsls	r3, r3, #1
 800244e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002450:	4413      	add	r3, r2
 8002452:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002454:	e00a      	b.n	800246c <getMeasurementTimingBudget+0x94>
  }
  else if (enables & SEQUENCE_ENABLE_MSRC)
 8002456:	7f7b      	ldrb	r3, [r7, #29]
 8002458:	f003 0304 	and.w	r3, r3, #4
 800245c:	2b00      	cmp	r3, #0
 800245e:	d005      	beq.n	800246c <getMeasurementTimingBudget+0x94>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 8002460:	693a      	ldr	r2, [r7, #16]
 8002462:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8002464:	4413      	add	r3, r2
 8002466:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002468:	4413      	add	r3, r2
 800246a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_PRE_RANGE)
 800246c:	7f7b      	ldrb	r3, [r7, #29]
 800246e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002472:	2b00      	cmp	r3, #0
 8002474:	d005      	beq.n	8002482 <getMeasurementTimingBudget+0xaa>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 8002476:	697a      	ldr	r2, [r7, #20]
 8002478:	8c3b      	ldrh	r3, [r7, #32]
 800247a:	4413      	add	r3, r2
 800247c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800247e:	4413      	add	r3, r2
 8002480:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  if (enables & SEQUENCE_ENABLE_FINAL_RANGE)
 8002482:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8002486:	2b00      	cmp	r3, #0
 8002488:	da05      	bge.n	8002496 <getMeasurementTimingBudget+0xbe>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800248a:	69ba      	ldr	r2, [r7, #24]
 800248c:	8bfb      	ldrh	r3, [r7, #30]
 800248e:	4413      	add	r3, r2
 8002490:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002492:	4413      	add	r3, r2
 8002494:	62fb      	str	r3, [r7, #44]	; 0x2c
  }

  measurement_timing_budget_us = budget_us; // store for internal reuse
 8002496:	4a04      	ldr	r2, [pc, #16]	; (80024a8 <getMeasurementTimingBudget+0xd0>)
 8002498:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800249a:	6013      	str	r3, [r2, #0]
  return budget_us;
 800249c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800249e:	4618      	mov	r0, r3
 80024a0:	3730      	adds	r7, #48	; 0x30
 80024a2:	46bd      	mov	sp, r7
 80024a4:	bd80      	pop	{r7, pc}
 80024a6:	bf00      	nop
 80024a8:	200008a0 	.word	0x200008a0

080024ac <performSingleRefCalibration>:

static int performSingleRefCalibration(uint8_t vhv_init_byte)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	71fb      	strb	r3, [r7, #7]
int iTimeout;
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 80024b6:	79fb      	ldrb	r3, [r7, #7]
 80024b8:	f043 0301 	orr.w	r3, r3, #1
 80024bc:	b2db      	uxtb	r3, r3
 80024be:	4619      	mov	r1, r3
 80024c0:	2000      	movs	r0, #0
 80024c2:	f7ff fbf7 	bl	8001cb4 <writeReg>

  iTimeout = 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	60fb      	str	r3, [r7, #12]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80024ca:	e00a      	b.n	80024e2 <performSingleRefCalibration+0x36>
  {
    iTimeout++;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	3301      	adds	r3, #1
 80024d0:	60fb      	str	r3, [r7, #12]
    HAL_Delay(5);//usleep(5000);
 80024d2:	2005      	movs	r0, #5
 80024d4:	f002 f8b8 	bl	8004648 <HAL_Delay>
    if (iTimeout > 100) { return 0; }
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b64      	cmp	r3, #100	; 0x64
 80024dc:	dd01      	ble.n	80024e2 <performSingleRefCalibration+0x36>
 80024de:	2300      	movs	r3, #0
 80024e0:	e010      	b.n	8002504 <performSingleRefCalibration+0x58>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80024e2:	2013      	movs	r0, #19
 80024e4:	f7ff fb34 	bl	8001b50 <readReg>
 80024e8:	4603      	mov	r3, r0
 80024ea:	f003 0307 	and.w	r3, r3, #7
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d0ec      	beq.n	80024cc <performSingleRefCalibration+0x20>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 80024f2:	2101      	movs	r1, #1
 80024f4:	200b      	movs	r0, #11
 80024f6:	f7ff fbdd 	bl	8001cb4 <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 80024fa:	2100      	movs	r1, #0
 80024fc:	2000      	movs	r0, #0
 80024fe:	f7ff fbd9 	bl	8001cb4 <writeReg>

  return 1;
 8002502:	2301      	movs	r3, #1
} /* performSingleRefCalibration() */
 8002504:	4618      	mov	r0, r3
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <initSensor>:

//
// Initialize the vl53l0x
//
static int initSensor(int bLongRangeMode)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b088      	sub	sp, #32
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
unsigned char spad_count=0, spad_type_is_aperture=0, ref_spad_map[6];
 8002514:	2300      	movs	r3, #0
 8002516:	75bb      	strb	r3, [r7, #22]
 8002518:	2300      	movs	r3, #0
 800251a:	757b      	strb	r3, [r7, #21]
unsigned char ucFirstSPAD, ucSPADsEnabled;
int i;

// set 2.8V mode
  writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
  readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 800251c:	2089      	movs	r0, #137	; 0x89
 800251e:	f7ff fb17 	bl	8001b50 <readReg>
 8002522:	4603      	mov	r3, r0
  writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8002524:	f043 0301 	orr.w	r3, r3, #1
 8002528:	b2db      	uxtb	r3, r3
 800252a:	4619      	mov	r1, r3
 800252c:	2089      	movs	r0, #137	; 0x89
 800252e:	f7ff fbc1 	bl	8001cb4 <writeReg>
// Set I2C standard mode
  writeRegList(ucI2CMode);
 8002532:	486a      	ldr	r0, [pc, #424]	; (80026dc <initSensor+0x1d0>)
 8002534:	f7ff fbda 	bl	8001cec <writeRegList>
  stop_variable = readReg(0x91);
 8002538:	2091      	movs	r0, #145	; 0x91
 800253a:	f7ff fb09 	bl	8001b50 <readReg>
 800253e:	4603      	mov	r3, r0
 8002540:	461a      	mov	r2, r3
 8002542:	4b67      	ldr	r3, [pc, #412]	; (80026e0 <initSensor+0x1d4>)
 8002544:	701a      	strb	r2, [r3, #0]
  writeRegList(ucI2CMode2);
 8002546:	4867      	ldr	r0, [pc, #412]	; (80026e4 <initSensor+0x1d8>)
 8002548:	f7ff fbd0 	bl	8001cec <writeRegList>
// disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(REG_MSRC_CONFIG_CONTROL, readReg(REG_MSRC_CONFIG_CONTROL) | 0x12);
 800254c:	2060      	movs	r0, #96	; 0x60
 800254e:	f7ff faff 	bl	8001b50 <readReg>
 8002552:	4603      	mov	r3, r0
 8002554:	f043 0312 	orr.w	r3, r3, #18
 8002558:	b2db      	uxtb	r3, r3
 800255a:	4619      	mov	r1, r3
 800255c:	2060      	movs	r0, #96	; 0x60
 800255e:	f7ff fba9 	bl	8001cb4 <writeReg>
  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 32); // 0.25
 8002562:	2120      	movs	r1, #32
 8002564:	2044      	movs	r0, #68	; 0x44
 8002566:	f7ff fb83 	bl	8001c70 <writeReg16>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800256a:	21ff      	movs	r1, #255	; 0xff
 800256c:	2001      	movs	r0, #1
 800256e:	f7ff fba1 	bl	8001cb4 <writeReg>
  getSpadInfo(&spad_count, &spad_type_is_aperture);
 8002572:	f107 0215 	add.w	r2, r7, #21
 8002576:	f107 0316 	add.w	r3, r7, #22
 800257a:	4611      	mov	r1, r2
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff fbd9 	bl	8001d34 <getSpadInfo>

  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002582:	f107 030c 	add.w	r3, r7, #12
 8002586:	2206      	movs	r2, #6
 8002588:	4619      	mov	r1, r3
 800258a:	20b0      	movs	r0, #176	; 0xb0
 800258c:	f7ff fb00 	bl	8001b90 <readMulti>
//printf("initial spad map: %02x,%02x,%02x,%02x,%02x,%02x\n", ref_spad_map[0], ref_spad_map[1], ref_spad_map[2], ref_spad_map[3], ref_spad_map[4], ref_spad_map[5]);
  writeRegList(ucSPAD);
 8002590:	4855      	ldr	r0, [pc, #340]	; (80026e8 <initSensor+0x1dc>)
 8002592:	f7ff fbab 	bl	8001cec <writeRegList>
  ucFirstSPAD = (spad_type_is_aperture) ? 12: 0;
 8002596:	7d7b      	ldrb	r3, [r7, #21]
 8002598:	2b00      	cmp	r3, #0
 800259a:	d001      	beq.n	80025a0 <initSensor+0x94>
 800259c:	230c      	movs	r3, #12
 800259e:	e000      	b.n	80025a2 <initSensor+0x96>
 80025a0:	2300      	movs	r3, #0
 80025a2:	75fb      	strb	r3, [r7, #23]
  ucSPADsEnabled = 0;
 80025a4:	2300      	movs	r3, #0
 80025a6:	77fb      	strb	r3, [r7, #31]
// clear bits for unused SPADs
  for (i=0; i<48; i++)
 80025a8:	2300      	movs	r3, #0
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	e037      	b.n	800261e <initSensor+0x112>
  {
    if (i < ucFirstSPAD || ucSPADsEnabled == spad_count)
 80025ae:	7dfb      	ldrb	r3, [r7, #23]
 80025b0:	69ba      	ldr	r2, [r7, #24]
 80025b2:	429a      	cmp	r2, r3
 80025b4:	db03      	blt.n	80025be <initSensor+0xb2>
 80025b6:	7dbb      	ldrb	r3, [r7, #22]
 80025b8:	7ffa      	ldrb	r2, [r7, #31]
 80025ba:	429a      	cmp	r2, r3
 80025bc:	d119      	bne.n	80025f2 <initSensor+0xe6>
    {
      ref_spad_map[i>>3] &= ~(1<<(i & 7));
 80025be:	69bb      	ldr	r3, [r7, #24]
 80025c0:	10db      	asrs	r3, r3, #3
 80025c2:	3320      	adds	r3, #32
 80025c4:	443b      	add	r3, r7
 80025c6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80025ca:	b25a      	sxtb	r2, r3
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	2101      	movs	r1, #1
 80025d4:	fa01 f303 	lsl.w	r3, r1, r3
 80025d8:	b25b      	sxtb	r3, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	b25b      	sxtb	r3, r3
 80025de:	4013      	ands	r3, r2
 80025e0:	b25a      	sxtb	r2, r3
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	10db      	asrs	r3, r3, #3
 80025e6:	b2d2      	uxtb	r2, r2
 80025e8:	3320      	adds	r3, #32
 80025ea:	443b      	add	r3, r7
 80025ec:	f803 2c14 	strb.w	r2, [r3, #-20]
 80025f0:	e012      	b.n	8002618 <initSensor+0x10c>
    }
    else if (ref_spad_map[i>>3] & (1<< (i & 7)))
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	10db      	asrs	r3, r3, #3
 80025f6:	3320      	adds	r3, #32
 80025f8:	443b      	add	r3, r7
 80025fa:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80025fe:	461a      	mov	r2, r3
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	f003 0307 	and.w	r3, r3, #7
 8002606:	fa42 f303 	asr.w	r3, r2, r3
 800260a:	f003 0301 	and.w	r3, r3, #1
 800260e:	2b00      	cmp	r3, #0
 8002610:	d002      	beq.n	8002618 <initSensor+0x10c>
    {
      ucSPADsEnabled++;
 8002612:	7ffb      	ldrb	r3, [r7, #31]
 8002614:	3301      	adds	r3, #1
 8002616:	77fb      	strb	r3, [r7, #31]
  for (i=0; i<48; i++)
 8002618:	69bb      	ldr	r3, [r7, #24]
 800261a:	3301      	adds	r3, #1
 800261c:	61bb      	str	r3, [r7, #24]
 800261e:	69bb      	ldr	r3, [r7, #24]
 8002620:	2b2f      	cmp	r3, #47	; 0x2f
 8002622:	ddc4      	ble.n	80025ae <initSensor+0xa2>
    }
  } // for i
  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8002624:	f107 030c 	add.w	r3, r7, #12
 8002628:	2206      	movs	r2, #6
 800262a:	4619      	mov	r1, r3
 800262c:	20b0      	movs	r0, #176	; 0xb0
 800262e:	f7ff facf 	bl	8001bd0 <writeMulti>
//printf("final spad map: %02x,%02x,%02x,%02x,%02x,%02x\n", ref_spad_map[0],
//ref_spad_map[1], ref_spad_map[2], ref_spad_map[3], ref_spad_map[4], ref_spad_map[5]);

// load default tuning settings
  writeRegList(ucDefTuning); // long list of magic numbers
 8002632:	482e      	ldr	r0, [pc, #184]	; (80026ec <initSensor+0x1e0>)
 8002634:	f7ff fb5a 	bl	8001cec <writeRegList>

// change some settings for long range mode
  if (bLongRangeMode)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00b      	beq.n	8002656 <initSensor+0x14a>
  {
	writeReg16(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, 13); // 0.1
 800263e:	210d      	movs	r1, #13
 8002640:	2044      	movs	r0, #68	; 0x44
 8002642:	f7ff fb15 	bl	8001c70 <writeReg16>
	setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8002646:	2112      	movs	r1, #18
 8002648:	2000      	movs	r0, #0
 800264a:	f7ff fcd7 	bl	8001ffc <setVcselPulsePeriod>
	setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 800264e:	210e      	movs	r1, #14
 8002650:	2001      	movs	r0, #1
 8002652:	f7ff fcd3 	bl	8001ffc <setVcselPulsePeriod>
  }

// set interrupt configuration to "new sample ready"
  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8002656:	2104      	movs	r1, #4
 8002658:	200a      	movs	r0, #10
 800265a:	f7ff fb2b 	bl	8001cb4 <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 800265e:	2084      	movs	r0, #132	; 0x84
 8002660:	f7ff fa76 	bl	8001b50 <readReg>
 8002664:	4603      	mov	r3, r0
 8002666:	f023 0310 	bic.w	r3, r3, #16
 800266a:	b2db      	uxtb	r3, r3
 800266c:	4619      	mov	r1, r3
 800266e:	2084      	movs	r0, #132	; 0x84
 8002670:	f7ff fb20 	bl	8001cb4 <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8002674:	2101      	movs	r1, #1
 8002676:	200b      	movs	r0, #11
 8002678:	f7ff fb1c 	bl	8001cb4 <writeReg>
  measurement_timing_budget_us = getMeasurementTimingBudget();
 800267c:	f7ff feac 	bl	80023d8 <getMeasurementTimingBudget>
 8002680:	4603      	mov	r3, r0
 8002682:	4a1b      	ldr	r2, [pc, #108]	; (80026f0 <initSensor+0x1e4>)
 8002684:	6013      	str	r3, [r2, #0]
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xe8);
 8002686:	21e8      	movs	r1, #232	; 0xe8
 8002688:	2001      	movs	r0, #1
 800268a:	f7ff fb13 	bl	8001cb4 <writeReg>
  setMeasurementTimingBudget(measurement_timing_budget_us);
 800268e:	4b18      	ldr	r3, [pc, #96]	; (80026f0 <initSensor+0x1e4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4618      	mov	r0, r3
 8002694:	f7ff fe02 	bl	800229c <setMeasurementTimingBudget>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8002698:	2101      	movs	r1, #1
 800269a:	2001      	movs	r0, #1
 800269c:	f7ff fb0a 	bl	8001cb4 <writeReg>
  if (!performSingleRefCalibration(0x40)) { return 0; }
 80026a0:	2040      	movs	r0, #64	; 0x40
 80026a2:	f7ff ff03 	bl	80024ac <performSingleRefCalibration>
 80026a6:	4603      	mov	r3, r0
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d101      	bne.n	80026b0 <initSensor+0x1a4>
 80026ac:	2300      	movs	r3, #0
 80026ae:	e010      	b.n	80026d2 <initSensor+0x1c6>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 80026b0:	2102      	movs	r1, #2
 80026b2:	2001      	movs	r0, #1
 80026b4:	f7ff fafe 	bl	8001cb4 <writeReg>
  if (!performSingleRefCalibration(0x00)) { return 0; }
 80026b8:	2000      	movs	r0, #0
 80026ba:	f7ff fef7 	bl	80024ac <performSingleRefCalibration>
 80026be:	4603      	mov	r3, r0
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d101      	bne.n	80026c8 <initSensor+0x1bc>
 80026c4:	2300      	movs	r3, #0
 80026c6:	e004      	b.n	80026d2 <initSensor+0x1c6>
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xe8);
 80026c8:	21e8      	movs	r1, #232	; 0xe8
 80026ca:	2001      	movs	r0, #1
 80026cc:	f7ff faf2 	bl	8001cb4 <writeReg>
  return 1;
 80026d0:	2301      	movs	r3, #1
} /* initSensor() */
 80026d2:	4618      	mov	r0, r3
 80026d4:	3720      	adds	r7, #32
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
 80026da:	bf00      	nop
 80026dc:	20000024 	.word	0x20000024
 80026e0:	2000089c 	.word	0x2000089c
 80026e4:	20000030 	.word	0x20000030
 80026e8:	2000005c 	.word	0x2000005c
 80026ec:	20000068 	.word	0x20000068
 80026f0:	200008a0 	.word	0x200008a0

080026f4 <readRangeContinuousMillimeters>:

uint16_t readRangeContinuousMillimeters(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b082      	sub	sp, #8
 80026f8:	af00      	add	r7, sp, #0
int iTimeout = 0;
 80026fa:	2300      	movs	r3, #0
 80026fc:	607b      	str	r3, [r7, #4]
uint16_t range;

  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 80026fe:	bf00      	nop
 8002700:	2013      	movs	r0, #19
 8002702:	f7ff fa25 	bl	8001b50 <readReg>
 8002706:	4603      	mov	r3, r0
 8002708:	f003 0307 	and.w	r3, r3, #7
 800270c:	2b00      	cmp	r3, #0
 800270e:	d0f7      	beq.n	8002700 <readRangeContinuousMillimeters+0xc>

  }

  // assumptions: Linearity Corrective Gain is 1000 (default);
  // fractional ranging is not enabled
  range = readReg16(RESULT_RANGE_STATUS + 10);
 8002710:	201e      	movs	r0, #30
 8002712:	f7ff f9f7 	bl	8001b04 <readReg16>
 8002716:	4603      	mov	r3, r0
 8002718:	807b      	strh	r3, [r7, #2]

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 800271a:	2101      	movs	r1, #1
 800271c:	200b      	movs	r0, #11
 800271e:	f7ff fac9 	bl	8001cb4 <writeReg>

  return range;
 8002722:	887b      	ldrh	r3, [r7, #2]
}
 8002724:	4618      	mov	r0, r3
 8002726:	3708      	adds	r7, #8
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}

0800272c <tofReadDistance>:
//
// Read the current distance in mm
//
int tofReadDistance(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	af00      	add	r7, sp, #0
int iTimeout;

  writeReg(0x80, 0x01);
 8002732:	2101      	movs	r1, #1
 8002734:	2080      	movs	r0, #128	; 0x80
 8002736:	f7ff fabd 	bl	8001cb4 <writeReg>
  writeReg(0xFF, 0x01);
 800273a:	2101      	movs	r1, #1
 800273c:	20ff      	movs	r0, #255	; 0xff
 800273e:	f7ff fab9 	bl	8001cb4 <writeReg>
  writeReg(0x00, 0x00);
 8002742:	2100      	movs	r1, #0
 8002744:	2000      	movs	r0, #0
 8002746:	f7ff fab5 	bl	8001cb4 <writeReg>
  writeReg(0x91, stop_variable);
 800274a:	4b14      	ldr	r3, [pc, #80]	; (800279c <tofReadDistance+0x70>)
 800274c:	781b      	ldrb	r3, [r3, #0]
 800274e:	4619      	mov	r1, r3
 8002750:	2091      	movs	r0, #145	; 0x91
 8002752:	f7ff faaf 	bl	8001cb4 <writeReg>
  writeReg(0x00, 0x01);
 8002756:	2101      	movs	r1, #1
 8002758:	2000      	movs	r0, #0
 800275a:	f7ff faab 	bl	8001cb4 <writeReg>
  writeReg(0xFF, 0x00);
 800275e:	2100      	movs	r1, #0
 8002760:	20ff      	movs	r0, #255	; 0xff
 8002762:	f7ff faa7 	bl	8001cb4 <writeReg>
  writeReg(0x80, 0x00);
 8002766:	2100      	movs	r1, #0
 8002768:	2080      	movs	r0, #128	; 0x80
 800276a:	f7ff faa3 	bl	8001cb4 <writeReg>

  writeReg(SYSRANGE_START, 0x01);
 800276e:	2101      	movs	r1, #1
 8002770:	2000      	movs	r0, #0
 8002772:	f7ff fa9f 	bl	8001cb4 <writeReg>

  // "Wait until start bit has been cleared"
  iTimeout = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	607b      	str	r3, [r7, #4]
  while (readReg(SYSRANGE_START) & 0x01)
 800277a:	bf00      	nop
 800277c:	2000      	movs	r0, #0
 800277e:	f7ff f9e7 	bl	8001b50 <readReg>
 8002782:	4603      	mov	r3, r0
 8002784:	f003 0301 	and.w	r3, r3, #1
 8002788:	2b00      	cmp	r3, #0
 800278a:	d1f7      	bne.n	800277c <tofReadDistance+0x50>
	    }
	}

  }

  return readRangeContinuousMillimeters();
 800278c:	f7ff ffb2 	bl	80026f4 <readRangeContinuousMillimeters>
 8002790:	4603      	mov	r3, r0

} /* tofReadDistance() */
 8002792:	4618      	mov	r0, r3
 8002794:	3708      	adds	r7, #8
 8002796:	46bd      	mov	sp, r7
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	2000089c 	.word	0x2000089c

080027a0 <tofGetModel>:

int tofGetModel(int *model, int *revision)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b086      	sub	sp, #24
 80027a4:	af02      	add	r7, sp, #8
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
	uint8_t ucTemp, ucAddr;

	if (model)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d019      	beq.n	80027e4 <tofGetModel+0x44>
	{
		ucAddr = REG_IDENTIFICATION_MODEL_ID;
 80027b0:	23c0      	movs	r3, #192	; 0xc0
 80027b2:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 80027b4:	f107 020e 	add.w	r2, r7, #14
 80027b8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027bc:	9300      	str	r3, [sp, #0]
 80027be:	2301      	movs	r3, #1
 80027c0:	2152      	movs	r1, #82	; 0x52
 80027c2:	4819      	ldr	r0, [pc, #100]	; (8002828 <tofGetModel+0x88>)
 80027c4:	f003 fb36 	bl	8005e34 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 80027c8:	f107 020f 	add.w	r2, r7, #15
 80027cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027d0:	9300      	str	r3, [sp, #0]
 80027d2:	2301      	movs	r3, #1
 80027d4:	2153      	movs	r1, #83	; 0x53
 80027d6:	4814      	ldr	r0, [pc, #80]	; (8002828 <tofGetModel+0x88>)
 80027d8:	f003 fc2a 	bl	8006030 <HAL_I2C_Master_Receive>
		*model = ucTemp;
 80027dc:	7bfb      	ldrb	r3, [r7, #15]
 80027de:	461a      	mov	r2, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	601a      	str	r2, [r3, #0]
	}
	if (revision)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d019      	beq.n	800281e <tofGetModel+0x7e>
	{
		ucAddr = REG_IDENTIFICATION_REVISION_ID;
 80027ea:	23c2      	movs	r3, #194	; 0xc2
 80027ec:	73bb      	strb	r3, [r7, #14]
		HAL_I2C_Master_Transmit(&hi2c2, ToF_Device_Address, &ucAddr, 1, 1000);
 80027ee:	f107 020e 	add.w	r2, r7, #14
 80027f2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80027f6:	9300      	str	r3, [sp, #0]
 80027f8:	2301      	movs	r3, #1
 80027fa:	2152      	movs	r1, #82	; 0x52
 80027fc:	480a      	ldr	r0, [pc, #40]	; (8002828 <tofGetModel+0x88>)
 80027fe:	f003 fb19 	bl	8005e34 <HAL_I2C_Master_Transmit>
		HAL_I2C_Master_Receive(&hi2c2, ToF_Device_Address + 1, &ucTemp, 1, 1000);
 8002802:	f107 020f 	add.w	r2, r7, #15
 8002806:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800280a:	9300      	str	r3, [sp, #0]
 800280c:	2301      	movs	r3, #1
 800280e:	2153      	movs	r1, #83	; 0x53
 8002810:	4805      	ldr	r0, [pc, #20]	; (8002828 <tofGetModel+0x88>)
 8002812:	f003 fc0d 	bl	8006030 <HAL_I2C_Master_Receive>
		*revision = ucTemp;
 8002816:	7bfb      	ldrb	r3, [r7, #15]
 8002818:	461a      	mov	r2, r3
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	601a      	str	r2, [r3, #0]
	}
	return 1;
 800281e:	2301      	movs	r3, #1

} /* tofGetModel() */
 8002820:	4618      	mov	r0, r3
 8002822:	3710      	adds	r7, #16
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	200008a4 	.word	0x200008a4

0800282c <initTof>:
 * @brief Use to initialize the ToF sensor
 *
 * @return
 */
int initTof()
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
	int model = 0, revision = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	607b      	str	r3, [r7, #4]
 8002836:	2300      	movs	r3, #0
 8002838:	603b      	str	r3, [r7, #0]

	HAL_GPIO_WritePin(TOF_XSHUT_GPIO_Port, TOF_XSHUT_Pin, SET);
 800283a:	2201      	movs	r2, #1
 800283c:	2120      	movs	r1, #32
 800283e:	4821      	ldr	r0, [pc, #132]	; (80028c4 <initTof+0x98>)
 8002840:	f003 f93a 	bl	8005ab8 <HAL_GPIO_WritePin>
	while(I2C2->CR2==2)
 8002844:	e00d      	b.n	8002862 <initTof+0x36>
		{
		  while(HAL_I2C_DeInit(&hi2c2) != HAL_OK);
 8002846:	bf00      	nop
 8002848:	481f      	ldr	r0, [pc, #124]	; (80028c8 <initTof+0x9c>)
 800284a:	f003 fac3 	bl	8005dd4 <HAL_I2C_DeInit>
 800284e:	4603      	mov	r3, r0
 8002850:	2b00      	cmp	r3, #0
 8002852:	d1f9      	bne.n	8002848 <initTof+0x1c>
		  while(HAL_I2C_Init(&hi2c2) != HAL_OK);
 8002854:	bf00      	nop
 8002856:	481c      	ldr	r0, [pc, #112]	; (80028c8 <initTof+0x9c>)
 8002858:	f003 f978 	bl	8005b4c <HAL_I2C_Init>
 800285c:	4603      	mov	r3, r0
 800285e:	2b00      	cmp	r3, #0
 8002860:	d1f9      	bne.n	8002856 <initTof+0x2a>
	while(I2C2->CR2==2)
 8002862:	4b1a      	ldr	r3, [pc, #104]	; (80028cc <initTof+0xa0>)
 8002864:	685b      	ldr	r3, [r3, #4]
 8002866:	2b02      	cmp	r3, #2
 8002868:	d0ed      	beq.n	8002846 <initTof+0x1a>
		}

	tofInit(1); // set long range mode (up to 2m)
 800286a:	2001      	movs	r0, #1
 800286c:	f7ff f93e 	bl	8001aec <tofInit>
	tofGetModel(&model, &revision);
 8002870:	463a      	mov	r2, r7
 8002872:	1d3b      	adds	r3, r7, #4
 8002874:	4611      	mov	r1, r2
 8002876:	4618      	mov	r0, r3
 8002878:	f7ff ff92 	bl	80027a0 <tofGetModel>
	while(model != 238 || revision != 16) //initialise le ToF
 800287c:	e016      	b.n	80028ac <initTof+0x80>
	{
	while(HAL_I2C_DeInit(&hi2c2) != HAL_OK);
 800287e:	bf00      	nop
 8002880:	4811      	ldr	r0, [pc, #68]	; (80028c8 <initTof+0x9c>)
 8002882:	f003 faa7 	bl	8005dd4 <HAL_I2C_DeInit>
 8002886:	4603      	mov	r3, r0
 8002888:	2b00      	cmp	r3, #0
 800288a:	d1f9      	bne.n	8002880 <initTof+0x54>
	while(HAL_I2C_Init(&hi2c2) != HAL_OK);
 800288c:	bf00      	nop
 800288e:	480e      	ldr	r0, [pc, #56]	; (80028c8 <initTof+0x9c>)
 8002890:	f003 f95c 	bl	8005b4c <HAL_I2C_Init>
 8002894:	4603      	mov	r3, r0
 8002896:	2b00      	cmp	r3, #0
 8002898:	d1f9      	bne.n	800288e <initTof+0x62>
	tofInit(1); // set long range mode (up to 2m)
 800289a:	2001      	movs	r0, #1
 800289c:	f7ff f926 	bl	8001aec <tofInit>
	tofGetModel(&model, &revision);
 80028a0:	463a      	mov	r2, r7
 80028a2:	1d3b      	adds	r3, r7, #4
 80028a4:	4611      	mov	r1, r2
 80028a6:	4618      	mov	r0, r3
 80028a8:	f7ff ff7a 	bl	80027a0 <tofGetModel>
	while(model != 238 || revision != 16) //initialise le ToF
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2bee      	cmp	r3, #238	; 0xee
 80028b0:	d1e5      	bne.n	800287e <initTof+0x52>
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	2b10      	cmp	r3, #16
 80028b6:	d1e2      	bne.n	800287e <initTof+0x52>
	}
	return 1;
 80028b8:	2301      	movs	r3, #1
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	3708      	adds	r7, #8
 80028be:	46bd      	mov	sp, r7
 80028c0:	bd80      	pop	{r7, pc}
 80028c2:	bf00      	nop
 80028c4:	40010c00 	.word	0x40010c00
 80028c8:	200008a4 	.word	0x200008a4
 80028cc:	40005800 	.word	0x40005800

080028d0 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b088      	sub	sp, #32
 80028d4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028d6:	f107 0310 	add.w	r3, r7, #16
 80028da:	2200      	movs	r2, #0
 80028dc:	601a      	str	r2, [r3, #0]
 80028de:	605a      	str	r2, [r3, #4]
 80028e0:	609a      	str	r2, [r3, #8]
 80028e2:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028e4:	4b38      	ldr	r3, [pc, #224]	; (80029c8 <MX_GPIO_Init+0xf8>)
 80028e6:	699b      	ldr	r3, [r3, #24]
 80028e8:	4a37      	ldr	r2, [pc, #220]	; (80029c8 <MX_GPIO_Init+0xf8>)
 80028ea:	f043 0310 	orr.w	r3, r3, #16
 80028ee:	6193      	str	r3, [r2, #24]
 80028f0:	4b35      	ldr	r3, [pc, #212]	; (80029c8 <MX_GPIO_Init+0xf8>)
 80028f2:	699b      	ldr	r3, [r3, #24]
 80028f4:	f003 0310 	and.w	r3, r3, #16
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80028fc:	4b32      	ldr	r3, [pc, #200]	; (80029c8 <MX_GPIO_Init+0xf8>)
 80028fe:	699b      	ldr	r3, [r3, #24]
 8002900:	4a31      	ldr	r2, [pc, #196]	; (80029c8 <MX_GPIO_Init+0xf8>)
 8002902:	f043 0320 	orr.w	r3, r3, #32
 8002906:	6193      	str	r3, [r2, #24]
 8002908:	4b2f      	ldr	r3, [pc, #188]	; (80029c8 <MX_GPIO_Init+0xf8>)
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	f003 0320 	and.w	r3, r3, #32
 8002910:	60bb      	str	r3, [r7, #8]
 8002912:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002914:	4b2c      	ldr	r3, [pc, #176]	; (80029c8 <MX_GPIO_Init+0xf8>)
 8002916:	699b      	ldr	r3, [r3, #24]
 8002918:	4a2b      	ldr	r2, [pc, #172]	; (80029c8 <MX_GPIO_Init+0xf8>)
 800291a:	f043 0304 	orr.w	r3, r3, #4
 800291e:	6193      	str	r3, [r2, #24]
 8002920:	4b29      	ldr	r3, [pc, #164]	; (80029c8 <MX_GPIO_Init+0xf8>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	f003 0304 	and.w	r3, r3, #4
 8002928:	607b      	str	r3, [r7, #4]
 800292a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292c:	4b26      	ldr	r3, [pc, #152]	; (80029c8 <MX_GPIO_Init+0xf8>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	4a25      	ldr	r2, [pc, #148]	; (80029c8 <MX_GPIO_Init+0xf8>)
 8002932:	f043 0308 	orr.w	r3, r3, #8
 8002936:	6193      	str	r3, [r2, #24]
 8002938:	4b23      	ldr	r3, [pc, #140]	; (80029c8 <MX_GPIO_Init+0xf8>)
 800293a:	699b      	ldr	r3, [r3, #24]
 800293c:	f003 0308 	and.w	r3, r3, #8
 8002940:	603b      	str	r3, [r7, #0]
 8002942:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 8002944:	2200      	movs	r2, #0
 8002946:	f24f 0120 	movw	r1, #61472	; 0xf020
 800294a:	4820      	ldr	r0, [pc, #128]	; (80029cc <MX_GPIO_Init+0xfc>)
 800294c:	f003 f8b4 	bl	8005ab8 <HAL_GPIO_WritePin>
                          |TOF_XSHUT_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_BTN_Pin;
 8002950:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002954:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002956:	4b1e      	ldr	r3, [pc, #120]	; (80029d0 <MX_GPIO_Init+0x100>)
 8002958:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800295a:	2300      	movs	r3, #0
 800295c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(USER_BTN_GPIO_Port, &GPIO_InitStruct);
 800295e:	f107 0310 	add.w	r3, r7, #16
 8002962:	4619      	mov	r1, r3
 8002964:	481b      	ldr	r0, [pc, #108]	; (80029d4 <MX_GPIO_Init+0x104>)
 8002966:	f002 fe47 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LED_1_Pin|LED_2_Pin|LED_3_Pin|LED_4_Pin
 800296a:	f24f 0320 	movw	r3, #61472	; 0xf020
 800296e:	613b      	str	r3, [r7, #16]
                          |TOF_XSHUT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002970:	2301      	movs	r3, #1
 8002972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002974:	2300      	movs	r3, #0
 8002976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002978:	2302      	movs	r3, #2
 800297a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800297c:	f107 0310 	add.w	r3, r7, #16
 8002980:	4619      	mov	r1, r3
 8002982:	4812      	ldr	r0, [pc, #72]	; (80029cc <MX_GPIO_Init+0xfc>)
 8002984:	f002 fe38 	bl	80055f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TOF_Interrupt_Pin;
 8002988:	2310      	movs	r3, #16
 800298a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800298c:	4b10      	ldr	r3, [pc, #64]	; (80029d0 <MX_GPIO_Init+0x100>)
 800298e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002990:	2300      	movs	r3, #0
 8002992:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TOF_Interrupt_GPIO_Port, &GPIO_InitStruct);
 8002994:	f107 0310 	add.w	r3, r7, #16
 8002998:	4619      	mov	r1, r3
 800299a:	480c      	ldr	r0, [pc, #48]	; (80029cc <MX_GPIO_Init+0xfc>)
 800299c:	f002 fe2c 	bl	80055f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 80029a0:	2200      	movs	r2, #0
 80029a2:	2100      	movs	r1, #0
 80029a4:	200a      	movs	r0, #10
 80029a6:	f002 f96e 	bl	8004c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80029aa:	200a      	movs	r0, #10
 80029ac:	f002 f987 	bl	8004cbe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80029b0:	2200      	movs	r2, #0
 80029b2:	2100      	movs	r1, #0
 80029b4:	2028      	movs	r0, #40	; 0x28
 80029b6:	f002 f966 	bl	8004c86 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80029ba:	2028      	movs	r0, #40	; 0x28
 80029bc:	f002 f97f 	bl	8004cbe <HAL_NVIC_EnableIRQ>

}
 80029c0:	bf00      	nop
 80029c2:	3720      	adds	r7, #32
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	40021000 	.word	0x40021000
 80029cc:	40010c00 	.word	0x40010c00
 80029d0:	10110000 	.word	0x10110000
 80029d4:	40011000 	.word	0x40011000

080029d8 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80029dc:	4b12      	ldr	r3, [pc, #72]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029de:	4a13      	ldr	r2, [pc, #76]	; (8002a2c <MX_I2C2_Init+0x54>)
 80029e0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80029e2:	4b11      	ldr	r3, [pc, #68]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029e4:	4a12      	ldr	r2, [pc, #72]	; (8002a30 <MX_I2C2_Init+0x58>)
 80029e6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80029e8:	4b0f      	ldr	r3, [pc, #60]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 80029ee:	4b0e      	ldr	r3, [pc, #56]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80029f4:	4b0c      	ldr	r3, [pc, #48]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029f6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029fa:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80029fc:	4b0a      	ldr	r3, [pc, #40]	; (8002a28 <MX_I2C2_Init+0x50>)
 80029fe:	2200      	movs	r2, #0
 8002a00:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002a02:	4b09      	ldr	r3, [pc, #36]	; (8002a28 <MX_I2C2_Init+0x50>)
 8002a04:	2200      	movs	r2, #0
 8002a06:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002a08:	4b07      	ldr	r3, [pc, #28]	; (8002a28 <MX_I2C2_Init+0x50>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <MX_I2C2_Init+0x50>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002a14:	4804      	ldr	r0, [pc, #16]	; (8002a28 <MX_I2C2_Init+0x50>)
 8002a16:	f003 f899 	bl	8005b4c <HAL_I2C_Init>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002a20:	f000 fc58 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002a24:	bf00      	nop
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	200008a4 	.word	0x200008a4
 8002a2c:	40005800 	.word	0x40005800
 8002a30:	000186a0 	.word	0x000186a0

08002a34 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b088      	sub	sp, #32
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a3c:	f107 0310 	add.w	r3, r7, #16
 8002a40:	2200      	movs	r2, #0
 8002a42:	601a      	str	r2, [r3, #0]
 8002a44:	605a      	str	r2, [r3, #4]
 8002a46:	609a      	str	r2, [r3, #8]
 8002a48:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C2)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4a16      	ldr	r2, [pc, #88]	; (8002aa8 <HAL_I2C_MspInit+0x74>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d124      	bne.n	8002a9e <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a54:	4b15      	ldr	r3, [pc, #84]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a56:	699b      	ldr	r3, [r3, #24]
 8002a58:	4a14      	ldr	r2, [pc, #80]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a5a:	f043 0308 	orr.w	r3, r3, #8
 8002a5e:	6193      	str	r3, [r2, #24]
 8002a60:	4b12      	ldr	r3, [pc, #72]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	f003 0308 	and.w	r3, r3, #8
 8002a68:	60fb      	str	r3, [r7, #12]
 8002a6a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = TOF_SCL_Pin|TOF_SDA_Pin;
 8002a6c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002a70:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a72:	2312      	movs	r3, #18
 8002a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a76:	2303      	movs	r3, #3
 8002a78:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a7a:	f107 0310 	add.w	r3, r7, #16
 8002a7e:	4619      	mov	r1, r3
 8002a80:	480b      	ldr	r0, [pc, #44]	; (8002ab0 <HAL_I2C_MspInit+0x7c>)
 8002a82:	f002 fdb9 	bl	80055f8 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002a86:	4b09      	ldr	r3, [pc, #36]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	4a08      	ldr	r2, [pc, #32]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a8c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8002a90:	61d3      	str	r3, [r2, #28]
 8002a92:	4b06      	ldr	r3, [pc, #24]	; (8002aac <HAL_I2C_MspInit+0x78>)
 8002a94:	69db      	ldr	r3, [r3, #28]
 8002a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a9a:	60bb      	str	r3, [r7, #8]
 8002a9c:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8002a9e:	bf00      	nop
 8002aa0:	3720      	adds	r7, #32
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}
 8002aa6:	bf00      	nop
 8002aa8:	40005800 	.word	0x40005800
 8002aac:	40021000 	.word	0x40021000
 8002ab0:	40010c00 	.word	0x40010c00

08002ab4 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C2)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a0b      	ldr	r2, [pc, #44]	; (8002af0 <HAL_I2C_MspDeInit+0x3c>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d10f      	bne.n	8002ae6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8002ac6:	4b0b      	ldr	r3, [pc, #44]	; (8002af4 <HAL_I2C_MspDeInit+0x40>)
 8002ac8:	69db      	ldr	r3, [r3, #28]
 8002aca:	4a0a      	ldr	r2, [pc, #40]	; (8002af4 <HAL_I2C_MspDeInit+0x40>)
 8002acc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002ad0:	61d3      	str	r3, [r2, #28]

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(TOF_SCL_GPIO_Port, TOF_SCL_Pin);
 8002ad2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002ad6:	4808      	ldr	r0, [pc, #32]	; (8002af8 <HAL_I2C_MspDeInit+0x44>)
 8002ad8:	f002 ff22 	bl	8005920 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(TOF_SDA_GPIO_Port, TOF_SDA_Pin);
 8002adc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002ae0:	4805      	ldr	r0, [pc, #20]	; (8002af8 <HAL_I2C_MspDeInit+0x44>)
 8002ae2:	f002 ff1d 	bl	8005920 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }
}
 8002ae6:	bf00      	nop
 8002ae8:	3708      	adds	r7, #8
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40005800 	.word	0x40005800
 8002af4:	40021000 	.word	0x40021000
 8002af8:	40010c00 	.word	0x40010c00

08002afc <TurnOffLed>:
}



void TurnOffLed(int i)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b082      	sub	sp, #8
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
	switch (i)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	2b03      	cmp	r3, #3
 8002b0a:	d827      	bhi.n	8002b5c <TurnOffLed+0x60>
 8002b0c:	a201      	add	r2, pc, #4	; (adr r2, 8002b14 <TurnOffLed+0x18>)
 8002b0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b12:	bf00      	nop
 8002b14:	08002b25 	.word	0x08002b25
 8002b18:	08002b33 	.word	0x08002b33
 8002b1c:	08002b41 	.word	0x08002b41
 8002b20:	08002b4f 	.word	0x08002b4f
	{
	case 1:
		    HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8002b24:	2200      	movs	r2, #0
 8002b26:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b2a:	480e      	ldr	r0, [pc, #56]	; (8002b64 <TurnOffLed+0x68>)
 8002b2c:	f002 ffc4 	bl	8005ab8 <HAL_GPIO_WritePin>
		    break;
 8002b30:	e014      	b.n	8002b5c <TurnOffLed+0x60>
	case 2:
			HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8002b32:	2200      	movs	r2, #0
 8002b34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b38:	480a      	ldr	r0, [pc, #40]	; (8002b64 <TurnOffLed+0x68>)
 8002b3a:	f002 ffbd 	bl	8005ab8 <HAL_GPIO_WritePin>
			break;
 8002b3e:	e00d      	b.n	8002b5c <TurnOffLed+0x60>
	case 3:
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8002b40:	2200      	movs	r2, #0
 8002b42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002b46:	4807      	ldr	r0, [pc, #28]	; (8002b64 <TurnOffLed+0x68>)
 8002b48:	f002 ffb6 	bl	8005ab8 <HAL_GPIO_WritePin>
			break;
 8002b4c:	e006      	b.n	8002b5c <TurnOffLed+0x60>
	case 4:
			HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8002b4e:	2200      	movs	r2, #0
 8002b50:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002b54:	4803      	ldr	r0, [pc, #12]	; (8002b64 <TurnOffLed+0x68>)
 8002b56:	f002 ffaf 	bl	8005ab8 <HAL_GPIO_WritePin>
			break;
 8002b5a:	bf00      	nop
	}

}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}
 8002b64:	40010c00 	.word	0x40010c00

08002b68 <SwitchLed>:



void SwitchLed(int i)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b082      	sub	sp, #8
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
	switch (i)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	3b01      	subs	r3, #1
 8002b74:	2b03      	cmp	r3, #3
 8002b76:	d823      	bhi.n	8002bc0 <SwitchLed+0x58>
 8002b78:	a201      	add	r2, pc, #4	; (adr r2, 8002b80 <SwitchLed+0x18>)
 8002b7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b7e:	bf00      	nop
 8002b80:	08002b91 	.word	0x08002b91
 8002b84:	08002b9d 	.word	0x08002b9d
 8002b88:	08002ba9 	.word	0x08002ba9
 8002b8c:	08002bb5 	.word	0x08002bb5
	{
	case 1:
			HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 8002b90:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b94:	480c      	ldr	r0, [pc, #48]	; (8002bc8 <SwitchLed+0x60>)
 8002b96:	f002 ffa7 	bl	8005ae8 <HAL_GPIO_TogglePin>
			break;
 8002b9a:	e011      	b.n	8002bc0 <SwitchLed+0x58>
	case 2:
			HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8002b9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002ba0:	4809      	ldr	r0, [pc, #36]	; (8002bc8 <SwitchLed+0x60>)
 8002ba2:	f002 ffa1 	bl	8005ae8 <HAL_GPIO_TogglePin>
			break;
 8002ba6:	e00b      	b.n	8002bc0 <SwitchLed+0x58>
	case 3:
			HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8002ba8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bac:	4806      	ldr	r0, [pc, #24]	; (8002bc8 <SwitchLed+0x60>)
 8002bae:	f002 ff9b 	bl	8005ae8 <HAL_GPIO_TogglePin>
			break;
 8002bb2:	e005      	b.n	8002bc0 <SwitchLed+0x58>
	case 4:
			HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 8002bb4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bb8:	4803      	ldr	r0, [pc, #12]	; (8002bc8 <SwitchLed+0x60>)
 8002bba:	f002 ff95 	bl	8005ae8 <HAL_GPIO_TogglePin>
			break;
 8002bbe:	bf00      	nop
	}

}
 8002bc0:	bf00      	nop
 8002bc2:	3708      	adds	r7, #8
 8002bc4:	46bd      	mov	sp, r7
 8002bc6:	bd80      	pop	{r7, pc}
 8002bc8:	40010c00 	.word	0x40010c00

08002bcc <LedError>:



void LedError()
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bd6:	480b      	ldr	r0, [pc, #44]	; (8002c04 <LedError+0x38>)
 8002bd8:	f002 ff6e 	bl	8005ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8002bdc:	2201      	movs	r2, #1
 8002bde:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002be2:	4808      	ldr	r0, [pc, #32]	; (8002c04 <LedError+0x38>)
 8002be4:	f002 ff68 	bl	8005ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8002be8:	2201      	movs	r2, #1
 8002bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002bee:	4805      	ldr	r0, [pc, #20]	; (8002c04 <LedError+0x38>)
 8002bf0:	f002 ff62 	bl	8005ab8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002bfa:	4802      	ldr	r0, [pc, #8]	; (8002c04 <LedError+0x38>)
 8002bfc:	f002 ff5c 	bl	8005ab8 <HAL_GPIO_WritePin>
}
 8002c00:	bf00      	nop
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	40010c00 	.word	0x40010c00

08002c08 <TestSensorOnI2C>:
  * @retval None
  */


void TestSensorOnI2C(int * tab)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b086      	sub	sp, #24
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
	 int u = 0;
 8002c10:	2300      	movs	r3, #0
 8002c12:	617b      	str	r3, [r7, #20]

	 printf("debut de lecture du bus I2c\r\n\n");
 8002c14:	4818      	ldr	r0, [pc, #96]	; (8002c78 <TestSensorOnI2C+0x70>)
 8002c16:	f007 fded 	bl	800a7f4 <puts>
	  for(int i =0; i< 256; i++)
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	613b      	str	r3, [r7, #16]
 8002c1e:	e021      	b.n	8002c64 <TestSensorOnI2C+0x5c>
	  {
		  int result = HAL_I2C_IsDeviceReady(&hi2c2, (uint16_t)(i),2,2);
 8002c20:	693b      	ldr	r3, [r7, #16]
 8002c22:	b299      	uxth	r1, r3
 8002c24:	2302      	movs	r3, #2
 8002c26:	2202      	movs	r2, #2
 8002c28:	4814      	ldr	r0, [pc, #80]	; (8002c7c <TestSensorOnI2C+0x74>)
 8002c2a:	f003 fc61 	bl	80064f0 <HAL_I2C_IsDeviceReady>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	60fb      	str	r3, [r7, #12]
		  if (result != HAL_OK)//HAL_ERROR or HAL_TIMEOUT
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <TestSensorOnI2C+0x36>
		  {
			  printf("."); //No ACKreceived at the address
 8002c38:	202e      	movs	r0, #46	; 0x2e
 8002c3a:	f007 fd59 	bl	800a6f0 <putchar>
		  }
		  if (result == HAL_OK)
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d10c      	bne.n	8002c5e <TestSensorOnI2C+0x56>
		  {
			  tab[u] = i;
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	4413      	add	r3, r2
 8002c4c:	693a      	ldr	r2, [r7, #16]
 8002c4e:	601a      	str	r2, [r3, #0]
			  u++;
 8002c50:	697b      	ldr	r3, [r7, #20]
 8002c52:	3301      	adds	r3, #1
 8002c54:	617b      	str	r3, [r7, #20]
			  printf("0x%X",i); //Received an ACK at the address
 8002c56:	6939      	ldr	r1, [r7, #16]
 8002c58:	4809      	ldr	r0, [pc, #36]	; (8002c80 <TestSensorOnI2C+0x78>)
 8002c5a:	f007 fd31 	bl	800a6c0 <iprintf>
	  for(int i =0; i< 256; i++)
 8002c5e:	693b      	ldr	r3, [r7, #16]
 8002c60:	3301      	adds	r3, #1
 8002c62:	613b      	str	r3, [r7, #16]
 8002c64:	693b      	ldr	r3, [r7, #16]
 8002c66:	2bff      	cmp	r3, #255	; 0xff
 8002c68:	ddda      	ble.n	8002c20 <TestSensorOnI2C+0x18>
		  }
	  }
	  printf("\r\n\nfin de lecture du bus I2C\r\n\n\n");
 8002c6a:	4806      	ldr	r0, [pc, #24]	; (8002c84 <TestSensorOnI2C+0x7c>)
 8002c6c:	f007 fdc2 	bl	800a7f4 <puts>
}
 8002c70:	bf00      	nop
 8002c72:	3718      	adds	r7, #24
 8002c74:	46bd      	mov	sp, r7
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	0800e4ec 	.word	0x0800e4ec
 8002c7c:	200008a4 	.word	0x200008a4
 8002c80:	0800e50c 	.word	0x0800e50c
 8002c84:	0800e514 	.word	0x0800e514

08002c88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b088      	sub	sp, #32
 8002c8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c8e:	f001 fc79 	bl	8004584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c92:	f000 f887 	bl	8002da4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c96:	f7ff fe1b 	bl	80028d0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c9a:	f7fe ff09 	bl	8001ab0 <MX_DMA_Init>
  MX_TIM3_Init();
 8002c9e:	f000 fffb 	bl	8003c98 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8002ca2:	f001 fb27 	bl	80042f4 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8002ca6:	f001 fb4f 	bl	8004348 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8002caa:	f000 fedd 	bl	8003a68 <MX_TIM1_Init>
  MX_TIM2_Init();
 8002cae:	f000 ff9f 	bl	8003bf0 <MX_TIM2_Init>
  MX_TIM5_Init();
 8002cb2:	f001 f8b7 	bl	8003e24 <MX_TIM5_Init>
  MX_ADC1_Init();
 8002cb6:	f7fe fe69 	bl	800198c <MX_ADC1_Init>
  MX_TIM7_Init();
 8002cba:	f001 f93d 	bl	8003f38 <MX_TIM7_Init>
  MX_TIM6_Init();
 8002cbe:	f001 f905 	bl	8003ecc <MX_TIM6_Init>
  MX_TIM4_Init();
 8002cc2:	f001 f861 	bl	8003d88 <MX_TIM4_Init>
  MX_I2C2_Init();
 8002cc6:	f7ff fe87 	bl	80029d8 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */



  HAL_UART_Receive_IT(&huart1, uartRxBuffer, UART_RX_BUFFER_SIZE);
 8002cca:	2201      	movs	r2, #1
 8002ccc:	4928      	ldr	r1, [pc, #160]	; (8002d70 <main+0xe8>)
 8002cce:	4829      	ldr	r0, [pc, #164]	; (8002d74 <main+0xec>)
 8002cd0:	f006 f868 	bl	8008da4 <HAL_UART_Receive_IT>
  HAL_Delay(1);
 8002cd4:	2001      	movs	r0, #1
 8002cd6:	f001 fcb7 	bl	8004648 <HAL_Delay>
  shellInit();
 8002cda:	f000 fb03 	bl	80032e4 <shellInit>

  HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uartRxBufferRasp, UART_RX_BUFFER_SIZE_RASP);
 8002cde:	2210      	movs	r2, #16
 8002ce0:	4925      	ldr	r1, [pc, #148]	; (8002d78 <main+0xf0>)
 8002ce2:	4826      	ldr	r0, [pc, #152]	; (8002d7c <main+0xf4>)
 8002ce4:	f006 f88e 	bl	8008e04 <HAL_UARTEx_ReceiveToIdle_DMA>

  //HAL_UART_Receive_IT(&huart2, uartRxBufferRasp, UART_RX_BUFFER_SIZE_RASP);
  //HAL_Delay(1);

  int tabI2CAdd[8] = {0,0,0,0,0,0,0,0};
 8002ce8:	463b      	mov	r3, r7
 8002cea:	2220      	movs	r2, #32
 8002cec:	2100      	movs	r1, #0
 8002cee:	4618      	mov	r0, r3
 8002cf0:	f006 fe70 	bl	80099d4 <memset>
  TestSensorOnI2C(tabI2CAdd);
 8002cf4:	463b      	mov	r3, r7
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff86 	bl	8002c08 <TestSensorOnI2C>
  initTof();
 8002cfc:	f7ff fd96 	bl	800282c <initTof>
  //int tabI2CAdd[8] = {0,0,0,0,0,0,0,0};
  //TestSensorOnI2C(tabI2CAdd);

  TurnOffLed(1);
 8002d00:	2001      	movs	r0, #1
 8002d02:	f7ff fefb 	bl	8002afc <TurnOffLed>
  TurnOffLed(2);
 8002d06:	2002      	movs	r0, #2
 8002d08:	f7ff fef8 	bl	8002afc <TurnOffLed>
  TurnOffLed(3);
 8002d0c:	2003      	movs	r0, #3
 8002d0e:	f7ff fef5 	bl	8002afc <TurnOffLed>
  TurnOffLed(4);
 8002d12:	2004      	movs	r0, #4
 8002d14:	f7ff fef2 	bl	8002afc <TurnOffLed>

  HAL_TIM_Base_Start_IT(&htim3);
 8002d18:	4819      	ldr	r0, [pc, #100]	; (8002d80 <main+0xf8>)
 8002d1a:	f004 fd65 	bl	80077e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 8002d1e:	2100      	movs	r1, #0
 8002d20:	4817      	ldr	r0, [pc, #92]	; (8002d80 <main+0xf8>)
 8002d22:	f004 fed3 	bl	8007acc <HAL_TIM_PWM_Start_IT>
  ControlServo(SERVO_CLOSED);
 8002d26:	f44f 7052 	mov.w	r0, #840	; 0x348
 8002d2a:	f7fe fccb 	bl	80016c4 <ControlServo>

  HAL_TIM_Base_Start_IT(&htim6);
 8002d2e:	4815      	ldr	r0, [pc, #84]	; (8002d84 <main+0xfc>)
 8002d30:	f004 fd5a 	bl	80077e8 <HAL_TIM_Base_Start_IT>
  InitMCC();
 8002d34:	f7fe fa24 	bl	8001180 <InitMCC>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 8002d38:	213c      	movs	r1, #60	; 0x3c
 8002d3a:	4813      	ldr	r0, [pc, #76]	; (8002d88 <main+0x100>)
 8002d3c:	f005 f868 	bl	8007e10 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim5, TIM_CHANNEL_ALL);
 8002d40:	213c      	movs	r1, #60	; 0x3c
 8002d42:	4812      	ldr	r0, [pc, #72]	; (8002d8c <main+0x104>)
 8002d44:	f005 f864 	bl	8007e10 <HAL_TIM_Encoder_Start>

  PIController_Init(&MoteurD);
 8002d48:	4811      	ldr	r0, [pc, #68]	; (8002d90 <main+0x108>)
 8002d4a:	f7fe fb25 	bl	8001398 <PIController_Init>
  PIController_Init(&MoteurG);
 8002d4e:	4811      	ldr	r0, [pc, #68]	; (8002d94 <main+0x10c>)
 8002d50:	f7fe fb22 	bl	8001398 <PIController_Init>

  HAL_TIM_Base_Start_IT(&htim7); //interrupt chaque second pour print les données dans le shell
 8002d54:	4810      	ldr	r0, [pc, #64]	; (8002d98 <main+0x110>)
 8002d56:	f004 fd47 	bl	80077e8 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);
 8002d5a:	4810      	ldr	r0, [pc, #64]	; (8002d9c <main+0x114>)
 8002d5c:	f004 fd44 	bl	80077e8 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(start)
 8002d60:	4b0f      	ldr	r3, [pc, #60]	; (8002da0 <main+0x118>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d0fb      	beq.n	8002d60 <main+0xd8>
	  {
		  Test_Canette();
 8002d68:	f7fe fce8 	bl	800173c <Test_Canette>
	  if(start)
 8002d6c:	e7f8      	b.n	8002d60 <main+0xd8>
 8002d6e:	bf00      	nop
 8002d70:	20000bf0 	.word	0x20000bf0
 8002d74:	20000c04 	.word	0x20000c04
 8002d78:	20000bf4 	.word	0x20000bf4
 8002d7c:	20000c48 	.word	0x20000c48
 8002d80:	20000a88 	.word	0x20000a88
 8002d84:	20000b60 	.word	0x20000b60
 8002d88:	20000a40 	.word	0x20000a40
 8002d8c:	20000b18 	.word	0x20000b18
 8002d90:	20000938 	.word	0x20000938
 8002d94:	20000960 	.word	0x20000960
 8002d98:	20000ba8 	.word	0x20000ba8
 8002d9c:	20000ad0 	.word	0x20000ad0
 8002da0:	20000868 	.word	0x20000868

08002da4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b096      	sub	sp, #88	; 0x58
 8002da8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002daa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002dae:	2228      	movs	r2, #40	; 0x28
 8002db0:	2100      	movs	r1, #0
 8002db2:	4618      	mov	r0, r3
 8002db4:	f006 fe0e 	bl	80099d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002db8:	f107 031c 	add.w	r3, r7, #28
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	601a      	str	r2, [r3, #0]
 8002dc0:	605a      	str	r2, [r3, #4]
 8002dc2:	609a      	str	r2, [r3, #8]
 8002dc4:	60da      	str	r2, [r3, #12]
 8002dc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002dc8:	1d3b      	adds	r3, r7, #4
 8002dca:	2200      	movs	r2, #0
 8002dcc:	601a      	str	r2, [r3, #0]
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	609a      	str	r2, [r3, #8]
 8002dd2:	60da      	str	r2, [r3, #12]
 8002dd4:	611a      	str	r2, [r3, #16]
 8002dd6:	615a      	str	r2, [r3, #20]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dd8:	2301      	movs	r3, #1
 8002dda:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ddc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002de0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 8002de2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002de6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002de8:	2301      	movs	r3, #1
 8002dea:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002dec:	2302      	movs	r3, #2
 8002dee:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002df0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002df4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002df6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002dfa:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dfc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002e00:	4618      	mov	r0, r3
 8002e02:	f003 ffcf 	bl	8006da4 <HAL_RCC_OscConfig>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8002e0c:	f000 fa62 	bl	80032d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002e10:	230f      	movs	r3, #15
 8002e12:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002e14:	2302      	movs	r3, #2
 8002e16:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002e18:	2300      	movs	r3, #0
 8002e1a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e20:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002e22:	2300      	movs	r3, #0
 8002e24:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002e26:	f107 031c 	add.w	r3, r7, #28
 8002e2a:	2102      	movs	r1, #2
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f004 fa3b 	bl	80072a8 <HAL_RCC_ClockConfig>
 8002e32:	4603      	mov	r3, r0
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d001      	beq.n	8002e3c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8002e38:	f000 fa4c 	bl	80032d4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002e40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002e44:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e46:	1d3b      	adds	r3, r7, #4
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f004 fbc7 	bl	80075dc <HAL_RCCEx_PeriphCLKConfig>
 8002e4e:	4603      	mov	r3, r0
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002e54:	f000 fa3e 	bl	80032d4 <Error_Handler>
  }
}
 8002e58:	bf00      	nop
 8002e5a:	3758      	adds	r7, #88	; 0x58
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <__io_putchar>:

/* USER CODE BEGIN 4 */
int __io_putchar(int ch) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8002e68:	1d39      	adds	r1, r7, #4
 8002e6a:	f04f 33ff 	mov.w	r3, #4294967295
 8002e6e:	2201      	movs	r2, #1
 8002e70:	4803      	ldr	r0, [pc, #12]	; (8002e80 <__io_putchar+0x20>)
 8002e72:	f005 ff05 	bl	8008c80 <HAL_UART_Transmit>
	return ch;
 8002e76:	687b      	ldr	r3, [r7, #4]
}
 8002e78:	4618      	mov	r0, r3
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000c04 	.word	0x20000c04

08002e84 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3) // 50Hz freq lecture TOF
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	4a9b      	ldr	r2, [pc, #620]	; (8003100 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 8002e92:	4293      	cmp	r3, r2
 8002e94:	f000 81c6 	beq.w	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>

	}



	else if (htim->Instance == TIM7) //Tim 7 1sec pour du printf shell
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	4a99      	ldr	r2, [pc, #612]	; (8003104 <HAL_TIM_PeriodElapsedCallback+0x280>)
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	f000 81c0 	beq.w	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
	{
		//printf("%d\r\n", dist);
		//printf("distance : %d\r\n", TOF_dist);
	}
	else if (htim->Instance == TIM4) //Delay Tof
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	4a97      	ldr	r2, [pc, #604]	; (8003108 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d13f      	bne.n	8002f2e <HAL_TIM_PeriodElapsedCallback+0xaa>
		{
			TOF_tab[tab_i] = tofReadDistance();
 8002eae:	4b97      	ldr	r3, [pc, #604]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002eb0:	681c      	ldr	r4, [r3, #0]
 8002eb2:	f7ff fc3b 	bl	800272c <tofReadDistance>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	4a95      	ldr	r2, [pc, #596]	; (8003110 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8002eba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
			tab_i = (tab_i+1)%nb_mesure;
 8002ebe:	4b93      	ldr	r3, [pc, #588]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	1c59      	adds	r1, r3, #1
 8002ec4:	4b93      	ldr	r3, [pc, #588]	; (8003114 <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002ec6:	fba3 2301 	umull	r2, r3, r3, r1
 8002eca:	089a      	lsrs	r2, r3, #2
 8002ecc:	4613      	mov	r3, r2
 8002ece:	009b      	lsls	r3, r3, #2
 8002ed0:	4413      	add	r3, r2
 8002ed2:	1aca      	subs	r2, r1, r3
 8002ed4:	4b8d      	ldr	r3, [pc, #564]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002ed6:	601a      	str	r2, [r3, #0]
			if(tab_i==10000) tab_i = 0;
 8002ed8:	4b8c      	ldr	r3, [pc, #560]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f242 7210 	movw	r2, #10000	; 0x2710
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d102      	bne.n	8002eea <HAL_TIM_PeriodElapsedCallback+0x66>
 8002ee4:	4b89      	ldr	r3, [pc, #548]	; (800310c <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	601a      	str	r2, [r3, #0]
			int d_moy = 0;
 8002eea:	2300      	movs	r3, #0
 8002eec:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<nb_mesure; i++)
 8002eee:	2300      	movs	r3, #0
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	e009      	b.n	8002f08 <HAL_TIM_PeriodElapsedCallback+0x84>
			{
				d_moy += TOF_tab[i];
 8002ef4:	4a86      	ldr	r2, [pc, #536]	; (8003110 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002efc:	68fa      	ldr	r2, [r7, #12]
 8002efe:	4413      	add	r3, r2
 8002f00:	60fb      	str	r3, [r7, #12]
			for(int i=0; i<nb_mesure; i++)
 8002f02:	68bb      	ldr	r3, [r7, #8]
 8002f04:	3301      	adds	r3, #1
 8002f06:	60bb      	str	r3, [r7, #8]
 8002f08:	68bb      	ldr	r3, [r7, #8]
 8002f0a:	2b04      	cmp	r3, #4
 8002f0c:	ddf2      	ble.n	8002ef4 <HAL_TIM_PeriodElapsedCallback+0x70>
			}
			TOF_dist = d_moy/nb_mesure;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	4a81      	ldr	r2, [pc, #516]	; (8003118 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002f12:	fb82 1203 	smull	r1, r2, r2, r3
 8002f16:	1052      	asrs	r2, r2, #1
 8002f18:	17db      	asrs	r3, r3, #31
 8002f1a:	1ad3      	subs	r3, r2, r3
 8002f1c:	4a7f      	ldr	r2, [pc, #508]	; (800311c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002f1e:	6013      	str	r3, [r2, #0]

			printf("distance : %d\r\n", TOF_dist);
 8002f20:	4b7e      	ldr	r3, [pc, #504]	; (800311c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4619      	mov	r1, r3
 8002f26:	487e      	ldr	r0, [pc, #504]	; (8003120 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002f28:	f007 fbca 	bl	800a6c0 <iprintf>
				break;
			}

		  }
		}
}
 8002f2c:	e17a      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
	else if (htim->Instance == TIM6) //Tim 6 asserv en vitesse a 0.1sec
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	4a7c      	ldr	r2, [pc, #496]	; (8003124 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	f040 8174 	bne.w	8003222 <HAL_TIM_PeriodElapsedCallback+0x39e>
		switch(action)
 8002f3a:	4b7b      	ldr	r3, [pc, #492]	; (8003128 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d127      	bne.n	8002f92 <HAL_TIM_PeriodElapsedCallback+0x10e>
			if(sens)dist -=	(( (TIM2->CNT)-Mid_Period_TIM2 ) + ((TIM5->CNT) - Mid_Period_TIM5 ) ) / 2; //on moyenne la valeur
 8002f42:	4b7a      	ldr	r3, [pc, #488]	; (800312c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d011      	beq.n	8002f6e <HAL_TIM_PeriodElapsedCallback+0xea>
 8002f4a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f50:	4b77      	ldr	r3, [pc, #476]	; (8003130 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f54:	4413      	add	r3, r2
 8002f56:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8002f5a:	3bfe      	subs	r3, #254	; 0xfe
 8002f5c:	0859      	lsrs	r1, r3, #1
 8002f5e:	4b75      	ldr	r3, [pc, #468]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f60:	881a      	ldrh	r2, [r3, #0]
 8002f62:	b28b      	uxth	r3, r1
 8002f64:	1ad3      	subs	r3, r2, r3
 8002f66:	b29a      	uxth	r2, r3
 8002f68:	4b72      	ldr	r3, [pc, #456]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f6a:	801a      	strh	r2, [r3, #0]
			break;
 8002f6c:	e020      	b.n	8002fb0 <HAL_TIM_PeriodElapsedCallback+0x12c>
			else dist +=	(( (TIM2->CNT)-Mid_Period_TIM2 ) + ((TIM5->CNT) - Mid_Period_TIM5 ) ) / 2; //on moyenne la valeur
 8002f6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f72:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f74:	4b6e      	ldr	r3, [pc, #440]	; (8003130 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	4413      	add	r3, r2
 8002f7a:	f5a3 437f 	sub.w	r3, r3, #65280	; 0xff00
 8002f7e:	3bfe      	subs	r3, #254	; 0xfe
 8002f80:	085b      	lsrs	r3, r3, #1
 8002f82:	b29a      	uxth	r2, r3
 8002f84:	4b6b      	ldr	r3, [pc, #428]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f86:	881b      	ldrh	r3, [r3, #0]
 8002f88:	4413      	add	r3, r2
 8002f8a:	b29a      	uxth	r2, r3
 8002f8c:	4b69      	ldr	r3, [pc, #420]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002f8e:	801a      	strh	r2, [r3, #0]
			break;
 8002f90:	e00e      	b.n	8002fb0 <HAL_TIM_PeriodElapsedCallback+0x12c>
			dist +=	(( (TIM2->CNT)-Mid_Period_TIM2 ) + ( Mid_Period_TIM5 - (TIM5->CNT)) ) / 2; //on moyenne la valeur
 8002f92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002f96:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002f98:	4b65      	ldr	r3, [pc, #404]	; (8003130 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	085b      	lsrs	r3, r3, #1
 8002fa0:	b29a      	uxth	r2, r3
 8002fa2:	4b64      	ldr	r3, [pc, #400]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002fa4:	881b      	ldrh	r3, [r3, #0]
 8002fa6:	4413      	add	r3, r2
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	4b62      	ldr	r3, [pc, #392]	; (8003134 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002fac:	801a      	strh	r2, [r3, #0]
			break;
 8002fae:	bf00      	nop
		  ReadEncodeur();
 8002fb0:	f7fe f9cc 	bl	800134c <ReadEncodeur>
		  if(consigneD == 0)
 8002fb4:	4b60      	ldr	r3, [pc, #384]	; (8003138 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d102      	bne.n	8002fc2 <HAL_TIM_PeriodElapsedCallback+0x13e>
			  Stop();
 8002fbc:	f7fe f97c 	bl	80012b8 <Stop>
}
 8002fc0:	e130      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
			switch(action)
 8002fc2:	4b59      	ldr	r3, [pc, #356]	; (8003128 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2b02      	cmp	r3, #2
 8002fc8:	f000 80c6 	beq.w	8003158 <HAL_TIM_PeriodElapsedCallback+0x2d4>
 8002fcc:	2b02      	cmp	r3, #2
 8002fce:	f300 8125 	bgt.w	800321c <HAL_TIM_PeriodElapsedCallback+0x398>
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d002      	beq.n	8002fdc <HAL_TIM_PeriodElapsedCallback+0x158>
 8002fd6:	2b01      	cmp	r3, #1
 8002fd8:	d049      	beq.n	800306e <HAL_TIM_PeriodElapsedCallback+0x1ea>
 8002fda:	e11f      	b.n	800321c <HAL_TIM_PeriodElapsedCallback+0x398>
				PIController_Update(&MoteurD, consigneD, tickD * MAX_ARR / OmaxD);
 8002fdc:	4b56      	ldr	r3, [pc, #344]	; (8003138 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd ffa5 	bl	8000f30 <__aeabi_i2f>
 8002fe6:	4604      	mov	r4, r0
 8002fe8:	4b54      	ldr	r3, [pc, #336]	; (800313c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	22c8      	movs	r2, #200	; 0xc8
 8002fee:	fb02 f303 	mul.w	r3, r2, r3
 8002ff2:	4a53      	ldr	r2, [pc, #332]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002ff4:	fb82 1203 	smull	r1, r2, r2, r3
 8002ff8:	1152      	asrs	r2, r2, #5
 8002ffa:	17db      	asrs	r3, r3, #31
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	4618      	mov	r0, r3
 8003000:	f7fd ff96 	bl	8000f30 <__aeabi_i2f>
 8003004:	4603      	mov	r3, r0
 8003006:	461a      	mov	r2, r3
 8003008:	4621      	mov	r1, r4
 800300a:	484e      	ldr	r0, [pc, #312]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800300c:	f7fe fa02 	bl	8001414 <PIController_Update>
				PIController_Update(&MoteurG, consigneG, tickG * MAX_ARR / OmaxG);
 8003010:	4b4d      	ldr	r3, [pc, #308]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	4618      	mov	r0, r3
 8003016:	f7fd ff8b 	bl	8000f30 <__aeabi_i2f>
 800301a:	4604      	mov	r4, r0
 800301c:	4b4b      	ldr	r3, [pc, #300]	; (800314c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	22c8      	movs	r2, #200	; 0xc8
 8003022:	fb02 f303 	mul.w	r3, r2, r3
 8003026:	4a4a      	ldr	r2, [pc, #296]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8003028:	fb82 1203 	smull	r1, r2, r2, r3
 800302c:	1112      	asrs	r2, r2, #4
 800302e:	17db      	asrs	r3, r3, #31
 8003030:	1ad3      	subs	r3, r2, r3
 8003032:	4618      	mov	r0, r3
 8003034:	f7fd ff7c 	bl	8000f30 <__aeabi_i2f>
 8003038:	4603      	mov	r3, r0
 800303a:	461a      	mov	r2, r3
 800303c:	4621      	mov	r1, r4
 800303e:	4845      	ldr	r0, [pc, #276]	; (8003154 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8003040:	f7fe f9e8 	bl	8001414 <PIController_Update>
				AvancerPI(0, MoteurD.out);
 8003044:	4b3f      	ldr	r3, [pc, #252]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8003046:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003048:	4618      	mov	r0, r3
 800304a:	f7fe f83b 	bl	80010c4 <__aeabi_f2iz>
 800304e:	4603      	mov	r3, r0
 8003050:	4619      	mov	r1, r3
 8003052:	2000      	movs	r0, #0
 8003054:	f7fe f8ca 	bl	80011ec <AvancerPI>
				AvancerPI(1, MoteurG.out);
 8003058:	4b3e      	ldr	r3, [pc, #248]	; (8003154 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305c:	4618      	mov	r0, r3
 800305e:	f7fe f831 	bl	80010c4 <__aeabi_f2iz>
 8003062:	4603      	mov	r3, r0
 8003064:	4619      	mov	r1, r3
 8003066:	2001      	movs	r0, #1
 8003068:	f7fe f8c0 	bl	80011ec <AvancerPI>
				break;
 800306c:	e0da      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
				PIController_Update(&MoteurD, consigneD, tickD * MAX_ARR / OmaxD);
 800306e:	4b32      	ldr	r3, [pc, #200]	; (8003138 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4618      	mov	r0, r3
 8003074:	f7fd ff5c 	bl	8000f30 <__aeabi_i2f>
 8003078:	4604      	mov	r4, r0
 800307a:	4b30      	ldr	r3, [pc, #192]	; (800313c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	22c8      	movs	r2, #200	; 0xc8
 8003080:	fb02 f303 	mul.w	r3, r2, r3
 8003084:	4a2e      	ldr	r2, [pc, #184]	; (8003140 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8003086:	fb82 1203 	smull	r1, r2, r2, r3
 800308a:	1152      	asrs	r2, r2, #5
 800308c:	17db      	asrs	r3, r3, #31
 800308e:	1ad3      	subs	r3, r2, r3
 8003090:	4618      	mov	r0, r3
 8003092:	f7fd ff4d 	bl	8000f30 <__aeabi_i2f>
 8003096:	4603      	mov	r3, r0
 8003098:	461a      	mov	r2, r3
 800309a:	4621      	mov	r1, r4
 800309c:	4829      	ldr	r0, [pc, #164]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 800309e:	f7fe f9b9 	bl	8001414 <PIController_Update>
				PIController_Update(&MoteurG, consigneG, tickG * MAX_ARR / OmaxG);
 80030a2:	4b29      	ldr	r3, [pc, #164]	; (8003148 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7fd ff42 	bl	8000f30 <__aeabi_i2f>
 80030ac:	4604      	mov	r4, r0
 80030ae:	4b27      	ldr	r3, [pc, #156]	; (800314c <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	22c8      	movs	r2, #200	; 0xc8
 80030b4:	fb02 f303 	mul.w	r3, r2, r3
 80030b8:	4a25      	ldr	r2, [pc, #148]	; (8003150 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 80030ba:	fb82 1203 	smull	r1, r2, r2, r3
 80030be:	1112      	asrs	r2, r2, #4
 80030c0:	17db      	asrs	r3, r3, #31
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	4618      	mov	r0, r3
 80030c6:	f7fd ff33 	bl	8000f30 <__aeabi_i2f>
 80030ca:	4603      	mov	r3, r0
 80030cc:	461a      	mov	r2, r3
 80030ce:	4621      	mov	r1, r4
 80030d0:	4820      	ldr	r0, [pc, #128]	; (8003154 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80030d2:	f7fe f99f 	bl	8001414 <PIController_Update>
				ReculerPI(0, MoteurD.out);
 80030d6:	4b1b      	ldr	r3, [pc, #108]	; (8003144 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 80030d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030da:	4618      	mov	r0, r3
 80030dc:	f7fd fff2 	bl	80010c4 <__aeabi_f2iz>
 80030e0:	4603      	mov	r3, r0
 80030e2:	4619      	mov	r1, r3
 80030e4:	2000      	movs	r0, #0
 80030e6:	f7fe f8c3 	bl	8001270 <ReculerPI>
				ReculerPI(1, MoteurG.out);
 80030ea:	4b1a      	ldr	r3, [pc, #104]	; (8003154 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 80030ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ee:	4618      	mov	r0, r3
 80030f0:	f7fd ffe8 	bl	80010c4 <__aeabi_f2iz>
 80030f4:	4603      	mov	r3, r0
 80030f6:	4619      	mov	r1, r3
 80030f8:	2001      	movs	r0, #1
 80030fa:	f7fe f8b9 	bl	8001270 <ReculerPI>
				break;
 80030fe:	e091      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
 8003100:	40000400 	.word	0x40000400
 8003104:	40001400 	.word	0x40001400
 8003108:	40000800 	.word	0x40000800
 800310c:	20000930 	.word	0x20000930
 8003110:	2000091c 	.word	0x2000091c
 8003114:	cccccccd 	.word	0xcccccccd
 8003118:	66666667 	.word	0x66666667
 800311c:	20000934 	.word	0x20000934
 8003120:	0800e534 	.word	0x0800e534
 8003124:	40001000 	.word	0x40001000
 8003128:	2000010c 	.word	0x2000010c
 800312c:	20000914 	.word	0x20000914
 8003130:	40000c00 	.word	0x40000c00
 8003134:	200008f8 	.word	0x200008f8
 8003138:	20000908 	.word	0x20000908
 800313c:	20000904 	.word	0x20000904
 8003140:	3531dec1 	.word	0x3531dec1
 8003144:	20000938 	.word	0x20000938
 8003148:	20000910 	.word	0x20000910
 800314c:	2000090c 	.word	0x2000090c
 8003150:	19c2d14f 	.word	0x19c2d14f
 8003154:	20000960 	.word	0x20000960
				PIController_Update(&MoteurD, consigneD, tickD * MAX_ARR / OmaxD);
 8003158:	4b34      	ldr	r3, [pc, #208]	; (800322c <HAL_TIM_PeriodElapsedCallback+0x3a8>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4618      	mov	r0, r3
 800315e:	f7fd fee7 	bl	8000f30 <__aeabi_i2f>
 8003162:	4604      	mov	r4, r0
 8003164:	4b32      	ldr	r3, [pc, #200]	; (8003230 <HAL_TIM_PeriodElapsedCallback+0x3ac>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	22c8      	movs	r2, #200	; 0xc8
 800316a:	fb02 f303 	mul.w	r3, r2, r3
 800316e:	4a31      	ldr	r2, [pc, #196]	; (8003234 <HAL_TIM_PeriodElapsedCallback+0x3b0>)
 8003170:	fb82 1203 	smull	r1, r2, r2, r3
 8003174:	1152      	asrs	r2, r2, #5
 8003176:	17db      	asrs	r3, r3, #31
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	4618      	mov	r0, r3
 800317c:	f7fd fed8 	bl	8000f30 <__aeabi_i2f>
 8003180:	4603      	mov	r3, r0
 8003182:	461a      	mov	r2, r3
 8003184:	4621      	mov	r1, r4
 8003186:	482c      	ldr	r0, [pc, #176]	; (8003238 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 8003188:	f7fe f944 	bl	8001414 <PIController_Update>
				PIController_Update(&MoteurG, consigneG, tickG * MAX_ARR / OmaxG);
 800318c:	4b2b      	ldr	r3, [pc, #172]	; (800323c <HAL_TIM_PeriodElapsedCallback+0x3b8>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4618      	mov	r0, r3
 8003192:	f7fd fecd 	bl	8000f30 <__aeabi_i2f>
 8003196:	4604      	mov	r4, r0
 8003198:	4b29      	ldr	r3, [pc, #164]	; (8003240 <HAL_TIM_PeriodElapsedCallback+0x3bc>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	22c8      	movs	r2, #200	; 0xc8
 800319e:	fb02 f303 	mul.w	r3, r2, r3
 80031a2:	4a28      	ldr	r2, [pc, #160]	; (8003244 <HAL_TIM_PeriodElapsedCallback+0x3c0>)
 80031a4:	fb82 1203 	smull	r1, r2, r2, r3
 80031a8:	1112      	asrs	r2, r2, #4
 80031aa:	17db      	asrs	r3, r3, #31
 80031ac:	1ad3      	subs	r3, r2, r3
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7fd febe 	bl	8000f30 <__aeabi_i2f>
 80031b4:	4603      	mov	r3, r0
 80031b6:	461a      	mov	r2, r3
 80031b8:	4621      	mov	r1, r4
 80031ba:	4823      	ldr	r0, [pc, #140]	; (8003248 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80031bc:	f7fe f92a 	bl	8001414 <PIController_Update>
				if(sens)
 80031c0:	4b22      	ldr	r3, [pc, #136]	; (800324c <HAL_TIM_PeriodElapsedCallback+0x3c8>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d014      	beq.n	80031f2 <HAL_TIM_PeriodElapsedCallback+0x36e>
					ReculerPI(0, MoteurD.out);
 80031c8:	4b1b      	ldr	r3, [pc, #108]	; (8003238 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 80031ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031cc:	4618      	mov	r0, r3
 80031ce:	f7fd ff79 	bl	80010c4 <__aeabi_f2iz>
 80031d2:	4603      	mov	r3, r0
 80031d4:	4619      	mov	r1, r3
 80031d6:	2000      	movs	r0, #0
 80031d8:	f7fe f84a 	bl	8001270 <ReculerPI>
					AvancerPI(1, MoteurG.out);
 80031dc:	4b1a      	ldr	r3, [pc, #104]	; (8003248 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 80031de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e0:	4618      	mov	r0, r3
 80031e2:	f7fd ff6f 	bl	80010c4 <__aeabi_f2iz>
 80031e6:	4603      	mov	r3, r0
 80031e8:	4619      	mov	r1, r3
 80031ea:	2001      	movs	r0, #1
 80031ec:	f7fd fffe 	bl	80011ec <AvancerPI>
				break;
 80031f0:	e018      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
					AvancerPI(0, MoteurD.out);
 80031f2:	4b11      	ldr	r3, [pc, #68]	; (8003238 <HAL_TIM_PeriodElapsedCallback+0x3b4>)
 80031f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031f6:	4618      	mov	r0, r3
 80031f8:	f7fd ff64 	bl	80010c4 <__aeabi_f2iz>
 80031fc:	4603      	mov	r3, r0
 80031fe:	4619      	mov	r1, r3
 8003200:	2000      	movs	r0, #0
 8003202:	f7fd fff3 	bl	80011ec <AvancerPI>
					ReculerPI(1, MoteurG.out);
 8003206:	4b10      	ldr	r3, [pc, #64]	; (8003248 <HAL_TIM_PeriodElapsedCallback+0x3c4>)
 8003208:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800320a:	4618      	mov	r0, r3
 800320c:	f7fd ff5a 	bl	80010c4 <__aeabi_f2iz>
 8003210:	4603      	mov	r3, r0
 8003212:	4619      	mov	r1, r3
 8003214:	2001      	movs	r0, #1
 8003216:	f7fe f82b 	bl	8001270 <ReculerPI>
				break;
 800321a:	e003      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
				Stop();
 800321c:	f7fe f84c 	bl	80012b8 <Stop>
				break;
 8003220:	e000      	b.n	8003224 <HAL_TIM_PeriodElapsedCallback+0x3a0>
		  }
 8003222:	bf00      	nop
}
 8003224:	bf00      	nop
 8003226:	3714      	adds	r7, #20
 8003228:	46bd      	mov	sp, r7
 800322a:	bd90      	pop	{r4, r7, pc}
 800322c:	20000908 	.word	0x20000908
 8003230:	20000904 	.word	0x20000904
 8003234:	3531dec1 	.word	0x3531dec1
 8003238:	20000938 	.word	0x20000938
 800323c:	20000910 	.word	0x20000910
 8003240:	2000090c 	.word	0x2000090c
 8003244:	19c2d14f 	.word	0x19c2d14f
 8003248:	20000960 	.word	0x20000960
 800324c:	20000914 	.word	0x20000914

08003250 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)  // <----- The ISR Function We're Looking For!
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	80fb      	strh	r3, [r7, #6]
	//enableUserButton = (enableUserButton+1) % 2; //passe 0 à 1 et 1 à 0
	Debut_Test();
 800325a:	f7fe fa4d 	bl	80016f8 <Debut_Test>
}
 800325e:	bf00      	nop
 8003260:	3708      	adds	r7, #8
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
	...

08003268 <HAL_UART_RxCpltCallback>:
/**
  * @brief  Function called at each new character received
  * @retval None
  */
void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b082      	sub	sp, #8
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a11      	ldr	r2, [pc, #68]	; (80032bc <HAL_UART_RxCpltCallback+0x54>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d10e      	bne.n	8003298 <HAL_UART_RxCpltCallback+0x30>
	{
		HAL_UART_Receive_IT(&huart1, uartRxBuffer, UART_RX_BUFFER_SIZE);
 800327a:	2201      	movs	r2, #1
 800327c:	4910      	ldr	r1, [pc, #64]	; (80032c0 <HAL_UART_RxCpltCallback+0x58>)
 800327e:	4811      	ldr	r0, [pc, #68]	; (80032c4 <HAL_UART_RxCpltCallback+0x5c>)
 8003280:	f005 fd90 	bl	8008da4 <HAL_UART_Receive_IT>
		if(shellGetChar())
 8003284:	f000 f866 	bl	8003354 <shellGetChar>
 8003288:	4603      	mov	r3, r0
 800328a:	2b00      	cmp	r3, #0
 800328c:	d012      	beq.n	80032b4 <HAL_UART_RxCpltCallback+0x4c>
		{
		  shellExec();
 800328e:	f000 f8d5 	bl	800343c <shellExec>
		  shellPrompt();
 8003292:	f000 f83f 	bl	8003314 <shellPrompt>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uartRxBufferRasp, UART_RX_BUFFER_SIZE_RASP);
		raspGetChar();
		raspExec();
	}

}
 8003296:	e00d      	b.n	80032b4 <HAL_UART_RxCpltCallback+0x4c>
	else if(huart->Instance == USART2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a0a      	ldr	r2, [pc, #40]	; (80032c8 <HAL_UART_RxCpltCallback+0x60>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d108      	bne.n	80032b4 <HAL_UART_RxCpltCallback+0x4c>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, uartRxBufferRasp, UART_RX_BUFFER_SIZE_RASP);
 80032a2:	2210      	movs	r2, #16
 80032a4:	4909      	ldr	r1, [pc, #36]	; (80032cc <HAL_UART_RxCpltCallback+0x64>)
 80032a6:	480a      	ldr	r0, [pc, #40]	; (80032d0 <HAL_UART_RxCpltCallback+0x68>)
 80032a8:	f005 fdac 	bl	8008e04 <HAL_UARTEx_ReceiveToIdle_DMA>
		raspGetChar();
 80032ac:	f7fe f95e 	bl	800156c <raspGetChar>
		raspExec();
 80032b0:	f7fe f9c0 	bl	8001634 <raspExec>
}
 80032b4:	bf00      	nop
 80032b6:	3708      	adds	r7, #8
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40013800 	.word	0x40013800
 80032c0:	20000bf0 	.word	0x20000bf0
 80032c4:	20000c04 	.word	0x20000c04
 80032c8:	40004400 	.word	0x40004400
 80032cc:	20000bf4 	.word	0x20000bf4
 80032d0:	20000c48 	.word	0x20000c48

080032d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032d8:	b672      	cpsid	i
}
 80032da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  LedError();
 80032dc:	f7ff fc76 	bl	8002bcc <LedError>
  while (1)
 80032e0:	e7fe      	b.n	80032e0 <Error_Handler+0xc>
	...

080032e4 <shellInit>:

/**
  * @brief  Send a stating message
  * @retval None
  */
void shellInit(void){
 80032e4:	b580      	push	{r7, lr}
 80032e6:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, started, sizeof(started), HAL_MAX_DELAY);
 80032e8:	f04f 33ff 	mov.w	r3, #4294967295
 80032ec:	226c      	movs	r2, #108	; 0x6c
 80032ee:	4906      	ldr	r1, [pc, #24]	; (8003308 <shellInit+0x24>)
 80032f0:	4806      	ldr	r0, [pc, #24]	; (800330c <shellInit+0x28>)
 80032f2:	f005 fcc5 	bl	8008c80 <HAL_UART_Transmit>
	HAL_UART_Transmit(&huart1, prompt, sizeof(prompt), HAL_MAX_DELAY);
 80032f6:	f04f 33ff 	mov.w	r3, #4294967295
 80032fa:	220a      	movs	r2, #10
 80032fc:	4904      	ldr	r1, [pc, #16]	; (8003310 <shellInit+0x2c>)
 80032fe:	4803      	ldr	r0, [pc, #12]	; (800330c <shellInit+0x28>)
 8003300:	f005 fcbe 	bl	8008c80 <HAL_UART_Transmit>
}
 8003304:	bf00      	nop
 8003306:	bd80      	pop	{r7, pc}
 8003308:	2000011c 	.word	0x2000011c
 800330c:	20000c04 	.word	0x20000c04
 8003310:	20000110 	.word	0x20000110

08003314 <shellPrompt>:

/**
  * @brief  Send the prompt
  * @retval None
  */
void shellPrompt(void){
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, prompt, sizeof(prompt), HAL_MAX_DELAY);
 8003318:	f04f 33ff 	mov.w	r3, #4294967295
 800331c:	220a      	movs	r2, #10
 800331e:	4903      	ldr	r1, [pc, #12]	; (800332c <shellPrompt+0x18>)
 8003320:	4803      	ldr	r0, [pc, #12]	; (8003330 <shellPrompt+0x1c>)
 8003322:	f005 fcad 	bl	8008c80 <HAL_UART_Transmit>
}
 8003326:	bf00      	nop
 8003328:	bd80      	pop	{r7, pc}
 800332a:	bf00      	nop
 800332c:	20000110 	.word	0x20000110
 8003330:	20000c04 	.word	0x20000c04

08003334 <shellCmdNotFound>:

/**
  * @brief  Send the default message if the command is not found
  * @retval None
  */
void shellCmdNotFound(void){
 8003334:	b580      	push	{r7, lr}
 8003336:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart1, cmdNotFound, sizeof(cmdNotFound), HAL_MAX_DELAY);
 8003338:	f04f 33ff 	mov.w	r3, #4294967295
 800333c:	2214      	movs	r2, #20
 800333e:	4903      	ldr	r1, [pc, #12]	; (800334c <shellCmdNotFound+0x18>)
 8003340:	4803      	ldr	r0, [pc, #12]	; (8003350 <shellCmdNotFound+0x1c>)
 8003342:	f005 fc9d 	bl	8008c80 <HAL_UART_Transmit>
}
 8003346:	bf00      	nop
 8003348:	bd80      	pop	{r7, pc}
 800334a:	bf00      	nop
 800334c:	200005f0 	.word	0x200005f0
 8003350:	20000c04 	.word	0x20000c04

08003354 <shellGetChar>:

/**
  * @brief  Function called for saving the new character and call and setup argc and argv variable if ENTER is pressed
  * @retval 1 if a new command is available, 0 if not.
  */
uint8_t shellGetChar(void){
 8003354:	b580      	push	{r7, lr}
 8003356:	b082      	sub	sp, #8
 8003358:	af00      	add	r7, sp, #0
	uint8_t newCmdReady = 0;
 800335a:	2300      	movs	r3, #0
 800335c:	71fb      	strb	r3, [r7, #7]
	char* token;

	switch(uartRxBuffer[0]){
 800335e:	4b2f      	ldr	r3, [pc, #188]	; (800341c <shellGetChar+0xc8>)
 8003360:	781b      	ldrb	r3, [r3, #0]
 8003362:	2b08      	cmp	r3, #8
 8003364:	d030      	beq.n	80033c8 <shellGetChar+0x74>
 8003366:	2b0d      	cmp	r3, #13
 8003368:	d140      	bne.n	80033ec <shellGetChar+0x98>
		// If Enter, update argc and argv
	case ASCII_CR:
		HAL_UART_Transmit(&huart1, newline, sizeof(newline), HAL_MAX_DELAY);
 800336a:	f04f 33ff 	mov.w	r3, #4294967295
 800336e:	2203      	movs	r2, #3
 8003370:	492b      	ldr	r1, [pc, #172]	; (8003420 <shellGetChar+0xcc>)
 8003372:	482c      	ldr	r0, [pc, #176]	; (8003424 <shellGetChar+0xd0>)
 8003374:	f005 fc84 	bl	8008c80 <HAL_UART_Transmit>
		cmdBuffer[idxCmd] = '\0';
 8003378:	4b2b      	ldr	r3, [pc, #172]	; (8003428 <shellGetChar+0xd4>)
 800337a:	781b      	ldrb	r3, [r3, #0]
 800337c:	461a      	mov	r2, r3
 800337e:	4b2b      	ldr	r3, [pc, #172]	; (800342c <shellGetChar+0xd8>)
 8003380:	2100      	movs	r1, #0
 8003382:	5499      	strb	r1, [r3, r2]
		argc = 0;
 8003384:	4b2a      	ldr	r3, [pc, #168]	; (8003430 <shellGetChar+0xdc>)
 8003386:	2200      	movs	r2, #0
 8003388:	701a      	strb	r2, [r3, #0]
		token = (char*)strtok(cmdBuffer, " ");
 800338a:	492a      	ldr	r1, [pc, #168]	; (8003434 <shellGetChar+0xe0>)
 800338c:	4827      	ldr	r0, [pc, #156]	; (800342c <shellGetChar+0xd8>)
 800338e:	f008 f86d 	bl	800b46c <strtok>
 8003392:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 8003394:	e00f      	b.n	80033b6 <shellGetChar+0x62>
			argv[argc++] = token;
 8003396:	4b26      	ldr	r3, [pc, #152]	; (8003430 <shellGetChar+0xdc>)
 8003398:	781b      	ldrb	r3, [r3, #0]
 800339a:	1c5a      	adds	r2, r3, #1
 800339c:	b2d1      	uxtb	r1, r2
 800339e:	4a24      	ldr	r2, [pc, #144]	; (8003430 <shellGetChar+0xdc>)
 80033a0:	7011      	strb	r1, [r2, #0]
 80033a2:	4619      	mov	r1, r3
 80033a4:	4a24      	ldr	r2, [pc, #144]	; (8003438 <shellGetChar+0xe4>)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			token = (char*)strtok(NULL, " ");
 80033ac:	4921      	ldr	r1, [pc, #132]	; (8003434 <shellGetChar+0xe0>)
 80033ae:	2000      	movs	r0, #0
 80033b0:	f008 f85c 	bl	800b46c <strtok>
 80033b4:	6038      	str	r0, [r7, #0]
		while(token!=NULL){
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d1ec      	bne.n	8003396 <shellGetChar+0x42>
		}

		idxCmd = 0;
 80033bc:	4b1a      	ldr	r3, [pc, #104]	; (8003428 <shellGetChar+0xd4>)
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
		newCmdReady = 1;
 80033c2:	2301      	movs	r3, #1
 80033c4:	71fb      	strb	r3, [r7, #7]
		break;
 80033c6:	e023      	b.n	8003410 <shellGetChar+0xbc>
		// Delete last character if "return" is pressed
	case ASCII_BS:
		cmdBuffer[idxCmd--] = '\0';
 80033c8:	4b17      	ldr	r3, [pc, #92]	; (8003428 <shellGetChar+0xd4>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	1e5a      	subs	r2, r3, #1
 80033ce:	b2d1      	uxtb	r1, r2
 80033d0:	4a15      	ldr	r2, [pc, #84]	; (8003428 <shellGetChar+0xd4>)
 80033d2:	7011      	strb	r1, [r2, #0]
 80033d4:	461a      	mov	r2, r3
 80033d6:	4b15      	ldr	r3, [pc, #84]	; (800342c <shellGetChar+0xd8>)
 80033d8:	2100      	movs	r1, #0
 80033da:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart1, uartRxBuffer, 1, HAL_MAX_DELAY);
 80033dc:	f04f 33ff 	mov.w	r3, #4294967295
 80033e0:	2201      	movs	r2, #1
 80033e2:	490e      	ldr	r1, [pc, #56]	; (800341c <shellGetChar+0xc8>)
 80033e4:	480f      	ldr	r0, [pc, #60]	; (8003424 <shellGetChar+0xd0>)
 80033e6:	f005 fc4b 	bl	8008c80 <HAL_UART_Transmit>
		break;
 80033ea:	e011      	b.n	8003410 <shellGetChar+0xbc>
		// Default state : add new character to the command buffer
	default:
		cmdBuffer[idxCmd++] = uartRxBuffer[0];
 80033ec:	4b0e      	ldr	r3, [pc, #56]	; (8003428 <shellGetChar+0xd4>)
 80033ee:	781b      	ldrb	r3, [r3, #0]
 80033f0:	1c5a      	adds	r2, r3, #1
 80033f2:	b2d1      	uxtb	r1, r2
 80033f4:	4a0c      	ldr	r2, [pc, #48]	; (8003428 <shellGetChar+0xd4>)
 80033f6:	7011      	strb	r1, [r2, #0]
 80033f8:	461a      	mov	r2, r3
 80033fa:	4b08      	ldr	r3, [pc, #32]	; (800341c <shellGetChar+0xc8>)
 80033fc:	7819      	ldrb	r1, [r3, #0]
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <shellGetChar+0xd8>)
 8003400:	5499      	strb	r1, [r3, r2]
		HAL_UART_Transmit(&huart1, uartRxBuffer, 1, HAL_MAX_DELAY);
 8003402:	f04f 33ff 	mov.w	r3, #4294967295
 8003406:	2201      	movs	r2, #1
 8003408:	4904      	ldr	r1, [pc, #16]	; (800341c <shellGetChar+0xc8>)
 800340a:	4806      	ldr	r0, [pc, #24]	; (8003424 <shellGetChar+0xd0>)
 800340c:	f005 fc38 	bl	8008c80 <HAL_UART_Transmit>
	}

	return newCmdReady;
 8003410:	79fb      	ldrb	r3, [r7, #7]
}
 8003412:	4618      	mov	r0, r3
 8003414:	3708      	adds	r7, #8
 8003416:	46bd      	mov	sp, r7
 8003418:	bd80      	pop	{r7, pc}
 800341a:	bf00      	nop
 800341c:	20000bf0 	.word	0x20000bf0
 8003420:	20000188 	.word	0x20000188
 8003424:	20000c04 	.word	0x20000c04
 8003428:	200009c8 	.word	0x200009c8
 800342c:	20000988 	.word	0x20000988
 8003430:	200009f0 	.word	0x200009f0
 8003434:	0800e544 	.word	0x0800e544
 8003438:	200009cc 	.word	0x200009cc

0800343c <shellExec>:
/**
  * @brief  Call function depends of the value of argc and argv
  * @retval None
  */
void shellExec(void)
{
 800343c:	b598      	push	{r3, r4, r7, lr}
 800343e:	af00      	add	r7, sp, #0
	if(strcmp(argv[0],"help")==0)
 8003440:	4ba4      	ldr	r3, [pc, #656]	; (80036d4 <shellExec+0x298>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	49a4      	ldr	r1, [pc, #656]	; (80036d8 <shellExec+0x29c>)
 8003446:	4618      	mov	r0, r3
 8003448:	f7fc feee 	bl	8000228 <strcmp>
 800344c:	4603      	mov	r3, r0
 800344e:	2b00      	cmp	r3, #0
 8003450:	d108      	bne.n	8003464 <shellExec+0x28>
	{
		HAL_UART_Transmit(&huart1, help, sizeof(help), HAL_MAX_DELAY);
 8003452:	f04f 33ff 	mov.w	r3, #4294967295
 8003456:	f240 2231 	movw	r2, #561	; 0x231
 800345a:	49a0      	ldr	r1, [pc, #640]	; (80036dc <shellExec+0x2a0>)
 800345c:	48a0      	ldr	r0, [pc, #640]	; (80036e0 <shellExec+0x2a4>)
 800345e:	f005 fc0f 	bl	8008c80 <HAL_UART_Transmit>

	else{
		shellCmdNotFound();
	}

}
 8003462:	e134      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"RTFM")==0)
 8003464:	4b9b      	ldr	r3, [pc, #620]	; (80036d4 <shellExec+0x298>)
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	499e      	ldr	r1, [pc, #632]	; (80036e4 <shellExec+0x2a8>)
 800346a:	4618      	mov	r0, r3
 800346c:	f7fc fedc 	bl	8000228 <strcmp>
 8003470:	4603      	mov	r3, r0
 8003472:	2b00      	cmp	r3, #0
 8003474:	d108      	bne.n	8003488 <shellExec+0x4c>
		HAL_UART_Transmit(&huart1, RTFM, sizeof(RTFM), HAL_MAX_DELAY);
 8003476:	f04f 33ff 	mov.w	r3, #4294967295
 800347a:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 800347e:	499a      	ldr	r1, [pc, #616]	; (80036e8 <shellExec+0x2ac>)
 8003480:	4897      	ldr	r0, [pc, #604]	; (80036e0 <shellExec+0x2a4>)
 8003482:	f005 fbfd 	bl	8008c80 <HAL_UART_Transmit>
}
 8003486:	e122      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"led")==0)
 8003488:	4b92      	ldr	r3, [pc, #584]	; (80036d4 <shellExec+0x298>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4997      	ldr	r1, [pc, #604]	; (80036ec <shellExec+0x2b0>)
 800348e:	4618      	mov	r0, r3
 8003490:	f7fc feca 	bl	8000228 <strcmp>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d110      	bne.n	80034bc <shellExec+0x80>
		HAL_UART_Transmit(&huart1, led, sizeof(led), HAL_MAX_DELAY);
 800349a:	f04f 33ff 	mov.w	r3, #4294967295
 800349e:	2222      	movs	r2, #34	; 0x22
 80034a0:	4993      	ldr	r1, [pc, #588]	; (80036f0 <shellExec+0x2b4>)
 80034a2:	488f      	ldr	r0, [pc, #572]	; (80036e0 <shellExec+0x2a4>)
 80034a4:	f005 fbec 	bl	8008c80 <HAL_UART_Transmit>
		SwitchLed(atoi(argv[1]));
 80034a8:	4b8a      	ldr	r3, [pc, #552]	; (80036d4 <shellExec+0x298>)
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f006 fa55 	bl	800995c <atoi>
 80034b2:	4603      	mov	r3, r0
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7ff fb57 	bl	8002b68 <SwitchLed>
}
 80034ba:	e108      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"avancer")==0)
 80034bc:	4b85      	ldr	r3, [pc, #532]	; (80036d4 <shellExec+0x298>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	498c      	ldr	r1, [pc, #560]	; (80036f4 <shellExec+0x2b8>)
 80034c2:	4618      	mov	r0, r3
 80034c4:	f7fc feb0 	bl	8000228 <strcmp>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d110      	bne.n	80034f0 <shellExec+0xb4>
		HAL_UART_Transmit(&huart1, avancer, sizeof(avancer), HAL_MAX_DELAY);
 80034ce:	f04f 33ff 	mov.w	r3, #4294967295
 80034d2:	2225      	movs	r2, #37	; 0x25
 80034d4:	4988      	ldr	r1, [pc, #544]	; (80036f8 <shellExec+0x2bc>)
 80034d6:	4882      	ldr	r0, [pc, #520]	; (80036e0 <shellExec+0x2a4>)
 80034d8:	f005 fbd2 	bl	8008c80 <HAL_UART_Transmit>
		Avancer(atoi(argv[1]));
 80034dc:	4b7d      	ldr	r3, [pc, #500]	; (80036d4 <shellExec+0x298>)
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f006 fa3b 	bl	800995c <atoi>
 80034e6:	4603      	mov	r3, r0
 80034e8:	4618      	mov	r0, r3
 80034ea:	f7fd fe61 	bl	80011b0 <Avancer>
}
 80034ee:	e0ee      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"reculer")==0)
 80034f0:	4b78      	ldr	r3, [pc, #480]	; (80036d4 <shellExec+0x298>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	4981      	ldr	r1, [pc, #516]	; (80036fc <shellExec+0x2c0>)
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fc fe96 	bl	8000228 <strcmp>
 80034fc:	4603      	mov	r3, r0
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d110      	bne.n	8003524 <shellExec+0xe8>
		HAL_UART_Transmit(&huart1, reculer, sizeof(reculer), HAL_MAX_DELAY);
 8003502:	f04f 33ff 	mov.w	r3, #4294967295
 8003506:	2227      	movs	r2, #39	; 0x27
 8003508:	497d      	ldr	r1, [pc, #500]	; (8003700 <shellExec+0x2c4>)
 800350a:	4875      	ldr	r0, [pc, #468]	; (80036e0 <shellExec+0x2a4>)
 800350c:	f005 fbb8 	bl	8008c80 <HAL_UART_Transmit>
		Reculer(atoi(argv[1]));
 8003510:	4b70      	ldr	r3, [pc, #448]	; (80036d4 <shellExec+0x298>)
 8003512:	685b      	ldr	r3, [r3, #4]
 8003514:	4618      	mov	r0, r3
 8003516:	f006 fa21 	bl	800995c <atoi>
 800351a:	4603      	mov	r3, r0
 800351c:	4618      	mov	r0, r3
 800351e:	f7fd fe89 	bl	8001234 <Reculer>
}
 8003522:	e0d4      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"stop")==0)
 8003524:	4b6b      	ldr	r3, [pc, #428]	; (80036d4 <shellExec+0x298>)
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	4976      	ldr	r1, [pc, #472]	; (8003704 <shellExec+0x2c8>)
 800352a:	4618      	mov	r0, r3
 800352c:	f7fc fe7c 	bl	8000228 <strcmp>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d109      	bne.n	800354a <shellExec+0x10e>
		HAL_UART_Transmit(&huart1, stop, sizeof(stop), HAL_MAX_DELAY);
 8003536:	f04f 33ff 	mov.w	r3, #4294967295
 800353a:	2216      	movs	r2, #22
 800353c:	4972      	ldr	r1, [pc, #456]	; (8003708 <shellExec+0x2cc>)
 800353e:	4868      	ldr	r0, [pc, #416]	; (80036e0 <shellExec+0x2a4>)
 8003540:	f005 fb9e 	bl	8008c80 <HAL_UART_Transmit>
		Stop();
 8003544:	f7fd feb8 	bl	80012b8 <Stop>
}
 8003548:	e0c1      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"tourner")==0)
 800354a:	4b62      	ldr	r3, [pc, #392]	; (80036d4 <shellExec+0x298>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	496f      	ldr	r1, [pc, #444]	; (800370c <shellExec+0x2d0>)
 8003550:	4618      	mov	r0, r3
 8003552:	f7fc fe69 	bl	8000228 <strcmp>
 8003556:	4603      	mov	r3, r0
 8003558:	2b00      	cmp	r3, #0
 800355a:	d12a      	bne.n	80035b2 <shellExec+0x176>
		if(strcmp(argv[1],"1")||strcmp(argv[1],"0"))
 800355c:	4b5d      	ldr	r3, [pc, #372]	; (80036d4 <shellExec+0x298>)
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	496b      	ldr	r1, [pc, #428]	; (8003710 <shellExec+0x2d4>)
 8003562:	4618      	mov	r0, r3
 8003564:	f7fc fe60 	bl	8000228 <strcmp>
 8003568:	4603      	mov	r3, r0
 800356a:	2b00      	cmp	r3, #0
 800356c:	d109      	bne.n	8003582 <shellExec+0x146>
 800356e:	4b59      	ldr	r3, [pc, #356]	; (80036d4 <shellExec+0x298>)
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	4968      	ldr	r1, [pc, #416]	; (8003714 <shellExec+0x2d8>)
 8003574:	4618      	mov	r0, r3
 8003576:	f7fc fe57 	bl	8000228 <strcmp>
 800357a:	4603      	mov	r3, r0
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 80a6 	beq.w	80036ce <shellExec+0x292>
			HAL_UART_Transmit(&huart1, tourner, sizeof(tourner), HAL_MAX_DELAY);
 8003582:	f04f 33ff 	mov.w	r3, #4294967295
 8003586:	2230      	movs	r2, #48	; 0x30
 8003588:	4963      	ldr	r1, [pc, #396]	; (8003718 <shellExec+0x2dc>)
 800358a:	4855      	ldr	r0, [pc, #340]	; (80036e0 <shellExec+0x2a4>)
 800358c:	f005 fb78 	bl	8008c80 <HAL_UART_Transmit>
			Tourner(atoi(argv[1]), atoi(argv[2]));
 8003590:	4b50      	ldr	r3, [pc, #320]	; (80036d4 <shellExec+0x298>)
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4618      	mov	r0, r3
 8003596:	f006 f9e1 	bl	800995c <atoi>
 800359a:	4604      	mov	r4, r0
 800359c:	4b4d      	ldr	r3, [pc, #308]	; (80036d4 <shellExec+0x298>)
 800359e:	689b      	ldr	r3, [r3, #8]
 80035a0:	4618      	mov	r0, r3
 80035a2:	f006 f9db 	bl	800995c <atoi>
 80035a6:	4603      	mov	r3, r0
 80035a8:	4619      	mov	r1, r3
 80035aa:	4620      	mov	r0, r4
 80035ac:	f7fd fe98 	bl	80012e0 <Tourner>
}
 80035b0:	e08d      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"avancerPI")==0)
 80035b2:	4b48      	ldr	r3, [pc, #288]	; (80036d4 <shellExec+0x298>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4959      	ldr	r1, [pc, #356]	; (800371c <shellExec+0x2e0>)
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fc fe35 	bl	8000228 <strcmp>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d117      	bne.n	80035f4 <shellExec+0x1b8>
		HAL_UART_Transmit(&huart1, avancer, sizeof(avancer), HAL_MAX_DELAY);
 80035c4:	f04f 33ff 	mov.w	r3, #4294967295
 80035c8:	2225      	movs	r2, #37	; 0x25
 80035ca:	494b      	ldr	r1, [pc, #300]	; (80036f8 <shellExec+0x2bc>)
 80035cc:	4844      	ldr	r0, [pc, #272]	; (80036e0 <shellExec+0x2a4>)
 80035ce:	f005 fb57 	bl	8008c80 <HAL_UART_Transmit>
		consigneD = atoi(argv[1]);
 80035d2:	4b40      	ldr	r3, [pc, #256]	; (80036d4 <shellExec+0x298>)
 80035d4:	685b      	ldr	r3, [r3, #4]
 80035d6:	4618      	mov	r0, r3
 80035d8:	f006 f9c0 	bl	800995c <atoi>
 80035dc:	4603      	mov	r3, r0
 80035de:	4a50      	ldr	r2, [pc, #320]	; (8003720 <shellExec+0x2e4>)
 80035e0:	6013      	str	r3, [r2, #0]
		consigneG = atoi(argv[1]);
 80035e2:	4b3c      	ldr	r3, [pc, #240]	; (80036d4 <shellExec+0x298>)
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f006 f9b8 	bl	800995c <atoi>
 80035ec:	4603      	mov	r3, r0
 80035ee:	4a4d      	ldr	r2, [pc, #308]	; (8003724 <shellExec+0x2e8>)
 80035f0:	6013      	str	r3, [r2, #0]
}
 80035f2:	e06c      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"actionPI")==0)
 80035f4:	4b37      	ldr	r3, [pc, #220]	; (80036d4 <shellExec+0x298>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	494b      	ldr	r1, [pc, #300]	; (8003728 <shellExec+0x2ec>)
 80035fa:	4618      	mov	r0, r3
 80035fc:	f7fc fe14 	bl	8000228 <strcmp>
 8003600:	4603      	mov	r3, r0
 8003602:	2b00      	cmp	r3, #0
 8003604:	d12b      	bne.n	800365e <shellExec+0x222>
		HAL_UART_Transmit(&huart1, avancer, sizeof(avancer), HAL_MAX_DELAY);
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	2225      	movs	r2, #37	; 0x25
 800360c:	493a      	ldr	r1, [pc, #232]	; (80036f8 <shellExec+0x2bc>)
 800360e:	4834      	ldr	r0, [pc, #208]	; (80036e0 <shellExec+0x2a4>)
 8003610:	f005 fb36 	bl	8008c80 <HAL_UART_Transmit>
		action = atoi(argv[1]);
 8003614:	4b2f      	ldr	r3, [pc, #188]	; (80036d4 <shellExec+0x298>)
 8003616:	685b      	ldr	r3, [r3, #4]
 8003618:	4618      	mov	r0, r3
 800361a:	f006 f99f 	bl	800995c <atoi>
 800361e:	4603      	mov	r3, r0
 8003620:	4a42      	ldr	r2, [pc, #264]	; (800372c <shellExec+0x2f0>)
 8003622:	6013      	str	r3, [r2, #0]
		if(action ==2) sens = atoi(argv[3]);
 8003624:	4b41      	ldr	r3, [pc, #260]	; (800372c <shellExec+0x2f0>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	2b02      	cmp	r3, #2
 800362a:	d107      	bne.n	800363c <shellExec+0x200>
 800362c:	4b29      	ldr	r3, [pc, #164]	; (80036d4 <shellExec+0x298>)
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	4618      	mov	r0, r3
 8003632:	f006 f993 	bl	800995c <atoi>
 8003636:	4603      	mov	r3, r0
 8003638:	4a3d      	ldr	r2, [pc, #244]	; (8003730 <shellExec+0x2f4>)
 800363a:	6013      	str	r3, [r2, #0]
		consigneD = atoi(argv[2]);
 800363c:	4b25      	ldr	r3, [pc, #148]	; (80036d4 <shellExec+0x298>)
 800363e:	689b      	ldr	r3, [r3, #8]
 8003640:	4618      	mov	r0, r3
 8003642:	f006 f98b 	bl	800995c <atoi>
 8003646:	4603      	mov	r3, r0
 8003648:	4a35      	ldr	r2, [pc, #212]	; (8003720 <shellExec+0x2e4>)
 800364a:	6013      	str	r3, [r2, #0]
		consigneG = atoi(argv[2]);
 800364c:	4b21      	ldr	r3, [pc, #132]	; (80036d4 <shellExec+0x298>)
 800364e:	689b      	ldr	r3, [r3, #8]
 8003650:	4618      	mov	r0, r3
 8003652:	f006 f983 	bl	800995c <atoi>
 8003656:	4603      	mov	r3, r0
 8003658:	4a32      	ldr	r2, [pc, #200]	; (8003724 <shellExec+0x2e8>)
 800365a:	6013      	str	r3, [r2, #0]
}
 800365c:	e037      	b.n	80036ce <shellExec+0x292>
	else if(strcmp(argv[0],"servo")==0)
 800365e:	4b1d      	ldr	r3, [pc, #116]	; (80036d4 <shellExec+0x298>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4934      	ldr	r1, [pc, #208]	; (8003734 <shellExec+0x2f8>)
 8003664:	4618      	mov	r0, r3
 8003666:	f7fc fddf 	bl	8000228 <strcmp>
 800366a:	4603      	mov	r3, r0
 800366c:	2b00      	cmp	r3, #0
 800366e:	d12c      	bne.n	80036ca <shellExec+0x28e>
		HAL_UART_Transmit(&huart1, servo, sizeof(servo), HAL_MAX_DELAY);
 8003670:	f04f 33ff 	mov.w	r3, #4294967295
 8003674:	2217      	movs	r2, #23
 8003676:	4930      	ldr	r1, [pc, #192]	; (8003738 <shellExec+0x2fc>)
 8003678:	4819      	ldr	r0, [pc, #100]	; (80036e0 <shellExec+0x2a4>)
 800367a:	f005 fb01 	bl	8008c80 <HAL_UART_Transmit>
		if(strcmp(argv[1],"ouvert")==0)
 800367e:	4b15      	ldr	r3, [pc, #84]	; (80036d4 <shellExec+0x298>)
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	492e      	ldr	r1, [pc, #184]	; (800373c <shellExec+0x300>)
 8003684:	4618      	mov	r0, r3
 8003686:	f7fc fdcf 	bl	8000228 <strcmp>
 800368a:	4603      	mov	r3, r0
 800368c:	2b00      	cmp	r3, #0
 800368e:	d104      	bne.n	800369a <shellExec+0x25e>
			ControlServo(SERVO_OPEN);
 8003690:	f44f 60af 	mov.w	r0, #1400	; 0x578
 8003694:	f7fe f816 	bl	80016c4 <ControlServo>
}
 8003698:	e019      	b.n	80036ce <shellExec+0x292>
		else if(strcmp(argv[1],"ferme")==0)
 800369a:	4b0e      	ldr	r3, [pc, #56]	; (80036d4 <shellExec+0x298>)
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	4928      	ldr	r1, [pc, #160]	; (8003740 <shellExec+0x304>)
 80036a0:	4618      	mov	r0, r3
 80036a2:	f7fc fdc1 	bl	8000228 <strcmp>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d104      	bne.n	80036b6 <shellExec+0x27a>
			ControlServo(SERVO_CLOSED);
 80036ac:	f44f 7052 	mov.w	r0, #840	; 0x348
 80036b0:	f7fe f808 	bl	80016c4 <ControlServo>
}
 80036b4:	e00b      	b.n	80036ce <shellExec+0x292>
		else ControlServo(atoi(argv[1]));
 80036b6:	4b07      	ldr	r3, [pc, #28]	; (80036d4 <shellExec+0x298>)
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f006 f94e 	bl	800995c <atoi>
 80036c0:	4603      	mov	r3, r0
 80036c2:	4618      	mov	r0, r3
 80036c4:	f7fd fffe 	bl	80016c4 <ControlServo>
}
 80036c8:	e001      	b.n	80036ce <shellExec+0x292>
		shellCmdNotFound();
 80036ca:	f7ff fe33 	bl	8003334 <shellCmdNotFound>
}
 80036ce:	bf00      	nop
 80036d0:	bd98      	pop	{r3, r4, r7, pc}
 80036d2:	bf00      	nop
 80036d4:	200009cc 	.word	0x200009cc
 80036d8:	0800e548 	.word	0x0800e548
 80036dc:	2000018c 	.word	0x2000018c
 80036e0:	20000c04 	.word	0x20000c04
 80036e4:	0800e550 	.word	0x0800e550
 80036e8:	200003c0 	.word	0x200003c0
 80036ec:	0800e558 	.word	0x0800e558
 80036f0:	2000051c 	.word	0x2000051c
 80036f4:	0800e55c 	.word	0x0800e55c
 80036f8:	20000540 	.word	0x20000540
 80036fc:	0800e564 	.word	0x0800e564
 8003700:	20000568 	.word	0x20000568
 8003704:	0800e56c 	.word	0x0800e56c
 8003708:	20000590 	.word	0x20000590
 800370c:	0800e574 	.word	0x0800e574
 8003710:	0800e57c 	.word	0x0800e57c
 8003714:	0800e580 	.word	0x0800e580
 8003718:	200005a8 	.word	0x200005a8
 800371c:	0800e584 	.word	0x0800e584
 8003720:	20000908 	.word	0x20000908
 8003724:	20000910 	.word	0x20000910
 8003728:	0800e590 	.word	0x0800e590
 800372c:	2000010c 	.word	0x2000010c
 8003730:	20000914 	.word	0x20000914
 8003734:	0800e59c 	.word	0x0800e59c
 8003738:	200005d8 	.word	0x200005d8
 800373c:	0800e5a4 	.word	0x0800e5a4
 8003740:	0800e5ac 	.word	0x0800e5ac

08003744 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003744:	b480      	push	{r7}
 8003746:	b085      	sub	sp, #20
 8003748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800374a:	4b15      	ldr	r3, [pc, #84]	; (80037a0 <HAL_MspInit+0x5c>)
 800374c:	699b      	ldr	r3, [r3, #24]
 800374e:	4a14      	ldr	r2, [pc, #80]	; (80037a0 <HAL_MspInit+0x5c>)
 8003750:	f043 0301 	orr.w	r3, r3, #1
 8003754:	6193      	str	r3, [r2, #24]
 8003756:	4b12      	ldr	r3, [pc, #72]	; (80037a0 <HAL_MspInit+0x5c>)
 8003758:	699b      	ldr	r3, [r3, #24]
 800375a:	f003 0301 	and.w	r3, r3, #1
 800375e:	60bb      	str	r3, [r7, #8]
 8003760:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003762:	4b0f      	ldr	r3, [pc, #60]	; (80037a0 <HAL_MspInit+0x5c>)
 8003764:	69db      	ldr	r3, [r3, #28]
 8003766:	4a0e      	ldr	r2, [pc, #56]	; (80037a0 <HAL_MspInit+0x5c>)
 8003768:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800376c:	61d3      	str	r3, [r2, #28]
 800376e:	4b0c      	ldr	r3, [pc, #48]	; (80037a0 <HAL_MspInit+0x5c>)
 8003770:	69db      	ldr	r3, [r3, #28]
 8003772:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003776:	607b      	str	r3, [r7, #4]
 8003778:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800377a:	4b0a      	ldr	r3, [pc, #40]	; (80037a4 <HAL_MspInit+0x60>)
 800377c:	685b      	ldr	r3, [r3, #4]
 800377e:	60fb      	str	r3, [r7, #12]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	4a04      	ldr	r2, [pc, #16]	; (80037a4 <HAL_MspInit+0x60>)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003796:	bf00      	nop
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr
 80037a0:	40021000 	.word	0x40021000
 80037a4:	40010000 	.word	0x40010000

080037a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80037ac:	e7fe      	b.n	80037ac <NMI_Handler+0x4>

080037ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80037ae:	b480      	push	{r7}
 80037b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80037b2:	e7fe      	b.n	80037b2 <HardFault_Handler+0x4>

080037b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80037b4:	b480      	push	{r7}
 80037b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80037b8:	e7fe      	b.n	80037b8 <MemManage_Handler+0x4>

080037ba <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80037ba:	b480      	push	{r7}
 80037bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80037be:	e7fe      	b.n	80037be <BusFault_Handler+0x4>

080037c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80037c0:	b480      	push	{r7}
 80037c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80037c4:	e7fe      	b.n	80037c4 <UsageFault_Handler+0x4>

080037c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80037c6:	b480      	push	{r7}
 80037c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80037ca:	bf00      	nop
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bc80      	pop	{r7}
 80037d0:	4770      	bx	lr

080037d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80037d2:	b480      	push	{r7}
 80037d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80037d6:	bf00      	nop
 80037d8:	46bd      	mov	sp, r7
 80037da:	bc80      	pop	{r7}
 80037dc:	4770      	bx	lr

080037de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80037de:	b480      	push	{r7}
 80037e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80037e2:	bf00      	nop
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bc80      	pop	{r7}
 80037e8:	4770      	bx	lr

080037ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80037ee:	f000 ff0f 	bl	8004610 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80037f2:	bf00      	nop
 80037f4:	bd80      	pop	{r7, pc}

080037f6 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80037f6:	b580      	push	{r7, lr}
 80037f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOF_Interrupt_Pin);
 80037fa:	2010      	movs	r0, #16
 80037fc:	f002 f98e 	bl	8005b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8003800:	bf00      	nop
 8003802:	bd80      	pop	{r7, pc}

08003804 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003808:	4802      	ldr	r0, [pc, #8]	; (8003814 <DMA1_Channel6_IRQHandler+0x10>)
 800380a:	f001 fc8b 	bl	8005124 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800380e:	bf00      	nop
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	20000c8c 	.word	0x20000c8c

08003818 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800381c:	4802      	ldr	r0, [pc, #8]	; (8003828 <TIM1_UP_IRQHandler+0x10>)
 800381e:	f004 fb85 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	200009f8 	.word	0x200009f8

0800382c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003830:	4802      	ldr	r0, [pc, #8]	; (800383c <TIM2_IRQHandler+0x10>)
 8003832:	f004 fb7b 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003836:	bf00      	nop
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	20000a40 	.word	0x20000a40

08003840 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8003844:	4802      	ldr	r0, [pc, #8]	; (8003850 <TIM3_IRQHandler+0x10>)
 8003846:	f004 fb71 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800384a:	bf00      	nop
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	20000a88 	.word	0x20000a88

08003854 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003858:	4802      	ldr	r0, [pc, #8]	; (8003864 <TIM4_IRQHandler+0x10>)
 800385a:	f004 fb67 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 800385e:	bf00      	nop
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	20000ad0 	.word	0x20000ad0

08003868 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003868:	b580      	push	{r7, lr}
 800386a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800386c:	4802      	ldr	r0, [pc, #8]	; (8003878 <USART1_IRQHandler+0x10>)
 800386e:	f005 fb19 	bl	8008ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003872:	bf00      	nop
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	20000c04 	.word	0x20000c04

0800387c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003880:	4802      	ldr	r0, [pc, #8]	; (800388c <USART2_IRQHandler+0x10>)
 8003882:	f005 fb0f 	bl	8008ea4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003886:	bf00      	nop
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20000c48 	.word	0x20000c48

08003890 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_BTN_Pin);
 8003894:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8003898:	f002 f940 	bl	8005b1c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800389c:	bf00      	nop
 800389e:	bd80      	pop	{r7, pc}

080038a0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80038a4:	4802      	ldr	r0, [pc, #8]	; (80038b0 <TIM5_IRQHandler+0x10>)
 80038a6:	f004 fb41 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}
 80038ae:	bf00      	nop
 80038b0:	20000b18 	.word	0x20000b18

080038b4 <TIM6_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt.
  */
void TIM6_IRQHandler(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_IRQn 0 */

  /* USER CODE END TIM6_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80038b8:	4802      	ldr	r0, [pc, #8]	; (80038c4 <TIM6_IRQHandler+0x10>)
 80038ba:	f004 fb37 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_IRQn 1 */

  /* USER CODE END TIM6_IRQn 1 */
}
 80038be:	bf00      	nop
 80038c0:	bd80      	pop	{r7, pc}
 80038c2:	bf00      	nop
 80038c4:	20000b60 	.word	0x20000b60

080038c8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80038cc:	4802      	ldr	r0, [pc, #8]	; (80038d8 <TIM7_IRQHandler+0x10>)
 80038ce:	f004 fb2d 	bl	8007f2c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80038d2:	bf00      	nop
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000ba8 	.word	0x20000ba8

080038dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80038dc:	b480      	push	{r7}
 80038de:	af00      	add	r7, sp, #0
	return 1;
 80038e0:	2301      	movs	r3, #1
}
 80038e2:	4618      	mov	r0, r3
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bc80      	pop	{r7}
 80038e8:	4770      	bx	lr

080038ea <_kill>:

int _kill(int pid, int sig)
{
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b082      	sub	sp, #8
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	6078      	str	r0, [r7, #4]
 80038f2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80038f4:	f006 f836 	bl	8009964 <__errno>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2216      	movs	r2, #22
 80038fc:	601a      	str	r2, [r3, #0]
	return -1;
 80038fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003902:	4618      	mov	r0, r3
 8003904:	3708      	adds	r7, #8
 8003906:	46bd      	mov	sp, r7
 8003908:	bd80      	pop	{r7, pc}

0800390a <_exit>:

void _exit (int status)
{
 800390a:	b580      	push	{r7, lr}
 800390c:	b082      	sub	sp, #8
 800390e:	af00      	add	r7, sp, #0
 8003910:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003912:	f04f 31ff 	mov.w	r1, #4294967295
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f7ff ffe7 	bl	80038ea <_kill>
	while (1) {}		/* Make sure we hang here */
 800391c:	e7fe      	b.n	800391c <_exit+0x12>

0800391e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800391e:	b580      	push	{r7, lr}
 8003920:	b086      	sub	sp, #24
 8003922:	af00      	add	r7, sp, #0
 8003924:	60f8      	str	r0, [r7, #12]
 8003926:	60b9      	str	r1, [r7, #8]
 8003928:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800392a:	2300      	movs	r3, #0
 800392c:	617b      	str	r3, [r7, #20]
 800392e:	e00a      	b.n	8003946 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003930:	f3af 8000 	nop.w
 8003934:	4601      	mov	r1, r0
 8003936:	68bb      	ldr	r3, [r7, #8]
 8003938:	1c5a      	adds	r2, r3, #1
 800393a:	60ba      	str	r2, [r7, #8]
 800393c:	b2ca      	uxtb	r2, r1
 800393e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003940:	697b      	ldr	r3, [r7, #20]
 8003942:	3301      	adds	r3, #1
 8003944:	617b      	str	r3, [r7, #20]
 8003946:	697a      	ldr	r2, [r7, #20]
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	429a      	cmp	r2, r3
 800394c:	dbf0      	blt.n	8003930 <_read+0x12>
	}

return len;
 800394e:	687b      	ldr	r3, [r7, #4]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3718      	adds	r7, #24
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003964:	2300      	movs	r3, #0
 8003966:	617b      	str	r3, [r7, #20]
 8003968:	e009      	b.n	800397e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	1c5a      	adds	r2, r3, #1
 800396e:	60ba      	str	r2, [r7, #8]
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff fa74 	bl	8002e60 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003978:	697b      	ldr	r3, [r7, #20]
 800397a:	3301      	adds	r3, #1
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	697a      	ldr	r2, [r7, #20]
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	429a      	cmp	r2, r3
 8003984:	dbf1      	blt.n	800396a <_write+0x12>
	}
	return len;
 8003986:	687b      	ldr	r3, [r7, #4]
}
 8003988:	4618      	mov	r0, r3
 800398a:	3718      	adds	r7, #24
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <_close>:

int _close(int file)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
	return -1;
 8003998:	f04f 33ff 	mov.w	r3, #4294967295
}
 800399c:	4618      	mov	r0, r3
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bc80      	pop	{r7}
 80039a4:	4770      	bx	lr

080039a6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
 80039ae:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80039b6:	605a      	str	r2, [r3, #4]
	return 0;
 80039b8:	2300      	movs	r3, #0
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	bc80      	pop	{r7}
 80039c2:	4770      	bx	lr

080039c4 <_isatty>:

int _isatty(int file)
{
 80039c4:	b480      	push	{r7}
 80039c6:	b083      	sub	sp, #12
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
	return 1;
 80039cc:	2301      	movs	r3, #1
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	370c      	adds	r7, #12
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bc80      	pop	{r7}
 80039d6:	4770      	bx	lr

080039d8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80039d8:	b480      	push	{r7}
 80039da:	b085      	sub	sp, #20
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
	return 0;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3714      	adds	r7, #20
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr

080039f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80039f8:	4a14      	ldr	r2, [pc, #80]	; (8003a4c <_sbrk+0x5c>)
 80039fa:	4b15      	ldr	r3, [pc, #84]	; (8003a50 <_sbrk+0x60>)
 80039fc:	1ad3      	subs	r3, r2, r3
 80039fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003a04:	4b13      	ldr	r3, [pc, #76]	; (8003a54 <_sbrk+0x64>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d102      	bne.n	8003a12 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003a0c:	4b11      	ldr	r3, [pc, #68]	; (8003a54 <_sbrk+0x64>)
 8003a0e:	4a12      	ldr	r2, [pc, #72]	; (8003a58 <_sbrk+0x68>)
 8003a10:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003a12:	4b10      	ldr	r3, [pc, #64]	; (8003a54 <_sbrk+0x64>)
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4413      	add	r3, r2
 8003a1a:	693a      	ldr	r2, [r7, #16]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d207      	bcs.n	8003a30 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003a20:	f005 ffa0 	bl	8009964 <__errno>
 8003a24:	4603      	mov	r3, r0
 8003a26:	220c      	movs	r2, #12
 8003a28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003a2a:	f04f 33ff 	mov.w	r3, #4294967295
 8003a2e:	e009      	b.n	8003a44 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003a30:	4b08      	ldr	r3, [pc, #32]	; (8003a54 <_sbrk+0x64>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003a36:	4b07      	ldr	r3, [pc, #28]	; (8003a54 <_sbrk+0x64>)
 8003a38:	681a      	ldr	r2, [r3, #0]
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	4a05      	ldr	r2, [pc, #20]	; (8003a54 <_sbrk+0x64>)
 8003a40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003a42:	68fb      	ldr	r3, [r7, #12]
}
 8003a44:	4618      	mov	r0, r3
 8003a46:	3718      	adds	r7, #24
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}
 8003a4c:	2000c000 	.word	0x2000c000
 8003a50:	00000400 	.word	0x00000400
 8003a54:	200009f4 	.word	0x200009f4
 8003a58:	20000ce8 	.word	0x20000ce8

08003a5c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a60:	bf00      	nop
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bc80      	pop	{r7}
 8003a66:	4770      	bx	lr

08003a68 <MX_TIM1_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b096      	sub	sp, #88	; 0x58
 8003a6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003a6e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003a72:	2200      	movs	r2, #0
 8003a74:	601a      	str	r2, [r3, #0]
 8003a76:	605a      	str	r2, [r3, #4]
 8003a78:	609a      	str	r2, [r3, #8]
 8003a7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003a7c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003a80:	2200      	movs	r2, #0
 8003a82:	601a      	str	r2, [r3, #0]
 8003a84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003a86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	605a      	str	r2, [r3, #4]
 8003a90:	609a      	str	r2, [r3, #8]
 8003a92:	60da      	str	r2, [r3, #12]
 8003a94:	611a      	str	r2, [r3, #16]
 8003a96:	615a      	str	r2, [r3, #20]
 8003a98:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003a9a:	1d3b      	adds	r3, r7, #4
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	2100      	movs	r1, #0
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f005 ff97 	bl	80099d4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003aa6:	4b50      	ldr	r3, [pc, #320]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003aa8:	4a50      	ldr	r2, [pc, #320]	; (8003bec <MX_TIM1_Init+0x184>)
 8003aaa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 18-1;
 8003aac:	4b4e      	ldr	r3, [pc, #312]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003aae:	2211      	movs	r2, #17
 8003ab0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ab2:	4b4d      	ldr	r3, [pc, #308]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 200-1;
 8003ab8:	4b4b      	ldr	r3, [pc, #300]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003aba:	22c7      	movs	r2, #199	; 0xc7
 8003abc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003abe:	4b4a      	ldr	r3, [pc, #296]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003ac4:	4b48      	ldr	r3, [pc, #288]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003aca:	4b47      	ldr	r3, [pc, #284]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003ad0:	4845      	ldr	r0, [pc, #276]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003ad2:	f003 fe39 	bl	8007748 <HAL_TIM_Base_Init>
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d001      	beq.n	8003ae0 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8003adc:	f7ff fbfa 	bl	80032d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ae4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003ae6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003aea:	4619      	mov	r1, r3
 8003aec:	483e      	ldr	r0, [pc, #248]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003aee:	f004 fbe3 	bl	80082b8 <HAL_TIM_ConfigClockSource>
 8003af2:	4603      	mov	r3, r0
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d001      	beq.n	8003afc <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8003af8:	f7ff fbec 	bl	80032d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003afc:	483a      	ldr	r0, [pc, #232]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003afe:	f003 fed3 	bl	80078a8 <HAL_TIM_PWM_Init>
 8003b02:	4603      	mov	r3, r0
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d001      	beq.n	8003b0c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8003b08:	f7ff fbe4 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003b0c:	2300      	movs	r3, #0
 8003b0e:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003b10:	2300      	movs	r3, #0
 8003b12:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003b14:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003b18:	4619      	mov	r1, r3
 8003b1a:	4833      	ldr	r0, [pc, #204]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003b1c:	f004 ff94 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8003b26:	f7ff fbd5 	bl	80032d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003b2a:	2360      	movs	r3, #96	; 0x60
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003b32:	2300      	movs	r3, #0
 8003b34:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003b36:	2300      	movs	r3, #0
 8003b38:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003b3a:	2300      	movs	r3, #0
 8003b3c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003b42:	2300      	movs	r3, #0
 8003b44:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003b46:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	4619      	mov	r1, r3
 8003b4e:	4826      	ldr	r0, [pc, #152]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003b50:	f004 faf4 	bl	800813c <HAL_TIM_PWM_ConfigChannel>
 8003b54:	4603      	mov	r3, r0
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d001      	beq.n	8003b5e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8003b5a:	f7ff fbbb 	bl	80032d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b62:	2204      	movs	r2, #4
 8003b64:	4619      	mov	r1, r3
 8003b66:	4820      	ldr	r0, [pc, #128]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003b68:	f004 fae8 	bl	800813c <HAL_TIM_PWM_ConfigChannel>
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d001      	beq.n	8003b76 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8003b72:	f7ff fbaf 	bl	80032d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003b76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b7a:	2208      	movs	r2, #8
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	481a      	ldr	r0, [pc, #104]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003b80:	f004 fadc 	bl	800813c <HAL_TIM_PWM_ConfigChannel>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d001      	beq.n	8003b8e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8003b8a:	f7ff fba3 	bl	80032d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003b8e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003b92:	220c      	movs	r2, #12
 8003b94:	4619      	mov	r1, r3
 8003b96:	4814      	ldr	r0, [pc, #80]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003b98:	f004 fad0 	bl	800813c <HAL_TIM_PWM_ConfigChannel>
 8003b9c:	4603      	mov	r3, r0
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d001      	beq.n	8003ba6 <MX_TIM1_Init+0x13e>
  {
    Error_Handler();
 8003ba2:	f7ff fb97 	bl	80032d4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003baa:	2300      	movs	r3, #0
 8003bac:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8003bb2:	2300      	movs	r3, #0
 8003bb4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003bb6:	2300      	movs	r3, #0
 8003bb8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003bba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003bbe:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003bc4:	1d3b      	adds	r3, r7, #4
 8003bc6:	4619      	mov	r1, r3
 8003bc8:	4807      	ldr	r0, [pc, #28]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003bca:	f004 ffa9 	bl	8008b20 <HAL_TIMEx_ConfigBreakDeadTime>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d001      	beq.n	8003bd8 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8003bd4:	f7ff fb7e 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003bd8:	4803      	ldr	r0, [pc, #12]	; (8003be8 <MX_TIM1_Init+0x180>)
 8003bda:	f000 fb21 	bl	8004220 <HAL_TIM_MspPostInit>

}
 8003bde:	bf00      	nop
 8003be0:	3758      	adds	r7, #88	; 0x58
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}
 8003be6:	bf00      	nop
 8003be8:	200009f8 	.word	0x200009f8
 8003bec:	40012c00 	.word	0x40012c00

08003bf0 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b08c      	sub	sp, #48	; 0x30
 8003bf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003bf6:	f107 030c 	add.w	r3, r7, #12
 8003bfa:	2224      	movs	r2, #36	; 0x24
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f005 fee8 	bl	80099d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003c04:	1d3b      	adds	r3, r7, #4
 8003c06:	2200      	movs	r2, #0
 8003c08:	601a      	str	r2, [r3, #0]
 8003c0a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003c0c:	4b21      	ldr	r3, [pc, #132]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c12:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003c14:	4b1f      	ldr	r3, [pc, #124]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003c1a:	4b1e      	ldr	r3, [pc, #120]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8003c20:	4b1c      	ldr	r3, [pc, #112]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c22:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003c26:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003c28:	4b1a      	ldr	r3, [pc, #104]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003c2e:	4b19      	ldr	r3, [pc, #100]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c30:	2200      	movs	r2, #0
 8003c32:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003c34:	2301      	movs	r3, #1
 8003c36:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003c40:	2300      	movs	r3, #0
 8003c42:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003c4c:	2301      	movs	r3, #1
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003c50:	2300      	movs	r3, #0
 8003c52:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003c54:	2300      	movs	r3, #0
 8003c56:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003c58:	f107 030c 	add.w	r3, r7, #12
 8003c5c:	4619      	mov	r1, r3
 8003c5e:	480d      	ldr	r0, [pc, #52]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c60:	f004 f834 	bl	8007ccc <HAL_TIM_Encoder_Init>
 8003c64:	4603      	mov	r3, r0
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d001      	beq.n	8003c6e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8003c6a:	f7ff fb33 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003c6e:	2300      	movs	r3, #0
 8003c70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003c72:	2300      	movs	r3, #0
 8003c74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003c76:	1d3b      	adds	r3, r7, #4
 8003c78:	4619      	mov	r1, r3
 8003c7a:	4806      	ldr	r0, [pc, #24]	; (8003c94 <MX_TIM2_Init+0xa4>)
 8003c7c:	f004 fee4 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003c80:	4603      	mov	r3, r0
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d001      	beq.n	8003c8a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003c86:	f7ff fb25 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003c8a:	bf00      	nop
 8003c8c:	3730      	adds	r7, #48	; 0x30
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000a40 	.word	0x20000a40

08003c98 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b08e      	sub	sp, #56	; 0x38
 8003c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003c9e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003ca2:	2200      	movs	r2, #0
 8003ca4:	601a      	str	r2, [r3, #0]
 8003ca6:	605a      	str	r2, [r3, #4]
 8003ca8:	609a      	str	r2, [r3, #8]
 8003caa:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cac:	f107 0320 	add.w	r3, r7, #32
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	601a      	str	r2, [r3, #0]
 8003cb4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003cb6:	1d3b      	adds	r3, r7, #4
 8003cb8:	2200      	movs	r2, #0
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	605a      	str	r2, [r3, #4]
 8003cbe:	609a      	str	r2, [r3, #8]
 8003cc0:	60da      	str	r2, [r3, #12]
 8003cc2:	611a      	str	r2, [r3, #16]
 8003cc4:	615a      	str	r2, [r3, #20]
 8003cc6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003cc8:	4b2d      	ldr	r3, [pc, #180]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cca:	4a2e      	ldr	r2, [pc, #184]	; (8003d84 <MX_TIM3_Init+0xec>)
 8003ccc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 8003cce:	4b2c      	ldr	r3, [pc, #176]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cd0:	2247      	movs	r2, #71	; 0x47
 8003cd2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003cd4:	4b2a      	ldr	r3, [pc, #168]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 8003cda:	4b29      	ldr	r3, [pc, #164]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cdc:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8003ce0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003ce2:	4b27      	ldr	r3, [pc, #156]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ce8:	4b25      	ldr	r3, [pc, #148]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cea:	2200      	movs	r2, #0
 8003cec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003cee:	4824      	ldr	r0, [pc, #144]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003cf0:	f003 fd2a 	bl	8007748 <HAL_TIM_Base_Init>
 8003cf4:	4603      	mov	r3, r0
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8003cfa:	f7ff faeb 	bl	80032d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003cfe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d02:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003d04:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003d08:	4619      	mov	r1, r3
 8003d0a:	481d      	ldr	r0, [pc, #116]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003d0c:	f004 fad4 	bl	80082b8 <HAL_TIM_ConfigClockSource>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d001      	beq.n	8003d1a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8003d16:	f7ff fadd 	bl	80032d4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003d1a:	4819      	ldr	r0, [pc, #100]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003d1c:	f003 fdc4 	bl	80078a8 <HAL_TIM_PWM_Init>
 8003d20:	4603      	mov	r3, r0
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d001      	beq.n	8003d2a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8003d26:	f7ff fad5 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d2a:	2300      	movs	r3, #0
 8003d2c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d2e:	2300      	movs	r3, #0
 8003d30:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003d32:	f107 0320 	add.w	r3, r7, #32
 8003d36:	4619      	mov	r1, r3
 8003d38:	4811      	ldr	r0, [pc, #68]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003d3a:	f004 fe85 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003d3e:	4603      	mov	r3, r0
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d001      	beq.n	8003d48 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8003d44:	f7ff fac6 	bl	80032d4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d48:	2360      	movs	r3, #96	; 0x60
 8003d4a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 512;
 8003d4c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d50:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d52:	2300      	movs	r3, #0
 8003d54:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d56:	2300      	movs	r3, #0
 8003d58:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d5a:	1d3b      	adds	r3, r7, #4
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	4619      	mov	r1, r3
 8003d60:	4807      	ldr	r0, [pc, #28]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003d62:	f004 f9eb 	bl	800813c <HAL_TIM_PWM_ConfigChannel>
 8003d66:	4603      	mov	r3, r0
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d001      	beq.n	8003d70 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8003d6c:	f7ff fab2 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8003d70:	4803      	ldr	r0, [pc, #12]	; (8003d80 <MX_TIM3_Init+0xe8>)
 8003d72:	f000 fa55 	bl	8004220 <HAL_TIM_MspPostInit>

}
 8003d76:	bf00      	nop
 8003d78:	3738      	adds	r7, #56	; 0x38
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	bd80      	pop	{r7, pc}
 8003d7e:	bf00      	nop
 8003d80:	20000a88 	.word	0x20000a88
 8003d84:	40000400 	.word	0x40000400

08003d88 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	b086      	sub	sp, #24
 8003d8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003d8e:	f107 0308 	add.w	r3, r7, #8
 8003d92:	2200      	movs	r2, #0
 8003d94:	601a      	str	r2, [r3, #0]
 8003d96:	605a      	str	r2, [r3, #4]
 8003d98:	609a      	str	r2, [r3, #8]
 8003d9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003d9c:	463b      	mov	r3, r7
 8003d9e:	2200      	movs	r2, #0
 8003da0:	601a      	str	r2, [r3, #0]
 8003da2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003da4:	4b1d      	ldr	r3, [pc, #116]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003da6:	4a1e      	ldr	r2, [pc, #120]	; (8003e20 <MX_TIM4_Init+0x98>)
 8003da8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7200-1;
 8003daa:	4b1c      	ldr	r3, [pc, #112]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dac:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8003db0:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003db2:	4b1a      	ldr	r3, [pc, #104]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003db4:	2200      	movs	r2, #0
 8003db6:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 1000-1;
 8003db8:	4b18      	ldr	r3, [pc, #96]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dba:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003dbe:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003dc0:	4b16      	ldr	r3, [pc, #88]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003dc6:	4b15      	ldr	r3, [pc, #84]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dc8:	2200      	movs	r2, #0
 8003dca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003dcc:	4813      	ldr	r0, [pc, #76]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dce:	f003 fcbb 	bl	8007748 <HAL_TIM_Base_Init>
 8003dd2:	4603      	mov	r3, r0
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d001      	beq.n	8003ddc <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003dd8:	f7ff fa7c 	bl	80032d4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003ddc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003de0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003de2:	f107 0308 	add.w	r3, r7, #8
 8003de6:	4619      	mov	r1, r3
 8003de8:	480c      	ldr	r0, [pc, #48]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003dea:	f004 fa65 	bl	80082b8 <HAL_TIM_ConfigClockSource>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d001      	beq.n	8003df8 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8003df4:	f7ff fa6e 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003e00:	463b      	mov	r3, r7
 8003e02:	4619      	mov	r1, r3
 8003e04:	4805      	ldr	r0, [pc, #20]	; (8003e1c <MX_TIM4_Init+0x94>)
 8003e06:	f004 fe1f 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003e0a:	4603      	mov	r3, r0
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003e10:	f7ff fa60 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003e14:	bf00      	nop
 8003e16:	3718      	adds	r7, #24
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}
 8003e1c:	20000ad0 	.word	0x20000ad0
 8003e20:	40000800 	.word	0x40000800

08003e24 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b08c      	sub	sp, #48	; 0x30
 8003e28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e2a:	f107 030c 	add.w	r3, r7, #12
 8003e2e:	2224      	movs	r2, #36	; 0x24
 8003e30:	2100      	movs	r1, #0
 8003e32:	4618      	mov	r0, r3
 8003e34:	f005 fdce 	bl	80099d4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e38:	1d3b      	adds	r3, r7, #4
 8003e3a:	2200      	movs	r2, #0
 8003e3c:	601a      	str	r2, [r3, #0]
 8003e3e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8003e40:	4b20      	ldr	r3, [pc, #128]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e42:	4a21      	ldr	r2, [pc, #132]	; (8003ec8 <MX_TIM5_Init+0xa4>)
 8003e44:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8003e46:	4b1f      	ldr	r3, [pc, #124]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e4c:	4b1d      	ldr	r3, [pc, #116]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 65535;
 8003e52:	4b1c      	ldr	r3, [pc, #112]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e54:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8003e58:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e5a:	4b1a      	ldr	r3, [pc, #104]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e60:	4b18      	ldr	r3, [pc, #96]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e62:	2200      	movs	r2, #0
 8003e64:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8003e66:	2301      	movs	r3, #1
 8003e68:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003e72:	2300      	movs	r3, #0
 8003e74:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003e76:	2300      	movs	r3, #0
 8003e78:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e7e:	2301      	movs	r3, #1
 8003e80:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e82:	2300      	movs	r3, #0
 8003e84:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003e86:	2300      	movs	r3, #0
 8003e88:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8003e8a:	f107 030c 	add.w	r3, r7, #12
 8003e8e:	4619      	mov	r1, r3
 8003e90:	480c      	ldr	r0, [pc, #48]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003e92:	f003 ff1b 	bl	8007ccc <HAL_TIM_Encoder_Init>
 8003e96:	4603      	mov	r3, r0
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d001      	beq.n	8003ea0 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8003e9c:	f7ff fa1a 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8003ea8:	1d3b      	adds	r3, r7, #4
 8003eaa:	4619      	mov	r1, r3
 8003eac:	4805      	ldr	r0, [pc, #20]	; (8003ec4 <MX_TIM5_Init+0xa0>)
 8003eae:	f004 fdcb 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003eb2:	4603      	mov	r3, r0
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d001      	beq.n	8003ebc <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8003eb8:	f7ff fa0c 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8003ebc:	bf00      	nop
 8003ebe:	3730      	adds	r7, #48	; 0x30
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}
 8003ec4:	20000b18 	.word	0x20000b18
 8003ec8:	40000c00 	.word	0x40000c00

08003ecc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b082      	sub	sp, #8
 8003ed0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003ed2:	463b      	mov	r3, r7
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	601a      	str	r2, [r3, #0]
 8003ed8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8003eda:	4b15      	ldr	r3, [pc, #84]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003edc:	4a15      	ldr	r2, [pc, #84]	; (8003f34 <MX_TIM6_Init+0x68>)
 8003ede:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200;
 8003ee0:	4b13      	ldr	r3, [pc, #76]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003ee2:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8003ee6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003ee8:	4b11      	ldr	r3, [pc, #68]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003eea:	2200      	movs	r2, #0
 8003eec:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 8003eee:	4b10      	ldr	r3, [pc, #64]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003ef0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003ef4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ef6:	4b0e      	ldr	r3, [pc, #56]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003ef8:	2200      	movs	r2, #0
 8003efa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8003efc:	480c      	ldr	r0, [pc, #48]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003efe:	f003 fc23 	bl	8007748 <HAL_TIM_Base_Init>
 8003f02:	4603      	mov	r3, r0
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8003f08:	f7ff f9e4 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f10:	2300      	movs	r3, #0
 8003f12:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8003f14:	463b      	mov	r3, r7
 8003f16:	4619      	mov	r1, r3
 8003f18:	4805      	ldr	r0, [pc, #20]	; (8003f30 <MX_TIM6_Init+0x64>)
 8003f1a:	f004 fd95 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003f1e:	4603      	mov	r3, r0
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d001      	beq.n	8003f28 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8003f24:	f7ff f9d6 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8003f28:	bf00      	nop
 8003f2a:	3708      	adds	r7, #8
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}
 8003f30:	20000b60 	.word	0x20000b60
 8003f34:	40001000 	.word	0x40001000

08003f38 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f3e:	463b      	mov	r3, r7
 8003f40:	2200      	movs	r2, #0
 8003f42:	601a      	str	r2, [r3, #0]
 8003f44:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8003f46:	4b15      	ldr	r3, [pc, #84]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f48:	4a15      	ldr	r2, [pc, #84]	; (8003fa0 <MX_TIM7_Init+0x68>)
 8003f4a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 7200;
 8003f4c:	4b13      	ldr	r3, [pc, #76]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f4e:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 8003f52:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f54:	4b11      	ldr	r3, [pc, #68]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 10000;
 8003f5a:	4b10      	ldr	r3, [pc, #64]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f5c:	f242 7210 	movw	r2, #10000	; 0x2710
 8003f60:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8003f62:	4b0e      	ldr	r3, [pc, #56]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f64:	2280      	movs	r2, #128	; 0x80
 8003f66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8003f68:	480c      	ldr	r0, [pc, #48]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f6a:	f003 fbed 	bl	8007748 <HAL_TIM_Base_Init>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d001      	beq.n	8003f78 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8003f74:	f7ff f9ae 	bl	80032d4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8003f80:	463b      	mov	r3, r7
 8003f82:	4619      	mov	r1, r3
 8003f84:	4805      	ldr	r0, [pc, #20]	; (8003f9c <MX_TIM7_Init+0x64>)
 8003f86:	f004 fd5f 	bl	8008a48 <HAL_TIMEx_MasterConfigSynchronization>
 8003f8a:	4603      	mov	r3, r0
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d001      	beq.n	8003f94 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8003f90:	f7ff f9a0 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8003f94:	bf00      	nop
 8003f96:	3708      	adds	r7, #8
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}
 8003f9c:	20000ba8 	.word	0x20000ba8
 8003fa0:	40001400 	.word	0x40001400

08003fa4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b088      	sub	sp, #32
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a41      	ldr	r2, [pc, #260]	; (80040b8 <HAL_TIM_Base_MspInit+0x114>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d114      	bne.n	8003fe0 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fb6:	4b41      	ldr	r3, [pc, #260]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	4a40      	ldr	r2, [pc, #256]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003fbc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003fc0:	6193      	str	r3, [r2, #24]
 8003fc2:	4b3e      	ldr	r3, [pc, #248]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003fca:	61fb      	str	r3, [r7, #28]
 8003fcc:	69fb      	ldr	r3, [r7, #28]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8003fce:	2200      	movs	r2, #0
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	2019      	movs	r0, #25
 8003fd4:	f000 fe57 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8003fd8:	2019      	movs	r0, #25
 8003fda:	f000 fe70 	bl	8004cbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8003fde:	e066      	b.n	80040ae <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM3)
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	4a36      	ldr	r2, [pc, #216]	; (80040c0 <HAL_TIM_Base_MspInit+0x11c>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d114      	bne.n	8004014 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003fea:	4b34      	ldr	r3, [pc, #208]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	4a33      	ldr	r2, [pc, #204]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003ff0:	f043 0302 	orr.w	r3, r3, #2
 8003ff4:	61d3      	str	r3, [r2, #28]
 8003ff6:	4b31      	ldr	r3, [pc, #196]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8003ff8:	69db      	ldr	r3, [r3, #28]
 8003ffa:	f003 0302 	and.w	r3, r3, #2
 8003ffe:	61bb      	str	r3, [r7, #24]
 8004000:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004002:	2200      	movs	r2, #0
 8004004:	2100      	movs	r1, #0
 8004006:	201d      	movs	r0, #29
 8004008:	f000 fe3d 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800400c:	201d      	movs	r0, #29
 800400e:	f000 fe56 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 8004012:	e04c      	b.n	80040ae <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM4)
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	4a2a      	ldr	r2, [pc, #168]	; (80040c4 <HAL_TIM_Base_MspInit+0x120>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d114      	bne.n	8004048 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800401e:	4b27      	ldr	r3, [pc, #156]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004020:	69db      	ldr	r3, [r3, #28]
 8004022:	4a26      	ldr	r2, [pc, #152]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004024:	f043 0304 	orr.w	r3, r3, #4
 8004028:	61d3      	str	r3, [r2, #28]
 800402a:	4b24      	ldr	r3, [pc, #144]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	f003 0304 	and.w	r3, r3, #4
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8004036:	2200      	movs	r2, #0
 8004038:	2100      	movs	r1, #0
 800403a:	201e      	movs	r0, #30
 800403c:	f000 fe23 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004040:	201e      	movs	r0, #30
 8004042:	f000 fe3c 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 8004046:	e032      	b.n	80040ae <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM6)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a1e      	ldr	r2, [pc, #120]	; (80040c8 <HAL_TIM_Base_MspInit+0x124>)
 800404e:	4293      	cmp	r3, r2
 8004050:	d114      	bne.n	800407c <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004052:	4b1a      	ldr	r3, [pc, #104]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004054:	69db      	ldr	r3, [r3, #28]
 8004056:	4a19      	ldr	r2, [pc, #100]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004058:	f043 0310 	orr.w	r3, r3, #16
 800405c:	61d3      	str	r3, [r2, #28]
 800405e:	4b17      	ldr	r3, [pc, #92]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004060:	69db      	ldr	r3, [r3, #28]
 8004062:	f003 0310 	and.w	r3, r3, #16
 8004066:	613b      	str	r3, [r7, #16]
 8004068:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_IRQn, 0, 0);
 800406a:	2200      	movs	r2, #0
 800406c:	2100      	movs	r1, #0
 800406e:	2036      	movs	r0, #54	; 0x36
 8004070:	f000 fe09 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_IRQn);
 8004074:	2036      	movs	r0, #54	; 0x36
 8004076:	f000 fe22 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 800407a:	e018      	b.n	80040ae <HAL_TIM_Base_MspInit+0x10a>
  else if(tim_baseHandle->Instance==TIM7)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a12      	ldr	r2, [pc, #72]	; (80040cc <HAL_TIM_Base_MspInit+0x128>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d113      	bne.n	80040ae <HAL_TIM_Base_MspInit+0x10a>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8004086:	4b0d      	ldr	r3, [pc, #52]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004088:	69db      	ldr	r3, [r3, #28]
 800408a:	4a0c      	ldr	r2, [pc, #48]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 800408c:	f043 0320 	orr.w	r3, r3, #32
 8004090:	61d3      	str	r3, [r2, #28]
 8004092:	4b0a      	ldr	r3, [pc, #40]	; (80040bc <HAL_TIM_Base_MspInit+0x118>)
 8004094:	69db      	ldr	r3, [r3, #28]
 8004096:	f003 0320 	and.w	r3, r3, #32
 800409a:	60fb      	str	r3, [r7, #12]
 800409c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 800409e:	2200      	movs	r2, #0
 80040a0:	2100      	movs	r1, #0
 80040a2:	2037      	movs	r0, #55	; 0x37
 80040a4:	f000 fdef 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80040a8:	2037      	movs	r0, #55	; 0x37
 80040aa:	f000 fe08 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 80040ae:	bf00      	nop
 80040b0:	3720      	adds	r7, #32
 80040b2:	46bd      	mov	sp, r7
 80040b4:	bd80      	pop	{r7, pc}
 80040b6:	bf00      	nop
 80040b8:	40012c00 	.word	0x40012c00
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40000400 	.word	0x40000400
 80040c4:	40000800 	.word	0x40000800
 80040c8:	40001000 	.word	0x40001000
 80040cc:	40001400 	.word	0x40001400

080040d0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b08c      	sub	sp, #48	; 0x30
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040d8:	f107 031c 	add.w	r3, r7, #28
 80040dc:	2200      	movs	r2, #0
 80040de:	601a      	str	r2, [r3, #0]
 80040e0:	605a      	str	r2, [r3, #4]
 80040e2:	609a      	str	r2, [r3, #8]
 80040e4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM2)
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ee:	d157      	bne.n	80041a0 <HAL_TIM_Encoder_MspInit+0xd0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040f0:	4b46      	ldr	r3, [pc, #280]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80040f2:	69db      	ldr	r3, [r3, #28]
 80040f4:	4a45      	ldr	r2, [pc, #276]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80040f6:	f043 0301 	orr.w	r3, r3, #1
 80040fa:	61d3      	str	r3, [r2, #28]
 80040fc:	4b43      	ldr	r3, [pc, #268]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80040fe:	69db      	ldr	r3, [r3, #28]
 8004100:	f003 0301 	and.w	r3, r3, #1
 8004104:	61bb      	str	r3, [r7, #24]
 8004106:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004108:	4b40      	ldr	r3, [pc, #256]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 800410a:	699b      	ldr	r3, [r3, #24]
 800410c:	4a3f      	ldr	r2, [pc, #252]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 800410e:	f043 0304 	orr.w	r3, r3, #4
 8004112:	6193      	str	r3, [r2, #24]
 8004114:	4b3d      	ldr	r3, [pc, #244]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	f003 0304 	and.w	r3, r3, #4
 800411c:	617b      	str	r3, [r7, #20]
 800411e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004120:	4b3a      	ldr	r3, [pc, #232]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 8004122:	699b      	ldr	r3, [r3, #24]
 8004124:	4a39      	ldr	r2, [pc, #228]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 8004126:	f043 0308 	orr.w	r3, r3, #8
 800412a:	6193      	str	r3, [r2, #24]
 800412c:	4b37      	ldr	r3, [pc, #220]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 800412e:	699b      	ldr	r3, [r3, #24]
 8004130:	f003 0308 	and.w	r3, r3, #8
 8004134:	613b      	str	r3, [r7, #16]
 8004136:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = MOTOR_1_ENCODER_A_Pin;
 8004138:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800413c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800413e:	2300      	movs	r3, #0
 8004140:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004142:	2300      	movs	r3, #0
 8004144:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_1_ENCODER_A_GPIO_Port, &GPIO_InitStruct);
 8004146:	f107 031c 	add.w	r3, r7, #28
 800414a:	4619      	mov	r1, r3
 800414c:	4830      	ldr	r0, [pc, #192]	; (8004210 <HAL_TIM_Encoder_MspInit+0x140>)
 800414e:	f001 fa53 	bl	80055f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_1_ENCODER_B_Pin;
 8004152:	2308      	movs	r3, #8
 8004154:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004156:	2300      	movs	r3, #0
 8004158:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800415a:	2300      	movs	r3, #0
 800415c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(MOTOR_1_ENCODER_B_GPIO_Port, &GPIO_InitStruct);
 800415e:	f107 031c 	add.w	r3, r7, #28
 8004162:	4619      	mov	r1, r3
 8004164:	482b      	ldr	r0, [pc, #172]	; (8004214 <HAL_TIM_Encoder_MspInit+0x144>)
 8004166:	f001 fa47 	bl	80055f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800416a:	4b2b      	ldr	r3, [pc, #172]	; (8004218 <HAL_TIM_Encoder_MspInit+0x148>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004170:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004172:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004176:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004178:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800417a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800417e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004182:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004186:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004188:	4a23      	ldr	r2, [pc, #140]	; (8004218 <HAL_TIM_Encoder_MspInit+0x148>)
 800418a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800418c:	6053      	str	r3, [r2, #4]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800418e:	2200      	movs	r2, #0
 8004190:	2100      	movs	r1, #0
 8004192:	201c      	movs	r0, #28
 8004194:	f000 fd77 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004198:	201c      	movs	r0, #28
 800419a:	f000 fd90 	bl	8004cbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 800419e:	e030      	b.n	8004202 <HAL_TIM_Encoder_MspInit+0x132>
  else if(tim_encoderHandle->Instance==TIM5)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a1d      	ldr	r2, [pc, #116]	; (800421c <HAL_TIM_Encoder_MspInit+0x14c>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d12b      	bne.n	8004202 <HAL_TIM_Encoder_MspInit+0x132>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80041aa:	4b18      	ldr	r3, [pc, #96]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041ac:	69db      	ldr	r3, [r3, #28]
 80041ae:	4a17      	ldr	r2, [pc, #92]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041b0:	f043 0308 	orr.w	r3, r3, #8
 80041b4:	61d3      	str	r3, [r2, #28]
 80041b6:	4b15      	ldr	r3, [pc, #84]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041b8:	69db      	ldr	r3, [r3, #28]
 80041ba:	f003 0308 	and.w	r3, r3, #8
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80041c2:	4b12      	ldr	r3, [pc, #72]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041c4:	699b      	ldr	r3, [r3, #24]
 80041c6:	4a11      	ldr	r2, [pc, #68]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041c8:	f043 0304 	orr.w	r3, r3, #4
 80041cc:	6193      	str	r3, [r2, #24]
 80041ce:	4b0f      	ldr	r3, [pc, #60]	; (800420c <HAL_TIM_Encoder_MspInit+0x13c>)
 80041d0:	699b      	ldr	r3, [r3, #24]
 80041d2:	f003 0304 	and.w	r3, r3, #4
 80041d6:	60bb      	str	r3, [r7, #8]
 80041d8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR_2_ENCODER_A_Pin|MOTOR_2_ENCODER_B_Pin;
 80041da:	2303      	movs	r3, #3
 80041dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80041de:	2300      	movs	r3, #0
 80041e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041e2:	2300      	movs	r3, #0
 80041e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041e6:	f107 031c 	add.w	r3, r7, #28
 80041ea:	4619      	mov	r1, r3
 80041ec:	4808      	ldr	r0, [pc, #32]	; (8004210 <HAL_TIM_Encoder_MspInit+0x140>)
 80041ee:	f001 fa03 	bl	80055f8 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80041f2:	2200      	movs	r2, #0
 80041f4:	2100      	movs	r1, #0
 80041f6:	2032      	movs	r0, #50	; 0x32
 80041f8:	f000 fd45 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80041fc:	2032      	movs	r0, #50	; 0x32
 80041fe:	f000 fd5e 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 8004202:	bf00      	nop
 8004204:	3730      	adds	r7, #48	; 0x30
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	40021000 	.word	0x40021000
 8004210:	40010800 	.word	0x40010800
 8004214:	40010c00 	.word	0x40010c00
 8004218:	40010000 	.word	0x40010000
 800421c:	40000c00 	.word	0x40000c00

08004220 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b08a      	sub	sp, #40	; 0x28
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004228:	f107 0314 	add.w	r3, r7, #20
 800422c:	2200      	movs	r2, #0
 800422e:	601a      	str	r2, [r3, #0]
 8004230:	605a      	str	r2, [r3, #4]
 8004232:	609a      	str	r2, [r3, #8]
 8004234:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a28      	ldr	r2, [pc, #160]	; (80042dc <HAL_TIM_MspPostInit+0xbc>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d119      	bne.n	8004274 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004240:	4b27      	ldr	r3, [pc, #156]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 8004242:	699b      	ldr	r3, [r3, #24]
 8004244:	4a26      	ldr	r2, [pc, #152]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 8004246:	f043 0304 	orr.w	r3, r3, #4
 800424a:	6193      	str	r3, [r2, #24]
 800424c:	4b24      	ldr	r3, [pc, #144]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 800424e:	699b      	ldr	r3, [r3, #24]
 8004250:	f003 0304 	and.w	r3, r3, #4
 8004254:	613b      	str	r3, [r7, #16]
 8004256:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_2_PWM_IN2_Pin|MOTOR_2_PWM_IN1_Pin|MOTOR_1_PWM_IN2_Pin|MOTOR_1_PWM_IN1_Pin;
 8004258:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800425c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800425e:	2302      	movs	r3, #2
 8004260:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004262:	2302      	movs	r3, #2
 8004264:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004266:	f107 0314 	add.w	r3, r7, #20
 800426a:	4619      	mov	r1, r3
 800426c:	481d      	ldr	r0, [pc, #116]	; (80042e4 <HAL_TIM_MspPostInit+0xc4>)
 800426e:	f001 f9c3 	bl	80055f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004272:	e02e      	b.n	80042d2 <HAL_TIM_MspPostInit+0xb2>
  else if(timHandle->Instance==TIM3)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a1b      	ldr	r2, [pc, #108]	; (80042e8 <HAL_TIM_MspPostInit+0xc8>)
 800427a:	4293      	cmp	r3, r2
 800427c:	d129      	bne.n	80042d2 <HAL_TIM_MspPostInit+0xb2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800427e:	4b18      	ldr	r3, [pc, #96]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 8004280:	699b      	ldr	r3, [r3, #24]
 8004282:	4a17      	ldr	r2, [pc, #92]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 8004284:	f043 0310 	orr.w	r3, r3, #16
 8004288:	6193      	str	r3, [r2, #24]
 800428a:	4b15      	ldr	r3, [pc, #84]	; (80042e0 <HAL_TIM_MspPostInit+0xc0>)
 800428c:	699b      	ldr	r3, [r3, #24]
 800428e:	f003 0310 	and.w	r3, r3, #16
 8004292:	60fb      	str	r3, [r7, #12]
 8004294:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PINCE_PWM_Pin;
 8004296:	2340      	movs	r3, #64	; 0x40
 8004298:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800429a:	2302      	movs	r3, #2
 800429c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800429e:	2302      	movs	r3, #2
 80042a0:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(PINCE_PWM_GPIO_Port, &GPIO_InitStruct);
 80042a2:	f107 0314 	add.w	r3, r7, #20
 80042a6:	4619      	mov	r1, r3
 80042a8:	4810      	ldr	r0, [pc, #64]	; (80042ec <HAL_TIM_MspPostInit+0xcc>)
 80042aa:	f001 f9a5 	bl	80055f8 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_ENABLE();
 80042ae:	4b10      	ldr	r3, [pc, #64]	; (80042f0 <HAL_TIM_MspPostInit+0xd0>)
 80042b0:	685b      	ldr	r3, [r3, #4]
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24
 80042b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b6:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80042ba:	627b      	str	r3, [r7, #36]	; 0x24
 80042bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042be:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80042c2:	627b      	str	r3, [r7, #36]	; 0x24
 80042c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042c6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80042ca:	627b      	str	r3, [r7, #36]	; 0x24
 80042cc:	4a08      	ldr	r2, [pc, #32]	; (80042f0 <HAL_TIM_MspPostInit+0xd0>)
 80042ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d0:	6053      	str	r3, [r2, #4]
}
 80042d2:	bf00      	nop
 80042d4:	3728      	adds	r7, #40	; 0x28
 80042d6:	46bd      	mov	sp, r7
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	bf00      	nop
 80042dc:	40012c00 	.word	0x40012c00
 80042e0:	40021000 	.word	0x40021000
 80042e4:	40010800 	.word	0x40010800
 80042e8:	40000400 	.word	0x40000400
 80042ec:	40011000 	.word	0x40011000
 80042f0:	40010000 	.word	0x40010000

080042f4 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80042f8:	4b11      	ldr	r3, [pc, #68]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 80042fa:	4a12      	ldr	r2, [pc, #72]	; (8004344 <MX_USART1_UART_Init+0x50>)
 80042fc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80042fe:	4b10      	ldr	r3, [pc, #64]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 8004300:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004304:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004306:	4b0e      	ldr	r3, [pc, #56]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 8004308:	2200      	movs	r2, #0
 800430a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800430c:	4b0c      	ldr	r3, [pc, #48]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 800430e:	2200      	movs	r2, #0
 8004310:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004312:	4b0b      	ldr	r3, [pc, #44]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004318:	4b09      	ldr	r3, [pc, #36]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 800431a:	220c      	movs	r2, #12
 800431c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800431e:	4b08      	ldr	r3, [pc, #32]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 8004320:	2200      	movs	r2, #0
 8004322:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004324:	4b06      	ldr	r3, [pc, #24]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 8004326:	2200      	movs	r2, #0
 8004328:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800432a:	4805      	ldr	r0, [pc, #20]	; (8004340 <MX_USART1_UART_Init+0x4c>)
 800432c:	f004 fc5b 	bl	8008be6 <HAL_UART_Init>
 8004330:	4603      	mov	r3, r0
 8004332:	2b00      	cmp	r3, #0
 8004334:	d001      	beq.n	800433a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004336:	f7fe ffcd 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800433a:	bf00      	nop
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000c04 	.word	0x20000c04
 8004344:	40013800 	.word	0x40013800

08004348 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800434c:	4b11      	ldr	r3, [pc, #68]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 800434e:	4a12      	ldr	r2, [pc, #72]	; (8004398 <MX_USART2_UART_Init+0x50>)
 8004350:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004352:	4b10      	ldr	r3, [pc, #64]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 8004354:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004358:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800435a:	4b0e      	ldr	r3, [pc, #56]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 800435c:	2200      	movs	r2, #0
 800435e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004360:	4b0c      	ldr	r3, [pc, #48]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 8004362:	2200      	movs	r2, #0
 8004364:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004366:	4b0b      	ldr	r3, [pc, #44]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 8004368:	2200      	movs	r2, #0
 800436a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800436c:	4b09      	ldr	r3, [pc, #36]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 800436e:	220c      	movs	r2, #12
 8004370:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004372:	4b08      	ldr	r3, [pc, #32]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 8004374:	2200      	movs	r2, #0
 8004376:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004378:	4b06      	ldr	r3, [pc, #24]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 800437a:	2200      	movs	r2, #0
 800437c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800437e:	4805      	ldr	r0, [pc, #20]	; (8004394 <MX_USART2_UART_Init+0x4c>)
 8004380:	f004 fc31 	bl	8008be6 <HAL_UART_Init>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	d001      	beq.n	800438e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800438a:	f7fe ffa3 	bl	80032d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800438e:	bf00      	nop
 8004390:	bd80      	pop	{r7, pc}
 8004392:	bf00      	nop
 8004394:	20000c48 	.word	0x20000c48
 8004398:	40004400 	.word	0x40004400

0800439c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b08c      	sub	sp, #48	; 0x30
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043a4:	f107 031c 	add.w	r3, r7, #28
 80043a8:	2200      	movs	r2, #0
 80043aa:	601a      	str	r2, [r3, #0]
 80043ac:	605a      	str	r2, [r3, #4]
 80043ae:	609a      	str	r2, [r3, #8]
 80043b0:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4a58      	ldr	r2, [pc, #352]	; (8004518 <HAL_UART_MspInit+0x17c>)
 80043b8:	4293      	cmp	r3, r2
 80043ba:	d146      	bne.n	800444a <HAL_UART_MspInit+0xae>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043bc:	4b57      	ldr	r3, [pc, #348]	; (800451c <HAL_UART_MspInit+0x180>)
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	4a56      	ldr	r2, [pc, #344]	; (800451c <HAL_UART_MspInit+0x180>)
 80043c2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80043c6:	6193      	str	r3, [r2, #24]
 80043c8:	4b54      	ldr	r3, [pc, #336]	; (800451c <HAL_UART_MspInit+0x180>)
 80043ca:	699b      	ldr	r3, [r3, #24]
 80043cc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80043d0:	61bb      	str	r3, [r7, #24]
 80043d2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80043d4:	4b51      	ldr	r3, [pc, #324]	; (800451c <HAL_UART_MspInit+0x180>)
 80043d6:	699b      	ldr	r3, [r3, #24]
 80043d8:	4a50      	ldr	r2, [pc, #320]	; (800451c <HAL_UART_MspInit+0x180>)
 80043da:	f043 0308 	orr.w	r3, r3, #8
 80043de:	6193      	str	r3, [r2, #24]
 80043e0:	4b4e      	ldr	r3, [pc, #312]	; (800451c <HAL_UART_MspInit+0x180>)
 80043e2:	699b      	ldr	r3, [r3, #24]
 80043e4:	f003 0308 	and.w	r3, r3, #8
 80043e8:	617b      	str	r3, [r7, #20]
 80043ea:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_USART1_TX_Pin;
 80043ec:	2340      	movs	r3, #64	; 0x40
 80043ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f0:	2302      	movs	r3, #2
 80043f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80043f4:	2303      	movs	r3, #3
 80043f6:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(STLINK_USART1_TX_GPIO_Port, &GPIO_InitStruct);
 80043f8:	f107 031c 	add.w	r3, r7, #28
 80043fc:	4619      	mov	r1, r3
 80043fe:	4848      	ldr	r0, [pc, #288]	; (8004520 <HAL_UART_MspInit+0x184>)
 8004400:	f001 f8fa 	bl	80055f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = STLINK_USART1_RX_Pin;
 8004404:	2380      	movs	r3, #128	; 0x80
 8004406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004408:	2300      	movs	r3, #0
 800440a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800440c:	2300      	movs	r3, #0
 800440e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(STLINK_USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8004410:	f107 031c 	add.w	r3, r7, #28
 8004414:	4619      	mov	r1, r3
 8004416:	4842      	ldr	r0, [pc, #264]	; (8004520 <HAL_UART_MspInit+0x184>)
 8004418:	f001 f8ee 	bl	80055f8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 800441c:	4b41      	ldr	r3, [pc, #260]	; (8004524 <HAL_UART_MspInit+0x188>)
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004424:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8004428:	62fb      	str	r3, [r7, #44]	; 0x2c
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	f043 0304 	orr.w	r3, r3, #4
 8004430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004432:	4a3c      	ldr	r2, [pc, #240]	; (8004524 <HAL_UART_MspInit+0x188>)
 8004434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004436:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004438:	2200      	movs	r2, #0
 800443a:	2100      	movs	r1, #0
 800443c:	2025      	movs	r0, #37	; 0x25
 800443e:	f000 fc22 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004442:	2025      	movs	r0, #37	; 0x25
 8004444:	f000 fc3b 	bl	8004cbe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004448:	e062      	b.n	8004510 <HAL_UART_MspInit+0x174>
  else if(uartHandle->Instance==USART2)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a36      	ldr	r2, [pc, #216]	; (8004528 <HAL_UART_MspInit+0x18c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d15d      	bne.n	8004510 <HAL_UART_MspInit+0x174>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004454:	4b31      	ldr	r3, [pc, #196]	; (800451c <HAL_UART_MspInit+0x180>)
 8004456:	69db      	ldr	r3, [r3, #28]
 8004458:	4a30      	ldr	r2, [pc, #192]	; (800451c <HAL_UART_MspInit+0x180>)
 800445a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800445e:	61d3      	str	r3, [r2, #28]
 8004460:	4b2e      	ldr	r3, [pc, #184]	; (800451c <HAL_UART_MspInit+0x180>)
 8004462:	69db      	ldr	r3, [r3, #28]
 8004464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800446c:	4b2b      	ldr	r3, [pc, #172]	; (800451c <HAL_UART_MspInit+0x180>)
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	4a2a      	ldr	r2, [pc, #168]	; (800451c <HAL_UART_MspInit+0x180>)
 8004472:	f043 0304 	orr.w	r3, r3, #4
 8004476:	6193      	str	r3, [r2, #24]
 8004478:	4b28      	ldr	r3, [pc, #160]	; (800451c <HAL_UART_MspInit+0x180>)
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	f003 0304 	and.w	r3, r3, #4
 8004480:	60fb      	str	r3, [r7, #12]
 8004482:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = RASP_USART2_TX_Pin;
 8004484:	2304      	movs	r3, #4
 8004486:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004488:	2302      	movs	r3, #2
 800448a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800448c:	2303      	movs	r3, #3
 800448e:	62bb      	str	r3, [r7, #40]	; 0x28
    HAL_GPIO_Init(RASP_USART2_TX_GPIO_Port, &GPIO_InitStruct);
 8004490:	f107 031c 	add.w	r3, r7, #28
 8004494:	4619      	mov	r1, r3
 8004496:	4825      	ldr	r0, [pc, #148]	; (800452c <HAL_UART_MspInit+0x190>)
 8004498:	f001 f8ae 	bl	80055f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RASP_USART2_RX_Pin;
 800449c:	2308      	movs	r3, #8
 800449e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044a0:	2300      	movs	r3, #0
 80044a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044a4:	2300      	movs	r3, #0
 80044a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RASP_USART2_RX_GPIO_Port, &GPIO_InitStruct);
 80044a8:	f107 031c 	add.w	r3, r7, #28
 80044ac:	4619      	mov	r1, r3
 80044ae:	481f      	ldr	r0, [pc, #124]	; (800452c <HAL_UART_MspInit+0x190>)
 80044b0:	f001 f8a2 	bl	80055f8 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80044b4:	4b1e      	ldr	r3, [pc, #120]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044b6:	4a1f      	ldr	r2, [pc, #124]	; (8004534 <HAL_UART_MspInit+0x198>)
 80044b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80044ba:	4b1d      	ldr	r3, [pc, #116]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044bc:	2200      	movs	r2, #0
 80044be:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044c0:	4b1b      	ldr	r3, [pc, #108]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044c2:	2200      	movs	r2, #0
 80044c4:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80044c6:	4b1a      	ldr	r3, [pc, #104]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044c8:	2280      	movs	r2, #128	; 0x80
 80044ca:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044cc:	4b18      	ldr	r3, [pc, #96]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044ce:	2200      	movs	r2, #0
 80044d0:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044d2:	4b17      	ldr	r3, [pc, #92]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80044d8:	4b15      	ldr	r3, [pc, #84]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044da:	2200      	movs	r2, #0
 80044dc:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80044de:	4b14      	ldr	r3, [pc, #80]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044e0:	2200      	movs	r2, #0
 80044e2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80044e4:	4812      	ldr	r0, [pc, #72]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044e6:	f000 fc05 	bl	8004cf4 <HAL_DMA_Init>
 80044ea:	4603      	mov	r3, r0
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_UART_MspInit+0x158>
      Error_Handler();
 80044f0:	f7fe fef0 	bl	80032d4 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	4a0e      	ldr	r2, [pc, #56]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044f8:	639a      	str	r2, [r3, #56]	; 0x38
 80044fa:	4a0d      	ldr	r2, [pc, #52]	; (8004530 <HAL_UART_MspInit+0x194>)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6253      	str	r3, [r2, #36]	; 0x24
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004500:	2200      	movs	r2, #0
 8004502:	2100      	movs	r1, #0
 8004504:	2026      	movs	r0, #38	; 0x26
 8004506:	f000 fbbe 	bl	8004c86 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800450a:	2026      	movs	r0, #38	; 0x26
 800450c:	f000 fbd7 	bl	8004cbe <HAL_NVIC_EnableIRQ>
}
 8004510:	bf00      	nop
 8004512:	3730      	adds	r7, #48	; 0x30
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}
 8004518:	40013800 	.word	0x40013800
 800451c:	40021000 	.word	0x40021000
 8004520:	40010c00 	.word	0x40010c00
 8004524:	40010000 	.word	0x40010000
 8004528:	40004400 	.word	0x40004400
 800452c:	40010800 	.word	0x40010800
 8004530:	20000c8c 	.word	0x20000c8c
 8004534:	4002006c 	.word	0x4002006c

08004538 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004538:	480c      	ldr	r0, [pc, #48]	; (800456c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800453a:	490d      	ldr	r1, [pc, #52]	; (8004570 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800453c:	4a0d      	ldr	r2, [pc, #52]	; (8004574 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800453e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004540:	e002      	b.n	8004548 <LoopCopyDataInit>

08004542 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004542:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004544:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004546:	3304      	adds	r3, #4

08004548 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004548:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800454a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800454c:	d3f9      	bcc.n	8004542 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800454e:	4a0a      	ldr	r2, [pc, #40]	; (8004578 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004550:	4c0a      	ldr	r4, [pc, #40]	; (800457c <LoopFillZerobss+0x22>)
  movs r3, #0
 8004552:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004554:	e001      	b.n	800455a <LoopFillZerobss>

08004556 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004556:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004558:	3204      	adds	r2, #4

0800455a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800455a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800455c:	d3fb      	bcc.n	8004556 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800455e:	f7ff fa7d 	bl	8003a5c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004562:	f005 fa05 	bl	8009970 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004566:	f7fe fb8f 	bl	8002c88 <main>
  bx lr
 800456a:	4770      	bx	lr
  ldr r0, =_sdata
 800456c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004570:	200007e4 	.word	0x200007e4
  ldr r2, =_sidata
 8004574:	0800eaf0 	.word	0x0800eaf0
  ldr r2, =_sbss
 8004578:	200007e4 	.word	0x200007e4
  ldr r4, =_ebss
 800457c:	20000ce4 	.word	0x20000ce4

08004580 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004580:	e7fe      	b.n	8004580 <ADC1_2_IRQHandler>
	...

08004584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004588:	4b08      	ldr	r3, [pc, #32]	; (80045ac <HAL_Init+0x28>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a07      	ldr	r2, [pc, #28]	; (80045ac <HAL_Init+0x28>)
 800458e:	f043 0310 	orr.w	r3, r3, #16
 8004592:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004594:	2003      	movs	r0, #3
 8004596:	f000 fb6b 	bl	8004c70 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800459a:	200f      	movs	r0, #15
 800459c:	f000 f808 	bl	80045b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045a0:	f7ff f8d0 	bl	8003744 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	4618      	mov	r0, r3
 80045a8:	bd80      	pop	{r7, pc}
 80045aa:	bf00      	nop
 80045ac:	40022000 	.word	0x40022000

080045b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045b8:	4b12      	ldr	r3, [pc, #72]	; (8004604 <HAL_InitTick+0x54>)
 80045ba:	681a      	ldr	r2, [r3, #0]
 80045bc:	4b12      	ldr	r3, [pc, #72]	; (8004608 <HAL_InitTick+0x58>)
 80045be:	781b      	ldrb	r3, [r3, #0]
 80045c0:	4619      	mov	r1, r3
 80045c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045c6:	fbb3 f3f1 	udiv	r3, r3, r1
 80045ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80045ce:	4618      	mov	r0, r3
 80045d0:	f000 fb83 	bl	8004cda <HAL_SYSTICK_Config>
 80045d4:	4603      	mov	r3, r0
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d001      	beq.n	80045de <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	e00e      	b.n	80045fc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2b0f      	cmp	r3, #15
 80045e2:	d80a      	bhi.n	80045fa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045e4:	2200      	movs	r2, #0
 80045e6:	6879      	ldr	r1, [r7, #4]
 80045e8:	f04f 30ff 	mov.w	r0, #4294967295
 80045ec:	f000 fb4b 	bl	8004c86 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045f0:	4a06      	ldr	r2, [pc, #24]	; (800460c <HAL_InitTick+0x5c>)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045f6:	2300      	movs	r3, #0
 80045f8:	e000      	b.n	80045fc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
}
 80045fc:	4618      	mov	r0, r3
 80045fe:	3708      	adds	r7, #8
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}
 8004604:	20000604 	.word	0x20000604
 8004608:	2000060c 	.word	0x2000060c
 800460c:	20000608 	.word	0x20000608

08004610 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004610:	b480      	push	{r7}
 8004612:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004614:	4b05      	ldr	r3, [pc, #20]	; (800462c <HAL_IncTick+0x1c>)
 8004616:	781b      	ldrb	r3, [r3, #0]
 8004618:	461a      	mov	r2, r3
 800461a:	4b05      	ldr	r3, [pc, #20]	; (8004630 <HAL_IncTick+0x20>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	4413      	add	r3, r2
 8004620:	4a03      	ldr	r2, [pc, #12]	; (8004630 <HAL_IncTick+0x20>)
 8004622:	6013      	str	r3, [r2, #0]
}
 8004624:	bf00      	nop
 8004626:	46bd      	mov	sp, r7
 8004628:	bc80      	pop	{r7}
 800462a:	4770      	bx	lr
 800462c:	2000060c 	.word	0x2000060c
 8004630:	20000cd0 	.word	0x20000cd0

08004634 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004634:	b480      	push	{r7}
 8004636:	af00      	add	r7, sp, #0
  return uwTick;
 8004638:	4b02      	ldr	r3, [pc, #8]	; (8004644 <HAL_GetTick+0x10>)
 800463a:	681b      	ldr	r3, [r3, #0]
}
 800463c:	4618      	mov	r0, r3
 800463e:	46bd      	mov	sp, r7
 8004640:	bc80      	pop	{r7}
 8004642:	4770      	bx	lr
 8004644:	20000cd0 	.word	0x20000cd0

08004648 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b084      	sub	sp, #16
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004650:	f7ff fff0 	bl	8004634 <HAL_GetTick>
 8004654:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004660:	d005      	beq.n	800466e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004662:	4b0a      	ldr	r3, [pc, #40]	; (800468c <HAL_Delay+0x44>)
 8004664:	781b      	ldrb	r3, [r3, #0]
 8004666:	461a      	mov	r2, r3
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4413      	add	r3, r2
 800466c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800466e:	bf00      	nop
 8004670:	f7ff ffe0 	bl	8004634 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	68fa      	ldr	r2, [r7, #12]
 800467c:	429a      	cmp	r2, r3
 800467e:	d8f7      	bhi.n	8004670 <HAL_Delay+0x28>
  {
  }
}
 8004680:	bf00      	nop
 8004682:	bf00      	nop
 8004684:	3710      	adds	r7, #16
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}
 800468a:	bf00      	nop
 800468c:	2000060c 	.word	0x2000060c

08004690 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b086      	sub	sp, #24
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004698:	2300      	movs	r3, #0
 800469a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800469c:	2300      	movs	r3, #0
 800469e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80046a0:	2300      	movs	r3, #0
 80046a2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80046a4:	2300      	movs	r3, #0
 80046a6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d101      	bne.n	80046b2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80046ae:	2301      	movs	r3, #1
 80046b0:	e0ce      	b.n	8004850 <HAL_ADC_Init+0x1c0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	689b      	ldr	r3, [r3, #8]
 80046b6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d109      	bne.n	80046d4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2200      	movs	r2, #0
 80046ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80046ce:	6878      	ldr	r0, [r7, #4]
 80046d0:	f7fd f99a 	bl	8001a08 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80046d4:	6878      	ldr	r0, [r7, #4]
 80046d6:	f000 f9bd 	bl	8004a54 <ADC_ConversionStop_Disable>
 80046da:	4603      	mov	r3, r0
 80046dc:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e2:	f003 0310 	and.w	r3, r3, #16
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	f040 80a9 	bne.w	800483e <HAL_ADC_Init+0x1ae>
 80046ec:	7dfb      	ldrb	r3, [r7, #23]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	f040 80a5 	bne.w	800483e <HAL_ADC_Init+0x1ae>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80046fc:	f023 0302 	bic.w	r3, r3, #2
 8004700:	f043 0202 	orr.w	r2, r3, #2
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4951      	ldr	r1, [pc, #324]	; (8004858 <HAL_ADC_Init+0x1c8>)
 8004712:	428b      	cmp	r3, r1
 8004714:	d10a      	bne.n	800472c <HAL_ADC_Init+0x9c>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69db      	ldr	r3, [r3, #28]
 800471a:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 800471e:	d002      	beq.n	8004726 <HAL_ADC_Init+0x96>
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	69db      	ldr	r3, [r3, #28]
 8004724:	e004      	b.n	8004730 <HAL_ADC_Init+0xa0>
 8004726:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800472a:	e001      	b.n	8004730 <HAL_ADC_Init+0xa0>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004730:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	7b1b      	ldrb	r3, [r3, #12]
 8004736:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004738:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4313      	orrs	r3, r2
 800473e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	689b      	ldr	r3, [r3, #8]
 8004744:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004748:	d003      	beq.n	8004752 <HAL_ADC_Init+0xc2>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	689b      	ldr	r3, [r3, #8]
 800474e:	2b01      	cmp	r3, #1
 8004750:	d102      	bne.n	8004758 <HAL_ADC_Init+0xc8>
 8004752:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004756:	e000      	b.n	800475a <HAL_ADC_Init+0xca>
 8004758:	2300      	movs	r3, #0
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	4313      	orrs	r3, r2
 800475e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	7d1b      	ldrb	r3, [r3, #20]
 8004764:	2b01      	cmp	r3, #1
 8004766:	d119      	bne.n	800479c <HAL_ADC_Init+0x10c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	7b1b      	ldrb	r3, [r3, #12]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d109      	bne.n	8004784 <HAL_ADC_Init+0xf4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	699b      	ldr	r3, [r3, #24]
 8004774:	3b01      	subs	r3, #1
 8004776:	035a      	lsls	r2, r3, #13
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	4313      	orrs	r3, r2
 800477c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004780:	613b      	str	r3, [r7, #16]
 8004782:	e00b      	b.n	800479c <HAL_ADC_Init+0x10c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004788:	f043 0220 	orr.w	r2, r3, #32
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004794:	f043 0201 	orr.w	r2, r3, #1
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	430a      	orrs	r2, r1
 80047ae:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	689a      	ldr	r2, [r3, #8]
 80047b6:	4b29      	ldr	r3, [pc, #164]	; (800485c <HAL_ADC_Init+0x1cc>)
 80047b8:	4013      	ands	r3, r2
 80047ba:	687a      	ldr	r2, [r7, #4]
 80047bc:	6812      	ldr	r2, [r2, #0]
 80047be:	68b9      	ldr	r1, [r7, #8]
 80047c0:	430b      	orrs	r3, r1
 80047c2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80047cc:	d003      	beq.n	80047d6 <HAL_ADC_Init+0x146>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	2b01      	cmp	r3, #1
 80047d4:	d104      	bne.n	80047e0 <HAL_ADC_Init+0x150>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	691b      	ldr	r3, [r3, #16]
 80047da:	3b01      	subs	r3, #1
 80047dc:	051b      	lsls	r3, r3, #20
 80047de:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047e6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68fa      	ldr	r2, [r7, #12]
 80047f0:	430a      	orrs	r2, r1
 80047f2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	689a      	ldr	r2, [r3, #8]
 80047fa:	4b19      	ldr	r3, [pc, #100]	; (8004860 <HAL_ADC_Init+0x1d0>)
 80047fc:	4013      	ands	r3, r2
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	429a      	cmp	r2, r3
 8004802:	d10b      	bne.n	800481c <HAL_ADC_Init+0x18c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2200      	movs	r2, #0
 8004808:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	f023 0303 	bic.w	r3, r3, #3
 8004812:	f043 0201 	orr.w	r2, r3, #1
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800481a:	e018      	b.n	800484e <HAL_ADC_Init+0x1be>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004820:	f023 0312 	bic.w	r3, r3, #18
 8004824:	f043 0210 	orr.w	r2, r3, #16
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004830:	f043 0201 	orr.w	r2, r3, #1
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800483c:	e007      	b.n	800484e <HAL_ADC_Init+0x1be>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004842:	f043 0210 	orr.w	r2, r3, #16
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800484e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004850:	4618      	mov	r0, r3
 8004852:	3718      	adds	r7, #24
 8004854:	46bd      	mov	sp, r7
 8004856:	bd80      	pop	{r7, pc}
 8004858:	40013c00 	.word	0x40013c00
 800485c:	ffe1f7fd 	.word	0xffe1f7fd
 8004860:	ff1f0efe 	.word	0xff1f0efe

08004864 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004864:	b480      	push	{r7}
 8004866:	b085      	sub	sp, #20
 8004868:	af00      	add	r7, sp, #0
 800486a:	6078      	str	r0, [r7, #4]
 800486c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800486e:	2300      	movs	r3, #0
 8004870:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8004872:	2300      	movs	r3, #0
 8004874:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800487c:	2b01      	cmp	r3, #1
 800487e:	d101      	bne.n	8004884 <HAL_ADC_ConfigChannel+0x20>
 8004880:	2302      	movs	r3, #2
 8004882:	e0dc      	b.n	8004a3e <HAL_ADC_ConfigChannel+0x1da>
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2201      	movs	r2, #1
 8004888:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	685b      	ldr	r3, [r3, #4]
 8004890:	2b06      	cmp	r3, #6
 8004892:	d81c      	bhi.n	80048ce <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	4613      	mov	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	4413      	add	r3, r2
 80048a4:	3b05      	subs	r3, #5
 80048a6:	221f      	movs	r2, #31
 80048a8:	fa02 f303 	lsl.w	r3, r2, r3
 80048ac:	43db      	mvns	r3, r3
 80048ae:	4019      	ands	r1, r3
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	6818      	ldr	r0, [r3, #0]
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	685a      	ldr	r2, [r3, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	009b      	lsls	r3, r3, #2
 80048bc:	4413      	add	r3, r2
 80048be:	3b05      	subs	r3, #5
 80048c0:	fa00 f203 	lsl.w	r2, r0, r3
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	430a      	orrs	r2, r1
 80048ca:	635a      	str	r2, [r3, #52]	; 0x34
 80048cc:	e03c      	b.n	8004948 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	2b0c      	cmp	r3, #12
 80048d4:	d81c      	bhi.n	8004910 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	685a      	ldr	r2, [r3, #4]
 80048e0:	4613      	mov	r3, r2
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	4413      	add	r3, r2
 80048e6:	3b23      	subs	r3, #35	; 0x23
 80048e8:	221f      	movs	r2, #31
 80048ea:	fa02 f303 	lsl.w	r3, r2, r3
 80048ee:	43db      	mvns	r3, r3
 80048f0:	4019      	ands	r1, r3
 80048f2:	683b      	ldr	r3, [r7, #0]
 80048f4:	6818      	ldr	r0, [r3, #0]
 80048f6:	683b      	ldr	r3, [r7, #0]
 80048f8:	685a      	ldr	r2, [r3, #4]
 80048fa:	4613      	mov	r3, r2
 80048fc:	009b      	lsls	r3, r3, #2
 80048fe:	4413      	add	r3, r2
 8004900:	3b23      	subs	r3, #35	; 0x23
 8004902:	fa00 f203 	lsl.w	r2, r0, r3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	430a      	orrs	r2, r1
 800490c:	631a      	str	r2, [r3, #48]	; 0x30
 800490e:	e01b      	b.n	8004948 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685a      	ldr	r2, [r3, #4]
 800491a:	4613      	mov	r3, r2
 800491c:	009b      	lsls	r3, r3, #2
 800491e:	4413      	add	r3, r2
 8004920:	3b41      	subs	r3, #65	; 0x41
 8004922:	221f      	movs	r2, #31
 8004924:	fa02 f303 	lsl.w	r3, r2, r3
 8004928:	43db      	mvns	r3, r3
 800492a:	4019      	ands	r1, r3
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	6818      	ldr	r0, [r3, #0]
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685a      	ldr	r2, [r3, #4]
 8004934:	4613      	mov	r3, r2
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	3b41      	subs	r3, #65	; 0x41
 800493c:	fa00 f203 	lsl.w	r2, r0, r3
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	430a      	orrs	r2, r1
 8004946:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2b09      	cmp	r3, #9
 800494e:	d91c      	bls.n	800498a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	68d9      	ldr	r1, [r3, #12]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	681a      	ldr	r2, [r3, #0]
 800495a:	4613      	mov	r3, r2
 800495c:	005b      	lsls	r3, r3, #1
 800495e:	4413      	add	r3, r2
 8004960:	3b1e      	subs	r3, #30
 8004962:	2207      	movs	r2, #7
 8004964:	fa02 f303 	lsl.w	r3, r2, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	4019      	ands	r1, r3
 800496c:	683b      	ldr	r3, [r7, #0]
 800496e:	6898      	ldr	r0, [r3, #8]
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681a      	ldr	r2, [r3, #0]
 8004974:	4613      	mov	r3, r2
 8004976:	005b      	lsls	r3, r3, #1
 8004978:	4413      	add	r3, r2
 800497a:	3b1e      	subs	r3, #30
 800497c:	fa00 f203 	lsl.w	r2, r0, r3
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	430a      	orrs	r2, r1
 8004986:	60da      	str	r2, [r3, #12]
 8004988:	e019      	b.n	80049be <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	6919      	ldr	r1, [r3, #16]
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681a      	ldr	r2, [r3, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	005b      	lsls	r3, r3, #1
 8004998:	4413      	add	r3, r2
 800499a:	2207      	movs	r2, #7
 800499c:	fa02 f303 	lsl.w	r3, r2, r3
 80049a0:	43db      	mvns	r3, r3
 80049a2:	4019      	ands	r1, r3
 80049a4:	683b      	ldr	r3, [r7, #0]
 80049a6:	6898      	ldr	r0, [r3, #8]
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	681a      	ldr	r2, [r3, #0]
 80049ac:	4613      	mov	r3, r2
 80049ae:	005b      	lsls	r3, r3, #1
 80049b0:	4413      	add	r3, r2
 80049b2:	fa00 f203 	lsl.w	r2, r0, r3
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	430a      	orrs	r2, r1
 80049bc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b10      	cmp	r3, #16
 80049c4:	d003      	beq.n	80049ce <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80049ca:	2b11      	cmp	r3, #17
 80049cc:	d132      	bne.n	8004a34 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	4a1d      	ldr	r2, [pc, #116]	; (8004a48 <HAL_ADC_ConfigChannel+0x1e4>)
 80049d4:	4293      	cmp	r3, r2
 80049d6:	d125      	bne.n	8004a24 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d126      	bne.n	8004a34 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	689a      	ldr	r2, [r3, #8]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80049f4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	2b10      	cmp	r3, #16
 80049fc:	d11a      	bne.n	8004a34 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80049fe:	4b13      	ldr	r3, [pc, #76]	; (8004a4c <HAL_ADC_ConfigChannel+0x1e8>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	4a13      	ldr	r2, [pc, #76]	; (8004a50 <HAL_ADC_ConfigChannel+0x1ec>)
 8004a04:	fba2 2303 	umull	r2, r3, r2, r3
 8004a08:	0c9a      	lsrs	r2, r3, #18
 8004a0a:	4613      	mov	r3, r2
 8004a0c:	009b      	lsls	r3, r3, #2
 8004a0e:	4413      	add	r3, r2
 8004a10:	005b      	lsls	r3, r3, #1
 8004a12:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004a14:	e002      	b.n	8004a1c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	3b01      	subs	r3, #1
 8004a1a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d1f9      	bne.n	8004a16 <HAL_ADC_ConfigChannel+0x1b2>
 8004a22:	e007      	b.n	8004a34 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a28:	f043 0220 	orr.w	r2, r3, #32
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2200      	movs	r2, #0
 8004a38:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004a3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a3e:	4618      	mov	r0, r3
 8004a40:	3714      	adds	r7, #20
 8004a42:	46bd      	mov	sp, r7
 8004a44:	bc80      	pop	{r7}
 8004a46:	4770      	bx	lr
 8004a48:	40012400 	.word	0x40012400
 8004a4c:	20000604 	.word	0x20000604
 8004a50:	431bde83 	.word	0x431bde83

08004a54 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b084      	sub	sp, #16
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	689b      	ldr	r3, [r3, #8]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b01      	cmp	r3, #1
 8004a6c:	d12e      	bne.n	8004acc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	689a      	ldr	r2, [r3, #8]
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 0201 	bic.w	r2, r2, #1
 8004a7c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a7e:	f7ff fdd9 	bl	8004634 <HAL_GetTick>
 8004a82:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004a84:	e01b      	b.n	8004abe <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a86:	f7ff fdd5 	bl	8004634 <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	2b02      	cmp	r3, #2
 8004a92:	d914      	bls.n	8004abe <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f003 0301 	and.w	r3, r3, #1
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d10d      	bne.n	8004abe <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004aa6:	f043 0210 	orr.w	r2, r3, #16
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ab2:	f043 0201 	orr.w	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e007      	b.n	8004ace <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d0dc      	beq.n	8004a86 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8004acc:	2300      	movs	r3, #0
}
 8004ace:	4618      	mov	r0, r3
 8004ad0:	3710      	adds	r7, #16
 8004ad2:	46bd      	mov	sp, r7
 8004ad4:	bd80      	pop	{r7, pc}
	...

08004ad8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	f003 0307 	and.w	r3, r3, #7
 8004ae6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004ae8:	4b0c      	ldr	r3, [pc, #48]	; (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004af4:	4013      	ands	r3, r2
 8004af6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b00:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b04:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b08:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b0a:	4a04      	ldr	r2, [pc, #16]	; (8004b1c <__NVIC_SetPriorityGrouping+0x44>)
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	60d3      	str	r3, [r2, #12]
}
 8004b10:	bf00      	nop
 8004b12:	3714      	adds	r7, #20
 8004b14:	46bd      	mov	sp, r7
 8004b16:	bc80      	pop	{r7}
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	e000ed00 	.word	0xe000ed00

08004b20 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b24:	4b04      	ldr	r3, [pc, #16]	; (8004b38 <__NVIC_GetPriorityGrouping+0x18>)
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	0a1b      	lsrs	r3, r3, #8
 8004b2a:	f003 0307 	and.w	r3, r3, #7
}
 8004b2e:	4618      	mov	r0, r3
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bc80      	pop	{r7}
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	e000ed00 	.word	0xe000ed00

08004b3c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	db0b      	blt.n	8004b66 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b4e:	79fb      	ldrb	r3, [r7, #7]
 8004b50:	f003 021f 	and.w	r2, r3, #31
 8004b54:	4906      	ldr	r1, [pc, #24]	; (8004b70 <__NVIC_EnableIRQ+0x34>)
 8004b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5a:	095b      	lsrs	r3, r3, #5
 8004b5c:	2001      	movs	r0, #1
 8004b5e:	fa00 f202 	lsl.w	r2, r0, r2
 8004b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b66:	bf00      	nop
 8004b68:	370c      	adds	r7, #12
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bc80      	pop	{r7}
 8004b6e:	4770      	bx	lr
 8004b70:	e000e100 	.word	0xe000e100

08004b74 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	6039      	str	r1, [r7, #0]
 8004b7e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	db0a      	blt.n	8004b9e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	b2da      	uxtb	r2, r3
 8004b8c:	490c      	ldr	r1, [pc, #48]	; (8004bc0 <__NVIC_SetPriority+0x4c>)
 8004b8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b92:	0112      	lsls	r2, r2, #4
 8004b94:	b2d2      	uxtb	r2, r2
 8004b96:	440b      	add	r3, r1
 8004b98:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b9c:	e00a      	b.n	8004bb4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	b2da      	uxtb	r2, r3
 8004ba2:	4908      	ldr	r1, [pc, #32]	; (8004bc4 <__NVIC_SetPriority+0x50>)
 8004ba4:	79fb      	ldrb	r3, [r7, #7]
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	3b04      	subs	r3, #4
 8004bac:	0112      	lsls	r2, r2, #4
 8004bae:	b2d2      	uxtb	r2, r2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	761a      	strb	r2, [r3, #24]
}
 8004bb4:	bf00      	nop
 8004bb6:	370c      	adds	r7, #12
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr
 8004bbe:	bf00      	nop
 8004bc0:	e000e100 	.word	0xe000e100
 8004bc4:	e000ed00 	.word	0xe000ed00

08004bc8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004bc8:	b480      	push	{r7}
 8004bca:	b089      	sub	sp, #36	; 0x24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	f003 0307 	and.w	r3, r3, #7
 8004bda:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004bdc:	69fb      	ldr	r3, [r7, #28]
 8004bde:	f1c3 0307 	rsb	r3, r3, #7
 8004be2:	2b04      	cmp	r3, #4
 8004be4:	bf28      	it	cs
 8004be6:	2304      	movcs	r3, #4
 8004be8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bea:	69fb      	ldr	r3, [r7, #28]
 8004bec:	3304      	adds	r3, #4
 8004bee:	2b06      	cmp	r3, #6
 8004bf0:	d902      	bls.n	8004bf8 <NVIC_EncodePriority+0x30>
 8004bf2:	69fb      	ldr	r3, [r7, #28]
 8004bf4:	3b03      	subs	r3, #3
 8004bf6:	e000      	b.n	8004bfa <NVIC_EncodePriority+0x32>
 8004bf8:	2300      	movs	r3, #0
 8004bfa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bfc:	f04f 32ff 	mov.w	r2, #4294967295
 8004c00:	69bb      	ldr	r3, [r7, #24]
 8004c02:	fa02 f303 	lsl.w	r3, r2, r3
 8004c06:	43da      	mvns	r2, r3
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	401a      	ands	r2, r3
 8004c0c:	697b      	ldr	r3, [r7, #20]
 8004c0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c10:	f04f 31ff 	mov.w	r1, #4294967295
 8004c14:	697b      	ldr	r3, [r7, #20]
 8004c16:	fa01 f303 	lsl.w	r3, r1, r3
 8004c1a:	43d9      	mvns	r1, r3
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c20:	4313      	orrs	r3, r2
         );
}
 8004c22:	4618      	mov	r0, r3
 8004c24:	3724      	adds	r7, #36	; 0x24
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bc80      	pop	{r7}
 8004c2a:	4770      	bx	lr

08004c2c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c2c:	b580      	push	{r7, lr}
 8004c2e:	b082      	sub	sp, #8
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3b01      	subs	r3, #1
 8004c38:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c3c:	d301      	bcc.n	8004c42 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c3e:	2301      	movs	r3, #1
 8004c40:	e00f      	b.n	8004c62 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c42:	4a0a      	ldr	r2, [pc, #40]	; (8004c6c <SysTick_Config+0x40>)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	3b01      	subs	r3, #1
 8004c48:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c4a:	210f      	movs	r1, #15
 8004c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c50:	f7ff ff90 	bl	8004b74 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c54:	4b05      	ldr	r3, [pc, #20]	; (8004c6c <SysTick_Config+0x40>)
 8004c56:	2200      	movs	r2, #0
 8004c58:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c5a:	4b04      	ldr	r3, [pc, #16]	; (8004c6c <SysTick_Config+0x40>)
 8004c5c:	2207      	movs	r2, #7
 8004c5e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c60:	2300      	movs	r3, #0
}
 8004c62:	4618      	mov	r0, r3
 8004c64:	3708      	adds	r7, #8
 8004c66:	46bd      	mov	sp, r7
 8004c68:	bd80      	pop	{r7, pc}
 8004c6a:	bf00      	nop
 8004c6c:	e000e010 	.word	0xe000e010

08004c70 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c78:	6878      	ldr	r0, [r7, #4]
 8004c7a:	f7ff ff2d 	bl	8004ad8 <__NVIC_SetPriorityGrouping>
}
 8004c7e:	bf00      	nop
 8004c80:	3708      	adds	r7, #8
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}

08004c86 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c86:	b580      	push	{r7, lr}
 8004c88:	b086      	sub	sp, #24
 8004c8a:	af00      	add	r7, sp, #0
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	60b9      	str	r1, [r7, #8]
 8004c90:	607a      	str	r2, [r7, #4]
 8004c92:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c98:	f7ff ff42 	bl	8004b20 <__NVIC_GetPriorityGrouping>
 8004c9c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c9e:	687a      	ldr	r2, [r7, #4]
 8004ca0:	68b9      	ldr	r1, [r7, #8]
 8004ca2:	6978      	ldr	r0, [r7, #20]
 8004ca4:	f7ff ff90 	bl	8004bc8 <NVIC_EncodePriority>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004cae:	4611      	mov	r1, r2
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7ff ff5f 	bl	8004b74 <__NVIC_SetPriority>
}
 8004cb6:	bf00      	nop
 8004cb8:	3718      	adds	r7, #24
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}

08004cbe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004cbe:	b580      	push	{r7, lr}
 8004cc0:	b082      	sub	sp, #8
 8004cc2:	af00      	add	r7, sp, #0
 8004cc4:	4603      	mov	r3, r0
 8004cc6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004cc8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ccc:	4618      	mov	r0, r3
 8004cce:	f7ff ff35 	bl	8004b3c <__NVIC_EnableIRQ>
}
 8004cd2:	bf00      	nop
 8004cd4:	3708      	adds	r7, #8
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}

08004cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004cda:	b580      	push	{r7, lr}
 8004cdc:	b082      	sub	sp, #8
 8004cde:	af00      	add	r7, sp, #0
 8004ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004ce2:	6878      	ldr	r0, [r7, #4]
 8004ce4:	f7ff ffa2 	bl	8004c2c <SysTick_Config>
 8004ce8:	4603      	mov	r3, r0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}
	...

08004cf4 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b085      	sub	sp, #20
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004cfc:	2300      	movs	r3, #0
 8004cfe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e059      	b.n	8004dbe <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	4b2d      	ldr	r3, [pc, #180]	; (8004dc8 <HAL_DMA_Init+0xd4>)
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d80f      	bhi.n	8004d36 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	461a      	mov	r2, r3
 8004d1c:	4b2b      	ldr	r3, [pc, #172]	; (8004dcc <HAL_DMA_Init+0xd8>)
 8004d1e:	4413      	add	r3, r2
 8004d20:	4a2b      	ldr	r2, [pc, #172]	; (8004dd0 <HAL_DMA_Init+0xdc>)
 8004d22:	fba2 2303 	umull	r2, r3, r2, r3
 8004d26:	091b      	lsrs	r3, r3, #4
 8004d28:	009a      	lsls	r2, r3, #2
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	4a28      	ldr	r2, [pc, #160]	; (8004dd4 <HAL_DMA_Init+0xe0>)
 8004d32:	63da      	str	r2, [r3, #60]	; 0x3c
 8004d34:	e00e      	b.n	8004d54 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	4b26      	ldr	r3, [pc, #152]	; (8004dd8 <HAL_DMA_Init+0xe4>)
 8004d3e:	4413      	add	r3, r2
 8004d40:	4a23      	ldr	r2, [pc, #140]	; (8004dd0 <HAL_DMA_Init+0xdc>)
 8004d42:	fba2 2303 	umull	r2, r3, r2, r3
 8004d46:	091b      	lsrs	r3, r3, #4
 8004d48:	009a      	lsls	r2, r3, #2
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	4a22      	ldr	r2, [pc, #136]	; (8004ddc <HAL_DMA_Init+0xe8>)
 8004d52:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2202      	movs	r2, #2
 8004d58:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8004d6a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8004d6e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8004d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004d84:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	695b      	ldr	r3, [r3, #20]
 8004d8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004d90:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	69db      	ldr	r3, [r3, #28]
 8004d96:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004d98:	68fa      	ldr	r2, [r7, #12]
 8004d9a:	4313      	orrs	r3, r2
 8004d9c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	68fa      	ldr	r2, [r7, #12]
 8004da4:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004dbc:	2300      	movs	r3, #0
}
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	bc80      	pop	{r7}
 8004dc6:	4770      	bx	lr
 8004dc8:	40020407 	.word	0x40020407
 8004dcc:	bffdfff8 	.word	0xbffdfff8
 8004dd0:	cccccccd 	.word	0xcccccccd
 8004dd4:	40020000 	.word	0x40020000
 8004dd8:	bffdfbf8 	.word	0xbffdfbf8
 8004ddc:	40020400 	.word	0x40020400

08004de0 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b086      	sub	sp, #24
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	60f8      	str	r0, [r7, #12]
 8004de8:	60b9      	str	r1, [r7, #8]
 8004dea:	607a      	str	r2, [r7, #4]
 8004dec:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004dee:	2300      	movs	r3, #0
 8004df0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004df8:	2b01      	cmp	r3, #1
 8004dfa:	d101      	bne.n	8004e00 <HAL_DMA_Start_IT+0x20>
 8004dfc:	2302      	movs	r3, #2
 8004dfe:	e04a      	b.n	8004e96 <HAL_DMA_Start_IT+0xb6>
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d13a      	bne.n	8004e88 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2202      	movs	r2, #2
 8004e16:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	681a      	ldr	r2, [r3, #0]
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f022 0201 	bic.w	r2, r2, #1
 8004e2e:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	68b9      	ldr	r1, [r7, #8]
 8004e36:	68f8      	ldr	r0, [r7, #12]
 8004e38:	f000 fbb0 	bl	800559c <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d008      	beq.n	8004e56 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 020e 	orr.w	r2, r2, #14
 8004e52:	601a      	str	r2, [r3, #0]
 8004e54:	e00f      	b.n	8004e76 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	681a      	ldr	r2, [r3, #0]
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f022 0204 	bic.w	r2, r2, #4
 8004e64:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	681a      	ldr	r2, [r3, #0]
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f042 020a 	orr.w	r2, r2, #10
 8004e74:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681a      	ldr	r2, [r3, #0]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f042 0201 	orr.w	r2, r2, #1
 8004e84:	601a      	str	r2, [r3, #0]
 8004e86:	e005      	b.n	8004e94 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	2200      	movs	r2, #0
 8004e8c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8004e90:	2302      	movs	r3, #2
 8004e92:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8004e94:	7dfb      	ldrb	r3, [r7, #23]
}
 8004e96:	4618      	mov	r0, r3
 8004e98:	3718      	adds	r7, #24
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004e9e:	b480      	push	{r7}
 8004ea0:	b085      	sub	sp, #20
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004eb0:	2b02      	cmp	r3, #2
 8004eb2:	d008      	beq.n	8004ec6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2204      	movs	r2, #4
 8004eb8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e020      	b.n	8004f08 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 020e 	bic.w	r2, r2, #14
 8004ed4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681a      	ldr	r2, [r3, #0]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f022 0201 	bic.w	r2, r2, #1
 8004ee4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004eee:	2101      	movs	r1, #1
 8004ef0:	fa01 f202 	lsl.w	r2, r1, r2
 8004ef4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	2201      	movs	r2, #1
 8004efa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2200      	movs	r2, #0
 8004f02:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8004f06:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f08:	4618      	mov	r0, r3
 8004f0a:	3714      	adds	r7, #20
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	bc80      	pop	{r7}
 8004f10:	4770      	bx	lr
	...

08004f14 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b084      	sub	sp, #16
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004f26:	2b02      	cmp	r3, #2
 8004f28:	d005      	beq.n	8004f36 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2204      	movs	r2, #4
 8004f2e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	73fb      	strb	r3, [r7, #15]
 8004f34:	e0d6      	b.n	80050e4 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	681a      	ldr	r2, [r3, #0]
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f022 020e 	bic.w	r2, r2, #14
 8004f44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	681a      	ldr	r2, [r3, #0]
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f022 0201 	bic.w	r2, r2, #1
 8004f54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	461a      	mov	r2, r3
 8004f5c:	4b64      	ldr	r3, [pc, #400]	; (80050f0 <HAL_DMA_Abort_IT+0x1dc>)
 8004f5e:	429a      	cmp	r2, r3
 8004f60:	d958      	bls.n	8005014 <HAL_DMA_Abort_IT+0x100>
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	681b      	ldr	r3, [r3, #0]
 8004f66:	4a63      	ldr	r2, [pc, #396]	; (80050f4 <HAL_DMA_Abort_IT+0x1e0>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	d04f      	beq.n	800500c <HAL_DMA_Abort_IT+0xf8>
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	4a61      	ldr	r2, [pc, #388]	; (80050f8 <HAL_DMA_Abort_IT+0x1e4>)
 8004f72:	4293      	cmp	r3, r2
 8004f74:	d048      	beq.n	8005008 <HAL_DMA_Abort_IT+0xf4>
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	4a60      	ldr	r2, [pc, #384]	; (80050fc <HAL_DMA_Abort_IT+0x1e8>)
 8004f7c:	4293      	cmp	r3, r2
 8004f7e:	d040      	beq.n	8005002 <HAL_DMA_Abort_IT+0xee>
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a5e      	ldr	r2, [pc, #376]	; (8005100 <HAL_DMA_Abort_IT+0x1ec>)
 8004f86:	4293      	cmp	r3, r2
 8004f88:	d038      	beq.n	8004ffc <HAL_DMA_Abort_IT+0xe8>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a5d      	ldr	r2, [pc, #372]	; (8005104 <HAL_DMA_Abort_IT+0x1f0>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d030      	beq.n	8004ff6 <HAL_DMA_Abort_IT+0xe2>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	4a5b      	ldr	r2, [pc, #364]	; (8005108 <HAL_DMA_Abort_IT+0x1f4>)
 8004f9a:	4293      	cmp	r3, r2
 8004f9c:	d028      	beq.n	8004ff0 <HAL_DMA_Abort_IT+0xdc>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4a53      	ldr	r2, [pc, #332]	; (80050f0 <HAL_DMA_Abort_IT+0x1dc>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d020      	beq.n	8004fea <HAL_DMA_Abort_IT+0xd6>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	4a57      	ldr	r2, [pc, #348]	; (800510c <HAL_DMA_Abort_IT+0x1f8>)
 8004fae:	4293      	cmp	r3, r2
 8004fb0:	d019      	beq.n	8004fe6 <HAL_DMA_Abort_IT+0xd2>
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a56      	ldr	r2, [pc, #344]	; (8005110 <HAL_DMA_Abort_IT+0x1fc>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d012      	beq.n	8004fe2 <HAL_DMA_Abort_IT+0xce>
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a54      	ldr	r2, [pc, #336]	; (8005114 <HAL_DMA_Abort_IT+0x200>)
 8004fc2:	4293      	cmp	r3, r2
 8004fc4:	d00a      	beq.n	8004fdc <HAL_DMA_Abort_IT+0xc8>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	4a53      	ldr	r2, [pc, #332]	; (8005118 <HAL_DMA_Abort_IT+0x204>)
 8004fcc:	4293      	cmp	r3, r2
 8004fce:	d102      	bne.n	8004fd6 <HAL_DMA_Abort_IT+0xc2>
 8004fd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004fd4:	e01b      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004fd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004fda:	e018      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004fdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fe0:	e015      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004fe2:	2310      	movs	r3, #16
 8004fe4:	e013      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e011      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004fea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fee:	e00e      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004ff0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004ff4:	e00b      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004ff6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004ffa:	e008      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8004ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005000:	e005      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8005002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005006:	e002      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 8005008:	2310      	movs	r3, #16
 800500a:	e000      	b.n	800500e <HAL_DMA_Abort_IT+0xfa>
 800500c:	2301      	movs	r3, #1
 800500e:	4a43      	ldr	r2, [pc, #268]	; (800511c <HAL_DMA_Abort_IT+0x208>)
 8005010:	6053      	str	r3, [r2, #4]
 8005012:	e057      	b.n	80050c4 <HAL_DMA_Abort_IT+0x1b0>
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	4a36      	ldr	r2, [pc, #216]	; (80050f4 <HAL_DMA_Abort_IT+0x1e0>)
 800501a:	4293      	cmp	r3, r2
 800501c:	d04f      	beq.n	80050be <HAL_DMA_Abort_IT+0x1aa>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	4a35      	ldr	r2, [pc, #212]	; (80050f8 <HAL_DMA_Abort_IT+0x1e4>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d048      	beq.n	80050ba <HAL_DMA_Abort_IT+0x1a6>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	4a33      	ldr	r2, [pc, #204]	; (80050fc <HAL_DMA_Abort_IT+0x1e8>)
 800502e:	4293      	cmp	r3, r2
 8005030:	d040      	beq.n	80050b4 <HAL_DMA_Abort_IT+0x1a0>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a32      	ldr	r2, [pc, #200]	; (8005100 <HAL_DMA_Abort_IT+0x1ec>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d038      	beq.n	80050ae <HAL_DMA_Abort_IT+0x19a>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	4a30      	ldr	r2, [pc, #192]	; (8005104 <HAL_DMA_Abort_IT+0x1f0>)
 8005042:	4293      	cmp	r3, r2
 8005044:	d030      	beq.n	80050a8 <HAL_DMA_Abort_IT+0x194>
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a2f      	ldr	r2, [pc, #188]	; (8005108 <HAL_DMA_Abort_IT+0x1f4>)
 800504c:	4293      	cmp	r3, r2
 800504e:	d028      	beq.n	80050a2 <HAL_DMA_Abort_IT+0x18e>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	4a26      	ldr	r2, [pc, #152]	; (80050f0 <HAL_DMA_Abort_IT+0x1dc>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d020      	beq.n	800509c <HAL_DMA_Abort_IT+0x188>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a2b      	ldr	r2, [pc, #172]	; (800510c <HAL_DMA_Abort_IT+0x1f8>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d019      	beq.n	8005098 <HAL_DMA_Abort_IT+0x184>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4a29      	ldr	r2, [pc, #164]	; (8005110 <HAL_DMA_Abort_IT+0x1fc>)
 800506a:	4293      	cmp	r3, r2
 800506c:	d012      	beq.n	8005094 <HAL_DMA_Abort_IT+0x180>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a28      	ldr	r2, [pc, #160]	; (8005114 <HAL_DMA_Abort_IT+0x200>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d00a      	beq.n	800508e <HAL_DMA_Abort_IT+0x17a>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a26      	ldr	r2, [pc, #152]	; (8005118 <HAL_DMA_Abort_IT+0x204>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d102      	bne.n	8005088 <HAL_DMA_Abort_IT+0x174>
 8005082:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005086:	e01b      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 8005088:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800508c:	e018      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 800508e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005092:	e015      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 8005094:	2310      	movs	r3, #16
 8005096:	e013      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 8005098:	2301      	movs	r3, #1
 800509a:	e011      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 800509c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80050a0:	e00e      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050a2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80050a6:	e00b      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80050ac:	e008      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050ae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80050b2:	e005      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80050b8:	e002      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050ba:	2310      	movs	r3, #16
 80050bc:	e000      	b.n	80050c0 <HAL_DMA_Abort_IT+0x1ac>
 80050be:	2301      	movs	r3, #1
 80050c0:	4a17      	ldr	r2, [pc, #92]	; (8005120 <HAL_DMA_Abort_IT+0x20c>)
 80050c2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2201      	movs	r2, #1
 80050c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	2200      	movs	r2, #0
 80050d0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d003      	beq.n	80050e4 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050e0:	6878      	ldr	r0, [r7, #4]
 80050e2:	4798      	blx	r3
    } 
  }
  return status;
 80050e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
 80050ee:	bf00      	nop
 80050f0:	40020080 	.word	0x40020080
 80050f4:	40020008 	.word	0x40020008
 80050f8:	4002001c 	.word	0x4002001c
 80050fc:	40020030 	.word	0x40020030
 8005100:	40020044 	.word	0x40020044
 8005104:	40020058 	.word	0x40020058
 8005108:	4002006c 	.word	0x4002006c
 800510c:	40020408 	.word	0x40020408
 8005110:	4002041c 	.word	0x4002041c
 8005114:	40020430 	.word	0x40020430
 8005118:	40020444 	.word	0x40020444
 800511c:	40020400 	.word	0x40020400
 8005120:	40020000 	.word	0x40020000

08005124 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b084      	sub	sp, #16
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005140:	2204      	movs	r2, #4
 8005142:	409a      	lsls	r2, r3
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	4013      	ands	r3, r2
 8005148:	2b00      	cmp	r3, #0
 800514a:	f000 80f1 	beq.w	8005330 <HAL_DMA_IRQHandler+0x20c>
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f003 0304 	and.w	r3, r3, #4
 8005154:	2b00      	cmp	r3, #0
 8005156:	f000 80eb 	beq.w	8005330 <HAL_DMA_IRQHandler+0x20c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	f003 0320 	and.w	r3, r3, #32
 8005164:	2b00      	cmp	r3, #0
 8005166:	d107      	bne.n	8005178 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	681a      	ldr	r2, [r3, #0]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f022 0204 	bic.w	r2, r2, #4
 8005176:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	461a      	mov	r2, r3
 800517e:	4b5f      	ldr	r3, [pc, #380]	; (80052fc <HAL_DMA_IRQHandler+0x1d8>)
 8005180:	429a      	cmp	r2, r3
 8005182:	d958      	bls.n	8005236 <HAL_DMA_IRQHandler+0x112>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a5d      	ldr	r2, [pc, #372]	; (8005300 <HAL_DMA_IRQHandler+0x1dc>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d04f      	beq.n	800522e <HAL_DMA_IRQHandler+0x10a>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a5c      	ldr	r2, [pc, #368]	; (8005304 <HAL_DMA_IRQHandler+0x1e0>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d048      	beq.n	800522a <HAL_DMA_IRQHandler+0x106>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a5a      	ldr	r2, [pc, #360]	; (8005308 <HAL_DMA_IRQHandler+0x1e4>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d040      	beq.n	8005224 <HAL_DMA_IRQHandler+0x100>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a59      	ldr	r2, [pc, #356]	; (800530c <HAL_DMA_IRQHandler+0x1e8>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d038      	beq.n	800521e <HAL_DMA_IRQHandler+0xfa>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a57      	ldr	r2, [pc, #348]	; (8005310 <HAL_DMA_IRQHandler+0x1ec>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d030      	beq.n	8005218 <HAL_DMA_IRQHandler+0xf4>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4a56      	ldr	r2, [pc, #344]	; (8005314 <HAL_DMA_IRQHandler+0x1f0>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d028      	beq.n	8005212 <HAL_DMA_IRQHandler+0xee>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a4d      	ldr	r2, [pc, #308]	; (80052fc <HAL_DMA_IRQHandler+0x1d8>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d020      	beq.n	800520c <HAL_DMA_IRQHandler+0xe8>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4a52      	ldr	r2, [pc, #328]	; (8005318 <HAL_DMA_IRQHandler+0x1f4>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d019      	beq.n	8005208 <HAL_DMA_IRQHandler+0xe4>
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a50      	ldr	r2, [pc, #320]	; (800531c <HAL_DMA_IRQHandler+0x1f8>)
 80051da:	4293      	cmp	r3, r2
 80051dc:	d012      	beq.n	8005204 <HAL_DMA_IRQHandler+0xe0>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	4a4f      	ldr	r2, [pc, #316]	; (8005320 <HAL_DMA_IRQHandler+0x1fc>)
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d00a      	beq.n	80051fe <HAL_DMA_IRQHandler+0xda>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a4d      	ldr	r2, [pc, #308]	; (8005324 <HAL_DMA_IRQHandler+0x200>)
 80051ee:	4293      	cmp	r3, r2
 80051f0:	d102      	bne.n	80051f8 <HAL_DMA_IRQHandler+0xd4>
 80051f2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80051f6:	e01b      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 80051f8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80051fc:	e018      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 80051fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005202:	e015      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 8005204:	2340      	movs	r3, #64	; 0x40
 8005206:	e013      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 8005208:	2304      	movs	r3, #4
 800520a:	e011      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 800520c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005210:	e00e      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 8005212:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005216:	e00b      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 8005218:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800521c:	e008      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 800521e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8005222:	e005      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 8005224:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005228:	e002      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 800522a:	2340      	movs	r3, #64	; 0x40
 800522c:	e000      	b.n	8005230 <HAL_DMA_IRQHandler+0x10c>
 800522e:	2304      	movs	r3, #4
 8005230:	4a3d      	ldr	r2, [pc, #244]	; (8005328 <HAL_DMA_IRQHandler+0x204>)
 8005232:	6053      	str	r3, [r2, #4]
 8005234:	e057      	b.n	80052e6 <HAL_DMA_IRQHandler+0x1c2>
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a31      	ldr	r2, [pc, #196]	; (8005300 <HAL_DMA_IRQHandler+0x1dc>)
 800523c:	4293      	cmp	r3, r2
 800523e:	d04f      	beq.n	80052e0 <HAL_DMA_IRQHandler+0x1bc>
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	4a2f      	ldr	r2, [pc, #188]	; (8005304 <HAL_DMA_IRQHandler+0x1e0>)
 8005246:	4293      	cmp	r3, r2
 8005248:	d048      	beq.n	80052dc <HAL_DMA_IRQHandler+0x1b8>
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a2e      	ldr	r2, [pc, #184]	; (8005308 <HAL_DMA_IRQHandler+0x1e4>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d040      	beq.n	80052d6 <HAL_DMA_IRQHandler+0x1b2>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a2c      	ldr	r2, [pc, #176]	; (800530c <HAL_DMA_IRQHandler+0x1e8>)
 800525a:	4293      	cmp	r3, r2
 800525c:	d038      	beq.n	80052d0 <HAL_DMA_IRQHandler+0x1ac>
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a2b      	ldr	r2, [pc, #172]	; (8005310 <HAL_DMA_IRQHandler+0x1ec>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d030      	beq.n	80052ca <HAL_DMA_IRQHandler+0x1a6>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a29      	ldr	r2, [pc, #164]	; (8005314 <HAL_DMA_IRQHandler+0x1f0>)
 800526e:	4293      	cmp	r3, r2
 8005270:	d028      	beq.n	80052c4 <HAL_DMA_IRQHandler+0x1a0>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a21      	ldr	r2, [pc, #132]	; (80052fc <HAL_DMA_IRQHandler+0x1d8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d020      	beq.n	80052be <HAL_DMA_IRQHandler+0x19a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a25      	ldr	r2, [pc, #148]	; (8005318 <HAL_DMA_IRQHandler+0x1f4>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d019      	beq.n	80052ba <HAL_DMA_IRQHandler+0x196>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	4a24      	ldr	r2, [pc, #144]	; (800531c <HAL_DMA_IRQHandler+0x1f8>)
 800528c:	4293      	cmp	r3, r2
 800528e:	d012      	beq.n	80052b6 <HAL_DMA_IRQHandler+0x192>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	4a22      	ldr	r2, [pc, #136]	; (8005320 <HAL_DMA_IRQHandler+0x1fc>)
 8005296:	4293      	cmp	r3, r2
 8005298:	d00a      	beq.n	80052b0 <HAL_DMA_IRQHandler+0x18c>
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	4a21      	ldr	r2, [pc, #132]	; (8005324 <HAL_DMA_IRQHandler+0x200>)
 80052a0:	4293      	cmp	r3, r2
 80052a2:	d102      	bne.n	80052aa <HAL_DMA_IRQHandler+0x186>
 80052a4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052a8:	e01b      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052aa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80052ae:	e018      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052b4:	e015      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052b6:	2340      	movs	r3, #64	; 0x40
 80052b8:	e013      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052ba:	2304      	movs	r3, #4
 80052bc:	e011      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052be:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80052c2:	e00e      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052c4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80052c8:	e00b      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052ca:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80052ce:	e008      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052d0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80052d4:	e005      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80052da:	e002      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052dc:	2340      	movs	r3, #64	; 0x40
 80052de:	e000      	b.n	80052e2 <HAL_DMA_IRQHandler+0x1be>
 80052e0:	2304      	movs	r3, #4
 80052e2:	4a12      	ldr	r2, [pc, #72]	; (800532c <HAL_DMA_IRQHandler+0x208>)
 80052e4:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	f000 8136 	beq.w	800555c <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052f4:	6878      	ldr	r0, [r7, #4]
 80052f6:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80052f8:	e130      	b.n	800555c <HAL_DMA_IRQHandler+0x438>
 80052fa:	bf00      	nop
 80052fc:	40020080 	.word	0x40020080
 8005300:	40020008 	.word	0x40020008
 8005304:	4002001c 	.word	0x4002001c
 8005308:	40020030 	.word	0x40020030
 800530c:	40020044 	.word	0x40020044
 8005310:	40020058 	.word	0x40020058
 8005314:	4002006c 	.word	0x4002006c
 8005318:	40020408 	.word	0x40020408
 800531c:	4002041c 	.word	0x4002041c
 8005320:	40020430 	.word	0x40020430
 8005324:	40020444 	.word	0x40020444
 8005328:	40020400 	.word	0x40020400
 800532c:	40020000 	.word	0x40020000
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	2202      	movs	r2, #2
 8005336:	409a      	lsls	r2, r3
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	4013      	ands	r3, r2
 800533c:	2b00      	cmp	r3, #0
 800533e:	f000 80dd 	beq.w	80054fc <HAL_DMA_IRQHandler+0x3d8>
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	f003 0302 	and.w	r3, r3, #2
 8005348:	2b00      	cmp	r3, #0
 800534a:	f000 80d7 	beq.w	80054fc <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0320 	and.w	r3, r3, #32
 8005358:	2b00      	cmp	r3, #0
 800535a:	d10b      	bne.n	8005374 <HAL_DMA_IRQHandler+0x250>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	681a      	ldr	r2, [r3, #0]
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f022 020a 	bic.w	r2, r2, #10
 800536a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	2201      	movs	r2, #1
 8005370:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	461a      	mov	r2, r3
 800537a:	4b7b      	ldr	r3, [pc, #492]	; (8005568 <HAL_DMA_IRQHandler+0x444>)
 800537c:	429a      	cmp	r2, r3
 800537e:	d958      	bls.n	8005432 <HAL_DMA_IRQHandler+0x30e>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a79      	ldr	r2, [pc, #484]	; (800556c <HAL_DMA_IRQHandler+0x448>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d04f      	beq.n	800542a <HAL_DMA_IRQHandler+0x306>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a78      	ldr	r2, [pc, #480]	; (8005570 <HAL_DMA_IRQHandler+0x44c>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d048      	beq.n	8005426 <HAL_DMA_IRQHandler+0x302>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a76      	ldr	r2, [pc, #472]	; (8005574 <HAL_DMA_IRQHandler+0x450>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d040      	beq.n	8005420 <HAL_DMA_IRQHandler+0x2fc>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a75      	ldr	r2, [pc, #468]	; (8005578 <HAL_DMA_IRQHandler+0x454>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d038      	beq.n	800541a <HAL_DMA_IRQHandler+0x2f6>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a73      	ldr	r2, [pc, #460]	; (800557c <HAL_DMA_IRQHandler+0x458>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d030      	beq.n	8005414 <HAL_DMA_IRQHandler+0x2f0>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a72      	ldr	r2, [pc, #456]	; (8005580 <HAL_DMA_IRQHandler+0x45c>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d028      	beq.n	800540e <HAL_DMA_IRQHandler+0x2ea>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	4a69      	ldr	r2, [pc, #420]	; (8005568 <HAL_DMA_IRQHandler+0x444>)
 80053c2:	4293      	cmp	r3, r2
 80053c4:	d020      	beq.n	8005408 <HAL_DMA_IRQHandler+0x2e4>
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a6e      	ldr	r2, [pc, #440]	; (8005584 <HAL_DMA_IRQHandler+0x460>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d019      	beq.n	8005404 <HAL_DMA_IRQHandler+0x2e0>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a6c      	ldr	r2, [pc, #432]	; (8005588 <HAL_DMA_IRQHandler+0x464>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d012      	beq.n	8005400 <HAL_DMA_IRQHandler+0x2dc>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a6b      	ldr	r2, [pc, #428]	; (800558c <HAL_DMA_IRQHandler+0x468>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d00a      	beq.n	80053fa <HAL_DMA_IRQHandler+0x2d6>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a69      	ldr	r2, [pc, #420]	; (8005590 <HAL_DMA_IRQHandler+0x46c>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d102      	bne.n	80053f4 <HAL_DMA_IRQHandler+0x2d0>
 80053ee:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80053f2:	e01b      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 80053f4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80053f8:	e018      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 80053fa:	f44f 7300 	mov.w	r3, #512	; 0x200
 80053fe:	e015      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005400:	2320      	movs	r3, #32
 8005402:	e013      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005404:	2302      	movs	r3, #2
 8005406:	e011      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005408:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800540c:	e00e      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 800540e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005412:	e00b      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005414:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005418:	e008      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 800541a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800541e:	e005      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005420:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005424:	e002      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 8005426:	2320      	movs	r3, #32
 8005428:	e000      	b.n	800542c <HAL_DMA_IRQHandler+0x308>
 800542a:	2302      	movs	r3, #2
 800542c:	4a59      	ldr	r2, [pc, #356]	; (8005594 <HAL_DMA_IRQHandler+0x470>)
 800542e:	6053      	str	r3, [r2, #4]
 8005430:	e057      	b.n	80054e2 <HAL_DMA_IRQHandler+0x3be>
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	4a4d      	ldr	r2, [pc, #308]	; (800556c <HAL_DMA_IRQHandler+0x448>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d04f      	beq.n	80054dc <HAL_DMA_IRQHandler+0x3b8>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a4b      	ldr	r2, [pc, #300]	; (8005570 <HAL_DMA_IRQHandler+0x44c>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d048      	beq.n	80054d8 <HAL_DMA_IRQHandler+0x3b4>
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	4a4a      	ldr	r2, [pc, #296]	; (8005574 <HAL_DMA_IRQHandler+0x450>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d040      	beq.n	80054d2 <HAL_DMA_IRQHandler+0x3ae>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a48      	ldr	r2, [pc, #288]	; (8005578 <HAL_DMA_IRQHandler+0x454>)
 8005456:	4293      	cmp	r3, r2
 8005458:	d038      	beq.n	80054cc <HAL_DMA_IRQHandler+0x3a8>
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	4a47      	ldr	r2, [pc, #284]	; (800557c <HAL_DMA_IRQHandler+0x458>)
 8005460:	4293      	cmp	r3, r2
 8005462:	d030      	beq.n	80054c6 <HAL_DMA_IRQHandler+0x3a2>
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4a45      	ldr	r2, [pc, #276]	; (8005580 <HAL_DMA_IRQHandler+0x45c>)
 800546a:	4293      	cmp	r3, r2
 800546c:	d028      	beq.n	80054c0 <HAL_DMA_IRQHandler+0x39c>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	4a3d      	ldr	r2, [pc, #244]	; (8005568 <HAL_DMA_IRQHandler+0x444>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d020      	beq.n	80054ba <HAL_DMA_IRQHandler+0x396>
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a41      	ldr	r2, [pc, #260]	; (8005584 <HAL_DMA_IRQHandler+0x460>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d019      	beq.n	80054b6 <HAL_DMA_IRQHandler+0x392>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a40      	ldr	r2, [pc, #256]	; (8005588 <HAL_DMA_IRQHandler+0x464>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d012      	beq.n	80054b2 <HAL_DMA_IRQHandler+0x38e>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a3e      	ldr	r2, [pc, #248]	; (800558c <HAL_DMA_IRQHandler+0x468>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d00a      	beq.n	80054ac <HAL_DMA_IRQHandler+0x388>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a3d      	ldr	r2, [pc, #244]	; (8005590 <HAL_DMA_IRQHandler+0x46c>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d102      	bne.n	80054a6 <HAL_DMA_IRQHandler+0x382>
 80054a0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80054a4:	e01b      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054a6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054aa:	e018      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054b0:	e015      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054b2:	2320      	movs	r3, #32
 80054b4:	e013      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054b6:	2302      	movs	r3, #2
 80054b8:	e011      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054be:	e00e      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054c0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80054c4:	e00b      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054c6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80054ca:	e008      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80054d0:	e005      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80054d6:	e002      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054d8:	2320      	movs	r3, #32
 80054da:	e000      	b.n	80054de <HAL_DMA_IRQHandler+0x3ba>
 80054dc:	2302      	movs	r3, #2
 80054de:	4a2e      	ldr	r2, [pc, #184]	; (8005598 <HAL_DMA_IRQHandler+0x474>)
 80054e0:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d034      	beq.n	800555c <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054f6:	6878      	ldr	r0, [r7, #4]
 80054f8:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80054fa:	e02f      	b.n	800555c <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005500:	2208      	movs	r2, #8
 8005502:	409a      	lsls	r2, r3
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	4013      	ands	r3, r2
 8005508:	2b00      	cmp	r3, #0
 800550a:	d028      	beq.n	800555e <HAL_DMA_IRQHandler+0x43a>
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	f003 0308 	and.w	r3, r3, #8
 8005512:	2b00      	cmp	r3, #0
 8005514:	d023      	beq.n	800555e <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f022 020e 	bic.w	r2, r2, #14
 8005524:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552e:	2101      	movs	r1, #1
 8005530:	fa01 f202 	lsl.w	r2, r1, r2
 8005534:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2201      	movs	r2, #1
 800553a:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005550:	2b00      	cmp	r3, #0
 8005552:	d004      	beq.n	800555e <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	4798      	blx	r3
    }
  }
  return;
 800555c:	bf00      	nop
 800555e:	bf00      	nop
}
 8005560:	3710      	adds	r7, #16
 8005562:	46bd      	mov	sp, r7
 8005564:	bd80      	pop	{r7, pc}
 8005566:	bf00      	nop
 8005568:	40020080 	.word	0x40020080
 800556c:	40020008 	.word	0x40020008
 8005570:	4002001c 	.word	0x4002001c
 8005574:	40020030 	.word	0x40020030
 8005578:	40020044 	.word	0x40020044
 800557c:	40020058 	.word	0x40020058
 8005580:	4002006c 	.word	0x4002006c
 8005584:	40020408 	.word	0x40020408
 8005588:	4002041c 	.word	0x4002041c
 800558c:	40020430 	.word	0x40020430
 8005590:	40020444 	.word	0x40020444
 8005594:	40020400 	.word	0x40020400
 8005598:	40020000 	.word	0x40020000

0800559c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800559c:	b480      	push	{r7}
 800559e:	b085      	sub	sp, #20
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
 80055a8:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80055b2:	2101      	movs	r1, #1
 80055b4:	fa01 f202 	lsl.w	r2, r1, r2
 80055b8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	683a      	ldr	r2, [r7, #0]
 80055c0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	2b10      	cmp	r3, #16
 80055c8:	d108      	bne.n	80055dc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68ba      	ldr	r2, [r7, #8]
 80055d8:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80055da:	e007      	b.n	80055ec <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	687a      	ldr	r2, [r7, #4]
 80055ea:	60da      	str	r2, [r3, #12]
}
 80055ec:	bf00      	nop
 80055ee:	3714      	adds	r7, #20
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bc80      	pop	{r7}
 80055f4:	4770      	bx	lr
	...

080055f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b08b      	sub	sp, #44	; 0x2c
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005602:	2300      	movs	r3, #0
 8005604:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005606:	2300      	movs	r3, #0
 8005608:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800560a:	e179      	b.n	8005900 <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800560c:	2201      	movs	r2, #1
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	fa02 f303 	lsl.w	r3, r2, r3
 8005614:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005616:	683b      	ldr	r3, [r7, #0]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	69fa      	ldr	r2, [r7, #28]
 800561c:	4013      	ands	r3, r2
 800561e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8005620:	69ba      	ldr	r2, [r7, #24]
 8005622:	69fb      	ldr	r3, [r7, #28]
 8005624:	429a      	cmp	r2, r3
 8005626:	f040 8168 	bne.w	80058fa <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	685b      	ldr	r3, [r3, #4]
 800562e:	4a96      	ldr	r2, [pc, #600]	; (8005888 <HAL_GPIO_Init+0x290>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d05e      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005634:	4a94      	ldr	r2, [pc, #592]	; (8005888 <HAL_GPIO_Init+0x290>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d875      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800563a:	4a94      	ldr	r2, [pc, #592]	; (800588c <HAL_GPIO_Init+0x294>)
 800563c:	4293      	cmp	r3, r2
 800563e:	d058      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005640:	4a92      	ldr	r2, [pc, #584]	; (800588c <HAL_GPIO_Init+0x294>)
 8005642:	4293      	cmp	r3, r2
 8005644:	d86f      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005646:	4a92      	ldr	r2, [pc, #584]	; (8005890 <HAL_GPIO_Init+0x298>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d052      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 800564c:	4a90      	ldr	r2, [pc, #576]	; (8005890 <HAL_GPIO_Init+0x298>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d869      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005652:	4a90      	ldr	r2, [pc, #576]	; (8005894 <HAL_GPIO_Init+0x29c>)
 8005654:	4293      	cmp	r3, r2
 8005656:	d04c      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005658:	4a8e      	ldr	r2, [pc, #568]	; (8005894 <HAL_GPIO_Init+0x29c>)
 800565a:	4293      	cmp	r3, r2
 800565c:	d863      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800565e:	4a8e      	ldr	r2, [pc, #568]	; (8005898 <HAL_GPIO_Init+0x2a0>)
 8005660:	4293      	cmp	r3, r2
 8005662:	d046      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
 8005664:	4a8c      	ldr	r2, [pc, #560]	; (8005898 <HAL_GPIO_Init+0x2a0>)
 8005666:	4293      	cmp	r3, r2
 8005668:	d85d      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 800566a:	2b12      	cmp	r3, #18
 800566c:	d82a      	bhi.n	80056c4 <HAL_GPIO_Init+0xcc>
 800566e:	2b12      	cmp	r3, #18
 8005670:	d859      	bhi.n	8005726 <HAL_GPIO_Init+0x12e>
 8005672:	a201      	add	r2, pc, #4	; (adr r2, 8005678 <HAL_GPIO_Init+0x80>)
 8005674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005678:	080056f3 	.word	0x080056f3
 800567c:	080056cd 	.word	0x080056cd
 8005680:	080056df 	.word	0x080056df
 8005684:	08005721 	.word	0x08005721
 8005688:	08005727 	.word	0x08005727
 800568c:	08005727 	.word	0x08005727
 8005690:	08005727 	.word	0x08005727
 8005694:	08005727 	.word	0x08005727
 8005698:	08005727 	.word	0x08005727
 800569c:	08005727 	.word	0x08005727
 80056a0:	08005727 	.word	0x08005727
 80056a4:	08005727 	.word	0x08005727
 80056a8:	08005727 	.word	0x08005727
 80056ac:	08005727 	.word	0x08005727
 80056b0:	08005727 	.word	0x08005727
 80056b4:	08005727 	.word	0x08005727
 80056b8:	08005727 	.word	0x08005727
 80056bc:	080056d5 	.word	0x080056d5
 80056c0:	080056e9 	.word	0x080056e9
 80056c4:	4a75      	ldr	r2, [pc, #468]	; (800589c <HAL_GPIO_Init+0x2a4>)
 80056c6:	4293      	cmp	r3, r2
 80056c8:	d013      	beq.n	80056f2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80056ca:	e02c      	b.n	8005726 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	623b      	str	r3, [r7, #32]
          break;
 80056d2:	e029      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	68db      	ldr	r3, [r3, #12]
 80056d8:	3304      	adds	r3, #4
 80056da:	623b      	str	r3, [r7, #32]
          break;
 80056dc:	e024      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	3308      	adds	r3, #8
 80056e4:	623b      	str	r3, [r7, #32]
          break;
 80056e6:	e01f      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	330c      	adds	r3, #12
 80056ee:	623b      	str	r3, [r7, #32]
          break;
 80056f0:	e01a      	b.n	8005728 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	689b      	ldr	r3, [r3, #8]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d102      	bne.n	8005700 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80056fa:	2304      	movs	r3, #4
 80056fc:	623b      	str	r3, [r7, #32]
          break;
 80056fe:	e013      	b.n	8005728 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	689b      	ldr	r3, [r3, #8]
 8005704:	2b01      	cmp	r3, #1
 8005706:	d105      	bne.n	8005714 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005708:	2308      	movs	r3, #8
 800570a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69fa      	ldr	r2, [r7, #28]
 8005710:	611a      	str	r2, [r3, #16]
          break;
 8005712:	e009      	b.n	8005728 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005714:	2308      	movs	r3, #8
 8005716:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	69fa      	ldr	r2, [r7, #28]
 800571c:	615a      	str	r2, [r3, #20]
          break;
 800571e:	e003      	b.n	8005728 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005720:	2300      	movs	r3, #0
 8005722:	623b      	str	r3, [r7, #32]
          break;
 8005724:	e000      	b.n	8005728 <HAL_GPIO_Init+0x130>
          break;
 8005726:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005728:	69bb      	ldr	r3, [r7, #24]
 800572a:	2bff      	cmp	r3, #255	; 0xff
 800572c:	d801      	bhi.n	8005732 <HAL_GPIO_Init+0x13a>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	e001      	b.n	8005736 <HAL_GPIO_Init+0x13e>
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	3304      	adds	r3, #4
 8005736:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005738:	69bb      	ldr	r3, [r7, #24]
 800573a:	2bff      	cmp	r3, #255	; 0xff
 800573c:	d802      	bhi.n	8005744 <HAL_GPIO_Init+0x14c>
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	e002      	b.n	800574a <HAL_GPIO_Init+0x152>
 8005744:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005746:	3b08      	subs	r3, #8
 8005748:	009b      	lsls	r3, r3, #2
 800574a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	681a      	ldr	r2, [r3, #0]
 8005750:	210f      	movs	r1, #15
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	fa01 f303 	lsl.w	r3, r1, r3
 8005758:	43db      	mvns	r3, r3
 800575a:	401a      	ands	r2, r3
 800575c:	6a39      	ldr	r1, [r7, #32]
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	fa01 f303 	lsl.w	r3, r1, r3
 8005764:	431a      	orrs	r2, r3
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	685b      	ldr	r3, [r3, #4]
 800576e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005772:	2b00      	cmp	r3, #0
 8005774:	f000 80c1 	beq.w	80058fa <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005778:	4b49      	ldr	r3, [pc, #292]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	4a48      	ldr	r2, [pc, #288]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 800577e:	f043 0301 	orr.w	r3, r3, #1
 8005782:	6193      	str	r3, [r2, #24]
 8005784:	4b46      	ldr	r3, [pc, #280]	; (80058a0 <HAL_GPIO_Init+0x2a8>)
 8005786:	699b      	ldr	r3, [r3, #24]
 8005788:	f003 0301 	and.w	r3, r3, #1
 800578c:	60bb      	str	r3, [r7, #8]
 800578e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005790:	4a44      	ldr	r2, [pc, #272]	; (80058a4 <HAL_GPIO_Init+0x2ac>)
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	089b      	lsrs	r3, r3, #2
 8005796:	3302      	adds	r3, #2
 8005798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800579c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800579e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057a0:	f003 0303 	and.w	r3, r3, #3
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	220f      	movs	r2, #15
 80057a8:	fa02 f303 	lsl.w	r3, r2, r3
 80057ac:	43db      	mvns	r3, r3
 80057ae:	68fa      	ldr	r2, [r7, #12]
 80057b0:	4013      	ands	r3, r2
 80057b2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	4a3c      	ldr	r2, [pc, #240]	; (80058a8 <HAL_GPIO_Init+0x2b0>)
 80057b8:	4293      	cmp	r3, r2
 80057ba:	d01f      	beq.n	80057fc <HAL_GPIO_Init+0x204>
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	4a3b      	ldr	r2, [pc, #236]	; (80058ac <HAL_GPIO_Init+0x2b4>)
 80057c0:	4293      	cmp	r3, r2
 80057c2:	d019      	beq.n	80057f8 <HAL_GPIO_Init+0x200>
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	4a3a      	ldr	r2, [pc, #232]	; (80058b0 <HAL_GPIO_Init+0x2b8>)
 80057c8:	4293      	cmp	r3, r2
 80057ca:	d013      	beq.n	80057f4 <HAL_GPIO_Init+0x1fc>
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4a39      	ldr	r2, [pc, #228]	; (80058b4 <HAL_GPIO_Init+0x2bc>)
 80057d0:	4293      	cmp	r3, r2
 80057d2:	d00d      	beq.n	80057f0 <HAL_GPIO_Init+0x1f8>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a38      	ldr	r2, [pc, #224]	; (80058b8 <HAL_GPIO_Init+0x2c0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d007      	beq.n	80057ec <HAL_GPIO_Init+0x1f4>
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	4a37      	ldr	r2, [pc, #220]	; (80058bc <HAL_GPIO_Init+0x2c4>)
 80057e0:	4293      	cmp	r3, r2
 80057e2:	d101      	bne.n	80057e8 <HAL_GPIO_Init+0x1f0>
 80057e4:	2305      	movs	r3, #5
 80057e6:	e00a      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057e8:	2306      	movs	r3, #6
 80057ea:	e008      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057ec:	2304      	movs	r3, #4
 80057ee:	e006      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f0:	2303      	movs	r3, #3
 80057f2:	e004      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e002      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <HAL_GPIO_Init+0x206>
 80057fc:	2300      	movs	r3, #0
 80057fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005800:	f002 0203 	and.w	r2, r2, #3
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	4093      	lsls	r3, r2
 8005808:	68fa      	ldr	r2, [r7, #12]
 800580a:	4313      	orrs	r3, r2
 800580c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800580e:	4925      	ldr	r1, [pc, #148]	; (80058a4 <HAL_GPIO_Init+0x2ac>)
 8005810:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	3302      	adds	r3, #2
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800581c:	683b      	ldr	r3, [r7, #0]
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005824:	2b00      	cmp	r3, #0
 8005826:	d006      	beq.n	8005836 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005828:	4b25      	ldr	r3, [pc, #148]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	4924      	ldr	r1, [pc, #144]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	4313      	orrs	r3, r2
 8005832:	600b      	str	r3, [r1, #0]
 8005834:	e006      	b.n	8005844 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005836:	4b22      	ldr	r3, [pc, #136]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	69bb      	ldr	r3, [r7, #24]
 800583c:	43db      	mvns	r3, r3
 800583e:	4920      	ldr	r1, [pc, #128]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005840:	4013      	ands	r3, r2
 8005842:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800584c:	2b00      	cmp	r3, #0
 800584e:	d006      	beq.n	800585e <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005850:	4b1b      	ldr	r3, [pc, #108]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005852:	685a      	ldr	r2, [r3, #4]
 8005854:	491a      	ldr	r1, [pc, #104]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005856:	69bb      	ldr	r3, [r7, #24]
 8005858:	4313      	orrs	r3, r2
 800585a:	604b      	str	r3, [r1, #4]
 800585c:	e006      	b.n	800586c <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800585e:	4b18      	ldr	r3, [pc, #96]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005860:	685a      	ldr	r2, [r3, #4]
 8005862:	69bb      	ldr	r3, [r7, #24]
 8005864:	43db      	mvns	r3, r3
 8005866:	4916      	ldr	r1, [pc, #88]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 8005868:	4013      	ands	r3, r2
 800586a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800586c:	683b      	ldr	r3, [r7, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005874:	2b00      	cmp	r3, #0
 8005876:	d025      	beq.n	80058c4 <HAL_GPIO_Init+0x2cc>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005878:	4b11      	ldr	r3, [pc, #68]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800587a:	689a      	ldr	r2, [r3, #8]
 800587c:	4910      	ldr	r1, [pc, #64]	; (80058c0 <HAL_GPIO_Init+0x2c8>)
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	4313      	orrs	r3, r2
 8005882:	608b      	str	r3, [r1, #8]
 8005884:	e025      	b.n	80058d2 <HAL_GPIO_Init+0x2da>
 8005886:	bf00      	nop
 8005888:	10320000 	.word	0x10320000
 800588c:	10310000 	.word	0x10310000
 8005890:	10220000 	.word	0x10220000
 8005894:	10210000 	.word	0x10210000
 8005898:	10120000 	.word	0x10120000
 800589c:	10110000 	.word	0x10110000
 80058a0:	40021000 	.word	0x40021000
 80058a4:	40010000 	.word	0x40010000
 80058a8:	40010800 	.word	0x40010800
 80058ac:	40010c00 	.word	0x40010c00
 80058b0:	40011000 	.word	0x40011000
 80058b4:	40011400 	.word	0x40011400
 80058b8:	40011800 	.word	0x40011800
 80058bc:	40011c00 	.word	0x40011c00
 80058c0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80058c4:	4b15      	ldr	r3, [pc, #84]	; (800591c <HAL_GPIO_Init+0x324>)
 80058c6:	689a      	ldr	r2, [r3, #8]
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	43db      	mvns	r3, r3
 80058cc:	4913      	ldr	r1, [pc, #76]	; (800591c <HAL_GPIO_Init+0x324>)
 80058ce:	4013      	ands	r3, r2
 80058d0:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	685b      	ldr	r3, [r3, #4]
 80058d6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d006      	beq.n	80058ec <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80058de:	4b0f      	ldr	r3, [pc, #60]	; (800591c <HAL_GPIO_Init+0x324>)
 80058e0:	68da      	ldr	r2, [r3, #12]
 80058e2:	490e      	ldr	r1, [pc, #56]	; (800591c <HAL_GPIO_Init+0x324>)
 80058e4:	69bb      	ldr	r3, [r7, #24]
 80058e6:	4313      	orrs	r3, r2
 80058e8:	60cb      	str	r3, [r1, #12]
 80058ea:	e006      	b.n	80058fa <HAL_GPIO_Init+0x302>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80058ec:	4b0b      	ldr	r3, [pc, #44]	; (800591c <HAL_GPIO_Init+0x324>)
 80058ee:	68da      	ldr	r2, [r3, #12]
 80058f0:	69bb      	ldr	r3, [r7, #24]
 80058f2:	43db      	mvns	r3, r3
 80058f4:	4909      	ldr	r1, [pc, #36]	; (800591c <HAL_GPIO_Init+0x324>)
 80058f6:	4013      	ands	r3, r2
 80058f8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80058fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058fc:	3301      	adds	r3, #1
 80058fe:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005900:	683b      	ldr	r3, [r7, #0]
 8005902:	681a      	ldr	r2, [r3, #0]
 8005904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005906:	fa22 f303 	lsr.w	r3, r2, r3
 800590a:	2b00      	cmp	r3, #0
 800590c:	f47f ae7e 	bne.w	800560c <HAL_GPIO_Init+0x14>
  }
}
 8005910:	bf00      	nop
 8005912:	bf00      	nop
 8005914:	372c      	adds	r7, #44	; 0x2c
 8005916:	46bd      	mov	sp, r7
 8005918:	bc80      	pop	{r7}
 800591a:	4770      	bx	lr
 800591c:	40010400 	.word	0x40010400

08005920 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin: specifies the port bit to be written.
  *         This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005920:	b480      	push	{r7}
 8005922:	b089      	sub	sp, #36	; 0x24
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
 8005928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800592a:	2300      	movs	r3, #0
 800592c:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0u)
 800592e:	e0a6      	b.n	8005a7e <HAL_GPIO_DeInit+0x15e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8005930:	2201      	movs	r2, #1
 8005932:	69fb      	ldr	r3, [r7, #28]
 8005934:	fa02 f303 	lsl.w	r3, r2, r3
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	4013      	ands	r3, r2
 800593c:	61bb      	str	r3, [r7, #24]

    if (iocurrent)
 800593e:	69bb      	ldr	r3, [r7, #24]
 8005940:	2b00      	cmp	r3, #0
 8005942:	f000 8099 	beq.w	8005a78 <HAL_GPIO_DeInit+0x158>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = AFIO->EXTICR[position >> 2u];
 8005946:	4a54      	ldr	r2, [pc, #336]	; (8005a98 <HAL_GPIO_DeInit+0x178>)
 8005948:	69fb      	ldr	r3, [r7, #28]
 800594a:	089b      	lsrs	r3, r3, #2
 800594c:	3302      	adds	r3, #2
 800594e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005952:	617b      	str	r3, [r7, #20]
      tmp &= 0x0FuL << (4u * (position & 0x03u));
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	f003 0303 	and.w	r3, r3, #3
 800595a:	009b      	lsls	r3, r3, #2
 800595c:	220f      	movs	r2, #15
 800595e:	fa02 f303 	lsl.w	r3, r2, r3
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	4013      	ands	r3, r2
 8005966:	617b      	str	r3, [r7, #20]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	4a4c      	ldr	r2, [pc, #304]	; (8005a9c <HAL_GPIO_DeInit+0x17c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d01f      	beq.n	80059b0 <HAL_GPIO_DeInit+0x90>
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	4a4b      	ldr	r2, [pc, #300]	; (8005aa0 <HAL_GPIO_DeInit+0x180>)
 8005974:	4293      	cmp	r3, r2
 8005976:	d019      	beq.n	80059ac <HAL_GPIO_DeInit+0x8c>
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	4a4a      	ldr	r2, [pc, #296]	; (8005aa4 <HAL_GPIO_DeInit+0x184>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d013      	beq.n	80059a8 <HAL_GPIO_DeInit+0x88>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	4a49      	ldr	r2, [pc, #292]	; (8005aa8 <HAL_GPIO_DeInit+0x188>)
 8005984:	4293      	cmp	r3, r2
 8005986:	d00d      	beq.n	80059a4 <HAL_GPIO_DeInit+0x84>
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	4a48      	ldr	r2, [pc, #288]	; (8005aac <HAL_GPIO_DeInit+0x18c>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d007      	beq.n	80059a0 <HAL_GPIO_DeInit+0x80>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	4a47      	ldr	r2, [pc, #284]	; (8005ab0 <HAL_GPIO_DeInit+0x190>)
 8005994:	4293      	cmp	r3, r2
 8005996:	d101      	bne.n	800599c <HAL_GPIO_DeInit+0x7c>
 8005998:	2305      	movs	r3, #5
 800599a:	e00a      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 800599c:	2306      	movs	r3, #6
 800599e:	e008      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 80059a0:	2304      	movs	r3, #4
 80059a2:	e006      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 80059a4:	2303      	movs	r3, #3
 80059a6:	e004      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 80059a8:	2302      	movs	r3, #2
 80059aa:	e002      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 80059ac:	2301      	movs	r3, #1
 80059ae:	e000      	b.n	80059b2 <HAL_GPIO_DeInit+0x92>
 80059b0:	2300      	movs	r3, #0
 80059b2:	69fa      	ldr	r2, [r7, #28]
 80059b4:	f002 0203 	and.w	r2, r2, #3
 80059b8:	0092      	lsls	r2, r2, #2
 80059ba:	4093      	lsls	r3, r2
 80059bc:	697a      	ldr	r2, [r7, #20]
 80059be:	429a      	cmp	r2, r3
 80059c0:	d132      	bne.n	8005a28 <HAL_GPIO_DeInit+0x108>
      {
        tmp = 0x0FuL << (4u * (position & 0x03u));
 80059c2:	69fb      	ldr	r3, [r7, #28]
 80059c4:	f003 0303 	and.w	r3, r3, #3
 80059c8:	009b      	lsls	r3, r3, #2
 80059ca:	220f      	movs	r2, #15
 80059cc:	fa02 f303 	lsl.w	r3, r2, r3
 80059d0:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(AFIO->EXTICR[position >> 2u], tmp);
 80059d2:	4a31      	ldr	r2, [pc, #196]	; (8005a98 <HAL_GPIO_DeInit+0x178>)
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	089b      	lsrs	r3, r3, #2
 80059d8:	3302      	adds	r3, #2
 80059da:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80059de:	697b      	ldr	r3, [r7, #20]
 80059e0:	43da      	mvns	r2, r3
 80059e2:	482d      	ldr	r0, [pc, #180]	; (8005a98 <HAL_GPIO_DeInit+0x178>)
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	089b      	lsrs	r3, r3, #2
 80059e8:	400a      	ands	r2, r1
 80059ea:	3302      	adds	r3, #2
 80059ec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]

        /* Clear EXTI line configuration */
        CLEAR_BIT(EXTI->IMR, (uint32_t)iocurrent);
 80059f0:	4b30      	ldr	r3, [pc, #192]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 80059f2:	681a      	ldr	r2, [r3, #0]
 80059f4:	69bb      	ldr	r3, [r7, #24]
 80059f6:	43db      	mvns	r3, r3
 80059f8:	492e      	ldr	r1, [pc, #184]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 80059fa:	4013      	ands	r3, r2
 80059fc:	600b      	str	r3, [r1, #0]
        CLEAR_BIT(EXTI->EMR, (uint32_t)iocurrent);
 80059fe:	4b2d      	ldr	r3, [pc, #180]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	69bb      	ldr	r3, [r7, #24]
 8005a04:	43db      	mvns	r3, r3
 8005a06:	492b      	ldr	r1, [pc, #172]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a08:	4013      	ands	r3, r2
 8005a0a:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        CLEAR_BIT(EXTI->RTSR, (uint32_t)iocurrent);
 8005a0c:	4b29      	ldr	r3, [pc, #164]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a0e:	689a      	ldr	r2, [r3, #8]
 8005a10:	69bb      	ldr	r3, [r7, #24]
 8005a12:	43db      	mvns	r3, r3
 8005a14:	4927      	ldr	r1, [pc, #156]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a16:	4013      	ands	r3, r2
 8005a18:	608b      	str	r3, [r1, #8]
        CLEAR_BIT(EXTI->FTSR, (uint32_t)iocurrent);
 8005a1a:	4b26      	ldr	r3, [pc, #152]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	69bb      	ldr	r3, [r7, #24]
 8005a20:	43db      	mvns	r3, r3
 8005a22:	4924      	ldr	r1, [pc, #144]	; (8005ab4 <HAL_GPIO_DeInit+0x194>)
 8005a24:	4013      	ands	r3, r2
 8005a26:	60cb      	str	r3, [r1, #12]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register */
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005a28:	69bb      	ldr	r3, [r7, #24]
 8005a2a:	2bff      	cmp	r3, #255	; 0xff
 8005a2c:	d801      	bhi.n	8005a32 <HAL_GPIO_DeInit+0x112>
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	e001      	b.n	8005a36 <HAL_GPIO_DeInit+0x116>
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	3304      	adds	r3, #4
 8005a36:	613b      	str	r3, [r7, #16]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005a38:	69bb      	ldr	r3, [r7, #24]
 8005a3a:	2bff      	cmp	r3, #255	; 0xff
 8005a3c:	d802      	bhi.n	8005a44 <HAL_GPIO_DeInit+0x124>
 8005a3e:	69fb      	ldr	r3, [r7, #28]
 8005a40:	009b      	lsls	r3, r3, #2
 8005a42:	e002      	b.n	8005a4a <HAL_GPIO_DeInit+0x12a>
 8005a44:	69fb      	ldr	r3, [r7, #28]
 8005a46:	3b08      	subs	r3, #8
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	60fb      	str	r3, [r7, #12]

      /* CRL/CRH default value is floating input(0x04) shifted to correct position */
      MODIFY_REG(*configregister, ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), GPIO_CRL_CNF0_0 << registeroffset);
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	681a      	ldr	r2, [r3, #0]
 8005a50:	210f      	movs	r1, #15
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	fa01 f303 	lsl.w	r3, r1, r3
 8005a58:	43db      	mvns	r3, r3
 8005a5a:	401a      	ands	r2, r3
 8005a5c:	2104      	movs	r1, #4
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	fa01 f303 	lsl.w	r3, r1, r3
 8005a64:	431a      	orrs	r2, r3
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	601a      	str	r2, [r3, #0]

      /* ODR default value is 0 */
      CLEAR_BIT(GPIOx->ODR, iocurrent);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68da      	ldr	r2, [r3, #12]
 8005a6e:	69bb      	ldr	r3, [r7, #24]
 8005a70:	43db      	mvns	r3, r3
 8005a72:	401a      	ands	r2, r3
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005a78:	69fb      	ldr	r3, [r7, #28]
 8005a7a:	3301      	adds	r3, #1
 8005a7c:	61fb      	str	r3, [r7, #28]
  while ((GPIO_Pin >> position) != 0u)
 8005a7e:	683a      	ldr	r2, [r7, #0]
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	fa22 f303 	lsr.w	r3, r2, r3
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f47f af52 	bne.w	8005930 <HAL_GPIO_DeInit+0x10>
  }
}
 8005a8c:	bf00      	nop
 8005a8e:	bf00      	nop
 8005a90:	3724      	adds	r7, #36	; 0x24
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bc80      	pop	{r7}
 8005a96:	4770      	bx	lr
 8005a98:	40010000 	.word	0x40010000
 8005a9c:	40010800 	.word	0x40010800
 8005aa0:	40010c00 	.word	0x40010c00
 8005aa4:	40011000 	.word	0x40011000
 8005aa8:	40011400 	.word	0x40011400
 8005aac:	40011800 	.word	0x40011800
 8005ab0:	40011c00 	.word	0x40011c00
 8005ab4:	40010400 	.word	0x40010400

08005ab8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	807b      	strh	r3, [r7, #2]
 8005ac4:	4613      	mov	r3, r2
 8005ac6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005ac8:	787b      	ldrb	r3, [r7, #1]
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d003      	beq.n	8005ad6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ace:	887a      	ldrh	r2, [r7, #2]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005ad4:	e003      	b.n	8005ade <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005ad6:	887b      	ldrh	r3, [r7, #2]
 8005ad8:	041a      	lsls	r2, r3, #16
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	611a      	str	r2, [r3, #16]
}
 8005ade:	bf00      	nop
 8005ae0:	370c      	adds	r7, #12
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bc80      	pop	{r7}
 8005ae6:	4770      	bx	lr

08005ae8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005ae8:	b480      	push	{r7}
 8005aea:	b085      	sub	sp, #20
 8005aec:	af00      	add	r7, sp, #0
 8005aee:	6078      	str	r0, [r7, #4]
 8005af0:	460b      	mov	r3, r1
 8005af2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	68db      	ldr	r3, [r3, #12]
 8005af8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005afa:	887a      	ldrh	r2, [r7, #2]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	4013      	ands	r3, r2
 8005b00:	041a      	lsls	r2, r3, #16
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	43d9      	mvns	r1, r3
 8005b06:	887b      	ldrh	r3, [r7, #2]
 8005b08:	400b      	ands	r3, r1
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	611a      	str	r2, [r3, #16]
}
 8005b10:	bf00      	nop
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	bc80      	pop	{r7}
 8005b18:	4770      	bx	lr
	...

08005b1c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b082      	sub	sp, #8
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	4603      	mov	r3, r0
 8005b24:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005b26:	4b08      	ldr	r3, [pc, #32]	; (8005b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b28:	695a      	ldr	r2, [r3, #20]
 8005b2a:	88fb      	ldrh	r3, [r7, #6]
 8005b2c:	4013      	ands	r3, r2
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d006      	beq.n	8005b40 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005b32:	4a05      	ldr	r2, [pc, #20]	; (8005b48 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005b34:	88fb      	ldrh	r3, [r7, #6]
 8005b36:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005b38:	88fb      	ldrh	r3, [r7, #6]
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	f7fd fb88 	bl	8003250 <HAL_GPIO_EXTI_Callback>
  }
}
 8005b40:	bf00      	nop
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}
 8005b48:	40010400 	.word	0x40010400

08005b4c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b084      	sub	sp, #16
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d101      	bne.n	8005b5e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	e12b      	b.n	8005db6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b64:	b2db      	uxtb	r3, r3
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d106      	bne.n	8005b78 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2200      	movs	r2, #0
 8005b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005b72:	6878      	ldr	r0, [r7, #4]
 8005b74:	f7fc ff5e 	bl	8002a34 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	2224      	movs	r2, #36	; 0x24
 8005b7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	681a      	ldr	r2, [r3, #0]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f022 0201 	bic.w	r2, r2, #1
 8005b8e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005b9e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005bae:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005bb0:	f001 fcce 	bl	8007550 <HAL_RCC_GetPCLK1Freq>
 8005bb4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	4a81      	ldr	r2, [pc, #516]	; (8005dc0 <HAL_I2C_Init+0x274>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d807      	bhi.n	8005bd0 <HAL_I2C_Init+0x84>
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	4a80      	ldr	r2, [pc, #512]	; (8005dc4 <HAL_I2C_Init+0x278>)
 8005bc4:	4293      	cmp	r3, r2
 8005bc6:	bf94      	ite	ls
 8005bc8:	2301      	movls	r3, #1
 8005bca:	2300      	movhi	r3, #0
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	e006      	b.n	8005bde <HAL_I2C_Init+0x92>
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	4a7d      	ldr	r2, [pc, #500]	; (8005dc8 <HAL_I2C_Init+0x27c>)
 8005bd4:	4293      	cmp	r3, r2
 8005bd6:	bf94      	ite	ls
 8005bd8:	2301      	movls	r3, #1
 8005bda:	2300      	movhi	r3, #0
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d001      	beq.n	8005be6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005be2:	2301      	movs	r3, #1
 8005be4:	e0e7      	b.n	8005db6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	4a78      	ldr	r2, [pc, #480]	; (8005dcc <HAL_I2C_Init+0x280>)
 8005bea:	fba2 2303 	umull	r2, r3, r2, r3
 8005bee:	0c9b      	lsrs	r3, r3, #18
 8005bf0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	685b      	ldr	r3, [r3, #4]
 8005bf8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	68ba      	ldr	r2, [r7, #8]
 8005c02:	430a      	orrs	r2, r1
 8005c04:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	4a6a      	ldr	r2, [pc, #424]	; (8005dc0 <HAL_I2C_Init+0x274>)
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d802      	bhi.n	8005c20 <HAL_I2C_Init+0xd4>
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	3301      	adds	r3, #1
 8005c1e:	e009      	b.n	8005c34 <HAL_I2C_Init+0xe8>
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005c26:	fb02 f303 	mul.w	r3, r2, r3
 8005c2a:	4a69      	ldr	r2, [pc, #420]	; (8005dd0 <HAL_I2C_Init+0x284>)
 8005c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8005c30:	099b      	lsrs	r3, r3, #6
 8005c32:	3301      	adds	r3, #1
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	430b      	orrs	r3, r1
 8005c3a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	69db      	ldr	r3, [r3, #28]
 8005c42:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005c46:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	495c      	ldr	r1, [pc, #368]	; (8005dc0 <HAL_I2C_Init+0x274>)
 8005c50:	428b      	cmp	r3, r1
 8005c52:	d819      	bhi.n	8005c88 <HAL_I2C_Init+0x13c>
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	1e59      	subs	r1, r3, #1
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	685b      	ldr	r3, [r3, #4]
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c62:	1c59      	adds	r1, r3, #1
 8005c64:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005c68:	400b      	ands	r3, r1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d00a      	beq.n	8005c84 <HAL_I2C_Init+0x138>
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	1e59      	subs	r1, r3, #1
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	685b      	ldr	r3, [r3, #4]
 8005c76:	005b      	lsls	r3, r3, #1
 8005c78:	fbb1 f3f3 	udiv	r3, r1, r3
 8005c7c:	3301      	adds	r3, #1
 8005c7e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005c82:	e051      	b.n	8005d28 <HAL_I2C_Init+0x1dc>
 8005c84:	2304      	movs	r3, #4
 8005c86:	e04f      	b.n	8005d28 <HAL_I2C_Init+0x1dc>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d111      	bne.n	8005cb4 <HAL_I2C_Init+0x168>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	1e58      	subs	r0, r3, #1
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	6859      	ldr	r1, [r3, #4]
 8005c98:	460b      	mov	r3, r1
 8005c9a:	005b      	lsls	r3, r3, #1
 8005c9c:	440b      	add	r3, r1
 8005c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005ca2:	3301      	adds	r3, #1
 8005ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	bf0c      	ite	eq
 8005cac:	2301      	moveq	r3, #1
 8005cae:	2300      	movne	r3, #0
 8005cb0:	b2db      	uxtb	r3, r3
 8005cb2:	e012      	b.n	8005cda <HAL_I2C_Init+0x18e>
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	1e58      	subs	r0, r3, #1
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6859      	ldr	r1, [r3, #4]
 8005cbc:	460b      	mov	r3, r1
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	440b      	add	r3, r1
 8005cc2:	0099      	lsls	r1, r3, #2
 8005cc4:	440b      	add	r3, r1
 8005cc6:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cca:	3301      	adds	r3, #1
 8005ccc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cd0:	2b00      	cmp	r3, #0
 8005cd2:	bf0c      	ite	eq
 8005cd4:	2301      	moveq	r3, #1
 8005cd6:	2300      	movne	r3, #0
 8005cd8:	b2db      	uxtb	r3, r3
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <HAL_I2C_Init+0x196>
 8005cde:	2301      	movs	r3, #1
 8005ce0:	e022      	b.n	8005d28 <HAL_I2C_Init+0x1dc>
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	689b      	ldr	r3, [r3, #8]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d10e      	bne.n	8005d08 <HAL_I2C_Init+0x1bc>
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	1e58      	subs	r0, r3, #1
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	6859      	ldr	r1, [r3, #4]
 8005cf2:	460b      	mov	r3, r1
 8005cf4:	005b      	lsls	r3, r3, #1
 8005cf6:	440b      	add	r3, r1
 8005cf8:	fbb0 f3f3 	udiv	r3, r0, r3
 8005cfc:	3301      	adds	r3, #1
 8005cfe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d02:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d06:	e00f      	b.n	8005d28 <HAL_I2C_Init+0x1dc>
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	1e58      	subs	r0, r3, #1
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	6859      	ldr	r1, [r3, #4]
 8005d10:	460b      	mov	r3, r1
 8005d12:	009b      	lsls	r3, r3, #2
 8005d14:	440b      	add	r3, r1
 8005d16:	0099      	lsls	r1, r3, #2
 8005d18:	440b      	add	r3, r1
 8005d1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005d1e:	3301      	adds	r3, #1
 8005d20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005d24:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d28:	6879      	ldr	r1, [r7, #4]
 8005d2a:	6809      	ldr	r1, [r1, #0]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	69da      	ldr	r2, [r3, #28]
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6a1b      	ldr	r3, [r3, #32]
 8005d42:	431a      	orrs	r2, r3
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	430a      	orrs	r2, r1
 8005d4a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005d56:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	6911      	ldr	r1, [r2, #16]
 8005d5e:	687a      	ldr	r2, [r7, #4]
 8005d60:	68d2      	ldr	r2, [r2, #12]
 8005d62:	4311      	orrs	r1, r2
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	6812      	ldr	r2, [r2, #0]
 8005d68:	430b      	orrs	r3, r1
 8005d6a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68db      	ldr	r3, [r3, #12]
 8005d72:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	695a      	ldr	r2, [r3, #20]
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	699b      	ldr	r3, [r3, #24]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	430a      	orrs	r2, r1
 8005d86:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	f042 0201 	orr.w	r2, r2, #1
 8005d96:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2220      	movs	r2, #32
 8005da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	2200      	movs	r2, #0
 8005daa:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2200      	movs	r2, #0
 8005db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	000186a0 	.word	0x000186a0
 8005dc4:	001e847f 	.word	0x001e847f
 8005dc8:	003d08ff 	.word	0x003d08ff
 8005dcc:	431bde83 	.word	0x431bde83
 8005dd0:	10624dd3 	.word	0x10624dd3

08005dd4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	b082      	sub	sp, #8
 8005dd8:	af00      	add	r7, sp, #0
 8005dda:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d101      	bne.n	8005de6 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8005de2:	2301      	movs	r3, #1
 8005de4:	e021      	b.n	8005e2a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2224      	movs	r2, #36	; 0x24
 8005dea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f022 0201 	bic.w	r2, r2, #1
 8005dfc:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fc fe58 	bl	8002ab4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2200      	movs	r2, #0
 8005e08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2200      	movs	r2, #0
 8005e16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005e28:	2300      	movs	r3, #0
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3708      	adds	r7, #8
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}
	...

08005e34 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af02      	add	r7, sp, #8
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	607a      	str	r2, [r7, #4]
 8005e3e:	461a      	mov	r2, r3
 8005e40:	460b      	mov	r3, r1
 8005e42:	817b      	strh	r3, [r7, #10]
 8005e44:	4613      	mov	r3, r2
 8005e46:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005e48:	f7fe fbf4 	bl	8004634 <HAL_GetTick>
 8005e4c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e54:	b2db      	uxtb	r3, r3
 8005e56:	2b20      	cmp	r3, #32
 8005e58:	f040 80e0 	bne.w	800601c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	9300      	str	r3, [sp, #0]
 8005e60:	2319      	movs	r3, #25
 8005e62:	2201      	movs	r2, #1
 8005e64:	4970      	ldr	r1, [pc, #448]	; (8006028 <HAL_I2C_Master_Transmit+0x1f4>)
 8005e66:	68f8      	ldr	r0, [r7, #12]
 8005e68:	f000 fdc0 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d001      	beq.n	8005e76 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005e72:	2302      	movs	r3, #2
 8005e74:	e0d3      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e7c:	2b01      	cmp	r3, #1
 8005e7e:	d101      	bne.n	8005e84 <HAL_I2C_Master_Transmit+0x50>
 8005e80:	2302      	movs	r3, #2
 8005e82:	e0cc      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2201      	movs	r2, #1
 8005e88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f003 0301 	and.w	r3, r3, #1
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d007      	beq.n	8005eaa <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	f042 0201 	orr.w	r2, r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	681a      	ldr	r2, [r3, #0]
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005eb8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	2221      	movs	r2, #33	; 0x21
 8005ebe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	2210      	movs	r2, #16
 8005ec6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2200      	movs	r2, #0
 8005ece:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	687a      	ldr	r2, [r7, #4]
 8005ed4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	893a      	ldrh	r2, [r7, #8]
 8005eda:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee0:	b29a      	uxth	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	4a50      	ldr	r2, [pc, #320]	; (800602c <HAL_I2C_Master_Transmit+0x1f8>)
 8005eea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005eec:	8979      	ldrh	r1, [r7, #10]
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	6a3a      	ldr	r2, [r7, #32]
 8005ef2:	68f8      	ldr	r0, [r7, #12]
 8005ef4:	f000 fc2a 	bl	800674c <I2C_MasterRequestWrite>
 8005ef8:	4603      	mov	r3, r0
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e08d      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f02:	2300      	movs	r3, #0
 8005f04:	613b      	str	r3, [r7, #16]
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	695b      	ldr	r3, [r3, #20]
 8005f0c:	613b      	str	r3, [r7, #16]
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	699b      	ldr	r3, [r3, #24]
 8005f14:	613b      	str	r3, [r7, #16]
 8005f16:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005f18:	e066      	b.n	8005fe8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005f1a:	697a      	ldr	r2, [r7, #20]
 8005f1c:	6a39      	ldr	r1, [r7, #32]
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 fe3a 	bl	8006b98 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d00d      	beq.n	8005f46 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f2e:	2b04      	cmp	r3, #4
 8005f30:	d107      	bne.n	8005f42 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f40:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005f42:	2301      	movs	r3, #1
 8005f44:	e06b      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4a:	781a      	ldrb	r2, [r3, #0]
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f56:	1c5a      	adds	r2, r3, #1
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005f5c:	68fb      	ldr	r3, [r7, #12]
 8005f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	3b01      	subs	r3, #1
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f6e:	3b01      	subs	r3, #1
 8005f70:	b29a      	uxth	r2, r3
 8005f72:	68fb      	ldr	r3, [r7, #12]
 8005f74:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	695b      	ldr	r3, [r3, #20]
 8005f7c:	f003 0304 	and.w	r3, r3, #4
 8005f80:	2b04      	cmp	r3, #4
 8005f82:	d11b      	bne.n	8005fbc <HAL_I2C_Master_Transmit+0x188>
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d017      	beq.n	8005fbc <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f90:	781a      	ldrb	r2, [r3, #0]
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fa6:	b29b      	uxth	r3, r3
 8005fa8:	3b01      	subs	r3, #1
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	b29a      	uxth	r2, r3
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005fbc:	697a      	ldr	r2, [r7, #20]
 8005fbe:	6a39      	ldr	r1, [r7, #32]
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fe2a 	bl	8006c1a <I2C_WaitOnBTFFlagUntilTimeout>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d00d      	beq.n	8005fe8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fd0:	2b04      	cmp	r3, #4
 8005fd2:	d107      	bne.n	8005fe4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fe2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	e01a      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d194      	bne.n	8005f1a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005ffe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	2200      	movs	r2, #0
 800600c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	2200      	movs	r2, #0
 8006014:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006018:	2300      	movs	r3, #0
 800601a:	e000      	b.n	800601e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 800601c:	2302      	movs	r3, #2
  }
}
 800601e:	4618      	mov	r0, r3
 8006020:	3718      	adds	r7, #24
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	00100002 	.word	0x00100002
 800602c:	ffff0000 	.word	0xffff0000

08006030 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006030:	b580      	push	{r7, lr}
 8006032:	b08c      	sub	sp, #48	; 0x30
 8006034:	af02      	add	r7, sp, #8
 8006036:	60f8      	str	r0, [r7, #12]
 8006038:	607a      	str	r2, [r7, #4]
 800603a:	461a      	mov	r2, r3
 800603c:	460b      	mov	r3, r1
 800603e:	817b      	strh	r3, [r7, #10]
 8006040:	4613      	mov	r3, r2
 8006042:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8006044:	2300      	movs	r3, #0
 8006046:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006048:	f7fe faf4 	bl	8004634 <HAL_GetTick>
 800604c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006054:	b2db      	uxtb	r3, r3
 8006056:	2b20      	cmp	r3, #32
 8006058:	f040 823f 	bne.w	80064da <HAL_I2C_Master_Receive+0x4aa>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800605c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800605e:	9300      	str	r3, [sp, #0]
 8006060:	2319      	movs	r3, #25
 8006062:	2201      	movs	r2, #1
 8006064:	497f      	ldr	r1, [pc, #508]	; (8006264 <HAL_I2C_Master_Receive+0x234>)
 8006066:	68f8      	ldr	r0, [r7, #12]
 8006068:	f000 fcc0 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 800606c:	4603      	mov	r3, r0
 800606e:	2b00      	cmp	r3, #0
 8006070:	d001      	beq.n	8006076 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8006072:	2302      	movs	r3, #2
 8006074:	e232      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800607c:	2b01      	cmp	r3, #1
 800607e:	d101      	bne.n	8006084 <HAL_I2C_Master_Receive+0x54>
 8006080:	2302      	movs	r3, #2
 8006082:	e22b      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2201      	movs	r2, #1
 8006088:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	f003 0301 	and.w	r3, r3, #1
 8006096:	2b01      	cmp	r3, #1
 8006098:	d007      	beq.n	80060aa <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	681a      	ldr	r2, [r3, #0]
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f042 0201 	orr.w	r2, r2, #1
 80060a8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681a      	ldr	r2, [r3, #0]
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80060b8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2222      	movs	r2, #34	; 0x22
 80060be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2210      	movs	r2, #16
 80060c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	893a      	ldrh	r2, [r7, #8]
 80060da:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e0:	b29a      	uxth	r2, r3
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	4a5f      	ldr	r2, [pc, #380]	; (8006268 <HAL_I2C_Master_Receive+0x238>)
 80060ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80060ec:	8979      	ldrh	r1, [r7, #10]
 80060ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80060f2:	68f8      	ldr	r0, [r7, #12]
 80060f4:	f000 fbac 	bl	8006850 <I2C_MasterRequestRead>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d001      	beq.n	8006102 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	e1ec      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
    }

    if (hi2c->XferSize == 0U)
 8006102:	68fb      	ldr	r3, [r7, #12]
 8006104:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006106:	2b00      	cmp	r3, #0
 8006108:	d113      	bne.n	8006132 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800610a:	2300      	movs	r3, #0
 800610c:	61fb      	str	r3, [r7, #28]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	695b      	ldr	r3, [r3, #20]
 8006114:	61fb      	str	r3, [r7, #28]
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	699b      	ldr	r3, [r3, #24]
 800611c:	61fb      	str	r3, [r7, #28]
 800611e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681a      	ldr	r2, [r3, #0]
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800612e:	601a      	str	r2, [r3, #0]
 8006130:	e1c0      	b.n	80064b4 <HAL_I2C_Master_Receive+0x484>
    }
    else if (hi2c->XferSize == 1U)
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006136:	2b01      	cmp	r3, #1
 8006138:	d11e      	bne.n	8006178 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	681a      	ldr	r2, [r3, #0]
 8006140:	68fb      	ldr	r3, [r7, #12]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006148:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800614a:	b672      	cpsid	i
}
 800614c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800614e:	2300      	movs	r3, #0
 8006150:	61bb      	str	r3, [r7, #24]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	695b      	ldr	r3, [r3, #20]
 8006158:	61bb      	str	r3, [r7, #24]
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	61bb      	str	r3, [r7, #24]
 8006162:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006172:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8006174:	b662      	cpsie	i
}
 8006176:	e035      	b.n	80061e4 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800617c:	2b02      	cmp	r3, #2
 800617e:	d11e      	bne.n	80061be <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800618e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006190:	b672      	cpsid	i
}
 8006192:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006194:	2300      	movs	r3, #0
 8006196:	617b      	str	r3, [r7, #20]
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	695b      	ldr	r3, [r3, #20]
 800619e:	617b      	str	r3, [r7, #20]
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	699b      	ldr	r3, [r3, #24]
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	681a      	ldr	r2, [r3, #0]
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80061b8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80061ba:	b662      	cpsie	i
}
 80061bc:	e012      	b.n	80061e4 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80061cc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80061ce:	2300      	movs	r3, #0
 80061d0:	613b      	str	r3, [r7, #16]
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	613b      	str	r3, [r7, #16]
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	699b      	ldr	r3, [r3, #24]
 80061e0:	613b      	str	r3, [r7, #16]
 80061e2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80061e4:	e166      	b.n	80064b4 <HAL_I2C_Master_Receive+0x484>
    {
      if (hi2c->XferSize <= 3U)
 80061e6:	68fb      	ldr	r3, [r7, #12]
 80061e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061ea:	2b03      	cmp	r3, #3
 80061ec:	f200 811f 	bhi.w	800642e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d123      	bne.n	8006240 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80061f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061fa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80061fc:	68f8      	ldr	r0, [r7, #12]
 80061fe:	f000 fd4d 	bl	8006c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006202:	4603      	mov	r3, r0
 8006204:	2b00      	cmp	r3, #0
 8006206:	d001      	beq.n	800620c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8006208:	2301      	movs	r3, #1
 800620a:	e167      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	691a      	ldr	r2, [r3, #16]
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006216:	b2d2      	uxtb	r2, r2
 8006218:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800621e:	1c5a      	adds	r2, r3, #1
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006228:	3b01      	subs	r3, #1
 800622a:	b29a      	uxth	r2, r3
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006234:	b29b      	uxth	r3, r3
 8006236:	3b01      	subs	r3, #1
 8006238:	b29a      	uxth	r2, r3
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800623e:	e139      	b.n	80064b4 <HAL_I2C_Master_Receive+0x484>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006244:	2b02      	cmp	r3, #2
 8006246:	d152      	bne.n	80062ee <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8006248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800624a:	9300      	str	r3, [sp, #0]
 800624c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800624e:	2200      	movs	r2, #0
 8006250:	4906      	ldr	r1, [pc, #24]	; (800626c <HAL_I2C_Master_Receive+0x23c>)
 8006252:	68f8      	ldr	r0, [r7, #12]
 8006254:	f000 fbca 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 8006258:	4603      	mov	r3, r0
 800625a:	2b00      	cmp	r3, #0
 800625c:	d008      	beq.n	8006270 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e13c      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
 8006262:	bf00      	nop
 8006264:	00100002 	.word	0x00100002
 8006268:	ffff0000 	.word	0xffff0000
 800626c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8006270:	b672      	cpsid	i
}
 8006272:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006282:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	691a      	ldr	r2, [r3, #16]
 800628a:	68fb      	ldr	r3, [r7, #12]
 800628c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800628e:	b2d2      	uxtb	r2, r2
 8006290:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006296:	1c5a      	adds	r2, r3, #1
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800629c:	68fb      	ldr	r3, [r7, #12]
 800629e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062a0:	3b01      	subs	r3, #1
 80062a2:	b29a      	uxth	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80062b6:	b662      	cpsie	i
}
 80062b8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	691a      	ldr	r2, [r3, #16]
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062c4:	b2d2      	uxtb	r2, r2
 80062c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062cc:	1c5a      	adds	r2, r3, #1
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80062d6:	3b01      	subs	r3, #1
 80062d8:	b29a      	uxth	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062e2:	b29b      	uxth	r3, r3
 80062e4:	3b01      	subs	r3, #1
 80062e6:	b29a      	uxth	r2, r3
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	855a      	strh	r2, [r3, #42]	; 0x2a
 80062ec:	e0e2      	b.n	80064b4 <HAL_I2C_Master_Receive+0x484>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80062ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062f0:	9300      	str	r3, [sp, #0]
 80062f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80062f4:	2200      	movs	r2, #0
 80062f6:	497b      	ldr	r1, [pc, #492]	; (80064e4 <HAL_I2C_Master_Receive+0x4b4>)
 80062f8:	68f8      	ldr	r0, [r7, #12]
 80062fa:	f000 fb77 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 80062fe:	4603      	mov	r3, r0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d001      	beq.n	8006308 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0e9      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	681a      	ldr	r2, [r3, #0]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006316:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8006318:	b672      	cpsid	i
}
 800631a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	691a      	ldr	r2, [r3, #16]
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006326:	b2d2      	uxtb	r2, r2
 8006328:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800632e:	1c5a      	adds	r2, r3, #1
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006338:	3b01      	subs	r3, #1
 800633a:	b29a      	uxth	r2, r3
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800634e:	4b66      	ldr	r3, [pc, #408]	; (80064e8 <HAL_I2C_Master_Receive+0x4b8>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	08db      	lsrs	r3, r3, #3
 8006354:	4a65      	ldr	r2, [pc, #404]	; (80064ec <HAL_I2C_Master_Receive+0x4bc>)
 8006356:	fba2 2303 	umull	r2, r3, r2, r3
 800635a:	0a1a      	lsrs	r2, r3, #8
 800635c:	4613      	mov	r3, r2
 800635e:	009b      	lsls	r3, r3, #2
 8006360:	4413      	add	r3, r2
 8006362:	00da      	lsls	r2, r3, #3
 8006364:	1ad3      	subs	r3, r2, r3
 8006366:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8006368:	6a3b      	ldr	r3, [r7, #32]
 800636a:	3b01      	subs	r3, #1
 800636c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800636e:	6a3b      	ldr	r3, [r7, #32]
 8006370:	2b00      	cmp	r3, #0
 8006372:	d118      	bne.n	80063a6 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	2220      	movs	r2, #32
 800637e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	2200      	movs	r2, #0
 8006386:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800638e:	f043 0220 	orr.w	r2, r3, #32
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8006396:	b662      	cpsie	i
}
 8006398:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	2200      	movs	r2, #0
 800639e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80063a2:	2301      	movs	r3, #1
 80063a4:	e09a      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d1d9      	bne.n	8006368 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	681a      	ldr	r2, [r3, #0]
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063c2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	691a      	ldr	r2, [r3, #16]
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ce:	b2d2      	uxtb	r2, r2
 80063d0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063d6:	1c5a      	adds	r2, r3, #1
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80063e0:	3b01      	subs	r3, #1
 80063e2:	b29a      	uxth	r2, r3
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	3b01      	subs	r3, #1
 80063f0:	b29a      	uxth	r2, r3
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80063f6:	b662      	cpsie	i
}
 80063f8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	691a      	ldr	r2, [r3, #16]
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006404:	b2d2      	uxtb	r2, r2
 8006406:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006408:	68fb      	ldr	r3, [r7, #12]
 800640a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006416:	3b01      	subs	r3, #1
 8006418:	b29a      	uxth	r2, r3
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006422:	b29b      	uxth	r3, r3
 8006424:	3b01      	subs	r3, #1
 8006426:	b29a      	uxth	r2, r3
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800642c:	e042      	b.n	80064b4 <HAL_I2C_Master_Receive+0x484>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800642e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006430:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006432:	68f8      	ldr	r0, [r7, #12]
 8006434:	f000 fc32 	bl	8006c9c <I2C_WaitOnRXNEFlagUntilTimeout>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800643e:	2301      	movs	r3, #1
 8006440:	e04c      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	691a      	ldr	r2, [r3, #16]
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800644c:	b2d2      	uxtb	r2, r2
 800644e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800645a:	68fb      	ldr	r3, [r7, #12]
 800645c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800645e:	3b01      	subs	r3, #1
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800646a:	b29b      	uxth	r3, r3
 800646c:	3b01      	subs	r3, #1
 800646e:	b29a      	uxth	r2, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	695b      	ldr	r3, [r3, #20]
 800647a:	f003 0304 	and.w	r3, r3, #4
 800647e:	2b04      	cmp	r3, #4
 8006480:	d118      	bne.n	80064b4 <HAL_I2C_Master_Receive+0x484>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	691a      	ldr	r2, [r3, #16]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800648c:	b2d2      	uxtb	r2, r2
 800648e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006494:	1c5a      	adds	r2, r3, #1
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800649e:	3b01      	subs	r3, #1
 80064a0:	b29a      	uxth	r2, r3
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80064aa:	b29b      	uxth	r3, r3
 80064ac:	3b01      	subs	r3, #1
 80064ae:	b29a      	uxth	r2, r3
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	f47f ae94 	bne.w	80061e6 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80064be:	68fb      	ldr	r3, [r7, #12]
 80064c0:	2220      	movs	r2, #32
 80064c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80064d6:	2300      	movs	r3, #0
 80064d8:	e000      	b.n	80064dc <HAL_I2C_Master_Receive+0x4ac>
  }
  else
  {
    return HAL_BUSY;
 80064da:	2302      	movs	r3, #2
  }
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3728      	adds	r7, #40	; 0x28
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}
 80064e4:	00010004 	.word	0x00010004
 80064e8:	20000604 	.word	0x20000604
 80064ec:	14f8b589 	.word	0x14f8b589

080064f0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08a      	sub	sp, #40	; 0x28
 80064f4:	af02      	add	r7, sp, #8
 80064f6:	60f8      	str	r0, [r7, #12]
 80064f8:	607a      	str	r2, [r7, #4]
 80064fa:	603b      	str	r3, [r7, #0]
 80064fc:	460b      	mov	r3, r1
 80064fe:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8006500:	f7fe f898 	bl	8004634 <HAL_GetTick>
 8006504:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8006506:	2301      	movs	r3, #1
 8006508:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006510:	b2db      	uxtb	r3, r3
 8006512:	2b20      	cmp	r3, #32
 8006514:	f040 8111 	bne.w	800673a <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006518:	69fb      	ldr	r3, [r7, #28]
 800651a:	9300      	str	r3, [sp, #0]
 800651c:	2319      	movs	r3, #25
 800651e:	2201      	movs	r2, #1
 8006520:	4988      	ldr	r1, [pc, #544]	; (8006744 <HAL_I2C_IsDeviceReady+0x254>)
 8006522:	68f8      	ldr	r0, [r7, #12]
 8006524:	f000 fa62 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 8006528:	4603      	mov	r3, r0
 800652a:	2b00      	cmp	r3, #0
 800652c:	d001      	beq.n	8006532 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800652e:	2302      	movs	r3, #2
 8006530:	e104      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <HAL_I2C_IsDeviceReady+0x50>
 800653c:	2302      	movs	r3, #2
 800653e:	e0fd      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006548:	68fb      	ldr	r3, [r7, #12]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0301 	and.w	r3, r3, #1
 8006552:	2b01      	cmp	r3, #1
 8006554:	d007      	beq.n	8006566 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f042 0201 	orr.w	r2, r2, #1
 8006564:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006574:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	2224      	movs	r2, #36	; 0x24
 800657a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	2200      	movs	r2, #0
 8006582:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	4a70      	ldr	r2, [pc, #448]	; (8006748 <HAL_I2C_IsDeviceReady+0x258>)
 8006588:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	681a      	ldr	r2, [r3, #0]
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006598:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	9300      	str	r3, [sp, #0]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	2200      	movs	r2, #0
 80065a2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80065a6:	68f8      	ldr	r0, [r7, #12]
 80065a8:	f000 fa20 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 80065ac:	4603      	mov	r3, r0
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00d      	beq.n	80065ce <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065c0:	d103      	bne.n	80065ca <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065c8:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e0b6      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80065ce:	897b      	ldrh	r3, [r7, #10]
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	461a      	mov	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80065dc:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80065de:	f7fe f829 	bl	8004634 <HAL_GetTick>
 80065e2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80065e4:	68fb      	ldr	r3, [r7, #12]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	695b      	ldr	r3, [r3, #20]
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	bf0c      	ite	eq
 80065f2:	2301      	moveq	r3, #1
 80065f4:	2300      	movne	r3, #0
 80065f6:	b2db      	uxtb	r3, r3
 80065f8:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	695b      	ldr	r3, [r3, #20]
 8006600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006604:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006608:	bf0c      	ite	eq
 800660a:	2301      	moveq	r3, #1
 800660c:	2300      	movne	r3, #0
 800660e:	b2db      	uxtb	r3, r3
 8006610:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006612:	e025      	b.n	8006660 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006614:	f7fe f80e 	bl	8004634 <HAL_GetTick>
 8006618:	4602      	mov	r2, r0
 800661a:	69fb      	ldr	r3, [r7, #28]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	683a      	ldr	r2, [r7, #0]
 8006620:	429a      	cmp	r2, r3
 8006622:	d302      	bcc.n	800662a <HAL_I2C_IsDeviceReady+0x13a>
 8006624:	683b      	ldr	r3, [r7, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	d103      	bne.n	8006632 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	22a0      	movs	r2, #160	; 0xa0
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	695b      	ldr	r3, [r3, #20]
 8006638:	f003 0302 	and.w	r3, r3, #2
 800663c:	2b02      	cmp	r3, #2
 800663e:	bf0c      	ite	eq
 8006640:	2301      	moveq	r3, #1
 8006642:	2300      	movne	r3, #0
 8006644:	b2db      	uxtb	r3, r3
 8006646:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	695b      	ldr	r3, [r3, #20]
 800664e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006652:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006656:	bf0c      	ite	eq
 8006658:	2301      	moveq	r3, #1
 800665a:	2300      	movne	r3, #0
 800665c:	b2db      	uxtb	r3, r3
 800665e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8006660:	68fb      	ldr	r3, [r7, #12]
 8006662:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006666:	b2db      	uxtb	r3, r3
 8006668:	2ba0      	cmp	r3, #160	; 0xa0
 800666a:	d005      	beq.n	8006678 <HAL_I2C_IsDeviceReady+0x188>
 800666c:	7dfb      	ldrb	r3, [r7, #23]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d102      	bne.n	8006678 <HAL_I2C_IsDeviceReady+0x188>
 8006672:	7dbb      	ldrb	r3, [r7, #22]
 8006674:	2b00      	cmp	r3, #0
 8006676:	d0cd      	beq.n	8006614 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	2220      	movs	r2, #32
 800667c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	f003 0302 	and.w	r3, r3, #2
 800668a:	2b02      	cmp	r3, #2
 800668c:	d129      	bne.n	80066e2 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681a      	ldr	r2, [r3, #0]
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800669c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800669e:	2300      	movs	r3, #0
 80066a0:	613b      	str	r3, [r7, #16]
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	695b      	ldr	r3, [r3, #20]
 80066a8:	613b      	str	r3, [r7, #16]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	613b      	str	r3, [r7, #16]
 80066b2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066b4:	69fb      	ldr	r3, [r7, #28]
 80066b6:	9300      	str	r3, [sp, #0]
 80066b8:	2319      	movs	r3, #25
 80066ba:	2201      	movs	r2, #1
 80066bc:	4921      	ldr	r1, [pc, #132]	; (8006744 <HAL_I2C_IsDeviceReady+0x254>)
 80066be:	68f8      	ldr	r0, [r7, #12]
 80066c0:	f000 f994 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 80066c4:	4603      	mov	r3, r0
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d001      	beq.n	80066ce <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	e036      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	2220      	movs	r2, #32
 80066d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2200      	movs	r2, #0
 80066da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80066de:	2300      	movs	r3, #0
 80066e0:	e02c      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066f0:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80066fa:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	9300      	str	r3, [sp, #0]
 8006700:	2319      	movs	r3, #25
 8006702:	2201      	movs	r2, #1
 8006704:	490f      	ldr	r1, [pc, #60]	; (8006744 <HAL_I2C_IsDeviceReady+0x254>)
 8006706:	68f8      	ldr	r0, [r7, #12]
 8006708:	f000 f970 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 800670c:	4603      	mov	r3, r0
 800670e:	2b00      	cmp	r3, #0
 8006710:	d001      	beq.n	8006716 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006712:	2301      	movs	r3, #1
 8006714:	e012      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006716:	69bb      	ldr	r3, [r7, #24]
 8006718:	3301      	adds	r3, #1
 800671a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800671c:	69ba      	ldr	r2, [r7, #24]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	429a      	cmp	r2, r3
 8006722:	f4ff af32 	bcc.w	800658a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2220      	movs	r2, #32
 800672a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800672e:	68fb      	ldr	r3, [r7, #12]
 8006730:	2200      	movs	r2, #0
 8006732:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006736:	2301      	movs	r3, #1
 8006738:	e000      	b.n	800673c <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800673a:	2302      	movs	r3, #2
  }
}
 800673c:	4618      	mov	r0, r3
 800673e:	3720      	adds	r7, #32
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	00100002 	.word	0x00100002
 8006748:	ffff0000 	.word	0xffff0000

0800674c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800674c:	b580      	push	{r7, lr}
 800674e:	b088      	sub	sp, #32
 8006750:	af02      	add	r7, sp, #8
 8006752:	60f8      	str	r0, [r7, #12]
 8006754:	607a      	str	r2, [r7, #4]
 8006756:	603b      	str	r3, [r7, #0]
 8006758:	460b      	mov	r3, r1
 800675a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006760:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006762:	697b      	ldr	r3, [r7, #20]
 8006764:	2b08      	cmp	r3, #8
 8006766:	d006      	beq.n	8006776 <I2C_MasterRequestWrite+0x2a>
 8006768:	697b      	ldr	r3, [r7, #20]
 800676a:	2b01      	cmp	r3, #1
 800676c:	d003      	beq.n	8006776 <I2C_MasterRequestWrite+0x2a>
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006774:	d108      	bne.n	8006788 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	681a      	ldr	r2, [r3, #0]
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006784:	601a      	str	r2, [r3, #0]
 8006786:	e00b      	b.n	80067a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800678c:	2b12      	cmp	r3, #18
 800678e:	d107      	bne.n	80067a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	681a      	ldr	r2, [r3, #0]
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800679e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	9300      	str	r3, [sp, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80067ac:	68f8      	ldr	r0, [r7, #12]
 80067ae:	f000 f91d 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 80067b2:	4603      	mov	r3, r0
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d00d      	beq.n	80067d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067c6:	d103      	bne.n	80067d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 80067ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80067d0:	2303      	movs	r3, #3
 80067d2:	e035      	b.n	8006840 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	691b      	ldr	r3, [r3, #16]
 80067d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80067dc:	d108      	bne.n	80067f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80067de:	897b      	ldrh	r3, [r7, #10]
 80067e0:	b2db      	uxtb	r3, r3
 80067e2:	461a      	mov	r2, r3
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80067ec:	611a      	str	r2, [r3, #16]
 80067ee:	e01b      	b.n	8006828 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80067f0:	897b      	ldrh	r3, [r7, #10]
 80067f2:	11db      	asrs	r3, r3, #7
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	f003 0306 	and.w	r3, r3, #6
 80067fa:	b2db      	uxtb	r3, r3
 80067fc:	f063 030f 	orn	r3, r3, #15
 8006800:	b2da      	uxtb	r2, r3
 8006802:	68fb      	ldr	r3, [r7, #12]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	687a      	ldr	r2, [r7, #4]
 800680c:	490e      	ldr	r1, [pc, #56]	; (8006848 <I2C_MasterRequestWrite+0xfc>)
 800680e:	68f8      	ldr	r0, [r7, #12]
 8006810:	f000 f943 	bl	8006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d001      	beq.n	800681e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800681a:	2301      	movs	r3, #1
 800681c:	e010      	b.n	8006840 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800681e:	897b      	ldrh	r3, [r7, #10]
 8006820:	b2da      	uxtb	r2, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	4907      	ldr	r1, [pc, #28]	; (800684c <I2C_MasterRequestWrite+0x100>)
 800682e:	68f8      	ldr	r0, [r7, #12]
 8006830:	f000 f933 	bl	8006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006834:	4603      	mov	r3, r0
 8006836:	2b00      	cmp	r3, #0
 8006838:	d001      	beq.n	800683e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e000      	b.n	8006840 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800683e:	2300      	movs	r3, #0
}
 8006840:	4618      	mov	r0, r3
 8006842:	3718      	adds	r7, #24
 8006844:	46bd      	mov	sp, r7
 8006846:	bd80      	pop	{r7, pc}
 8006848:	00010008 	.word	0x00010008
 800684c:	00010002 	.word	0x00010002

08006850 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8006850:	b580      	push	{r7, lr}
 8006852:	b088      	sub	sp, #32
 8006854:	af02      	add	r7, sp, #8
 8006856:	60f8      	str	r0, [r7, #12]
 8006858:	607a      	str	r2, [r7, #4]
 800685a:	603b      	str	r3, [r7, #0]
 800685c:	460b      	mov	r3, r1
 800685e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006864:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	681a      	ldr	r2, [r3, #0]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006874:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8006876:	697b      	ldr	r3, [r7, #20]
 8006878:	2b08      	cmp	r3, #8
 800687a:	d006      	beq.n	800688a <I2C_MasterRequestRead+0x3a>
 800687c:	697b      	ldr	r3, [r7, #20]
 800687e:	2b01      	cmp	r3, #1
 8006880:	d003      	beq.n	800688a <I2C_MasterRequestRead+0x3a>
 8006882:	697b      	ldr	r3, [r7, #20]
 8006884:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006888:	d108      	bne.n	800689c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006898:	601a      	str	r2, [r3, #0]
 800689a:	e00b      	b.n	80068b4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068a0:	2b11      	cmp	r3, #17
 80068a2:	d107      	bne.n	80068b4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80068b2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80068c0:	68f8      	ldr	r0, [r7, #12]
 80068c2:	f000 f893 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 80068c6:	4603      	mov	r3, r0
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	d00d      	beq.n	80068e8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80068da:	d103      	bne.n	80068e4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80068e2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80068e4:	2303      	movs	r3, #3
 80068e6:	e079      	b.n	80069dc <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	691b      	ldr	r3, [r3, #16]
 80068ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80068f0:	d108      	bne.n	8006904 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80068f2:	897b      	ldrh	r3, [r7, #10]
 80068f4:	b2db      	uxtb	r3, r3
 80068f6:	f043 0301 	orr.w	r3, r3, #1
 80068fa:	b2da      	uxtb	r2, r3
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	611a      	str	r2, [r3, #16]
 8006902:	e05f      	b.n	80069c4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8006904:	897b      	ldrh	r3, [r7, #10]
 8006906:	11db      	asrs	r3, r3, #7
 8006908:	b2db      	uxtb	r3, r3
 800690a:	f003 0306 	and.w	r3, r3, #6
 800690e:	b2db      	uxtb	r3, r3
 8006910:	f063 030f 	orn	r3, r3, #15
 8006914:	b2da      	uxtb	r2, r3
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	687a      	ldr	r2, [r7, #4]
 8006920:	4930      	ldr	r1, [pc, #192]	; (80069e4 <I2C_MasterRequestRead+0x194>)
 8006922:	68f8      	ldr	r0, [r7, #12]
 8006924:	f000 f8b9 	bl	8006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d001      	beq.n	8006932 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800692e:	2301      	movs	r3, #1
 8006930:	e054      	b.n	80069dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8006932:	897b      	ldrh	r3, [r7, #10]
 8006934:	b2da      	uxtb	r2, r3
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	681b      	ldr	r3, [r3, #0]
 800693a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800693c:	683b      	ldr	r3, [r7, #0]
 800693e:	687a      	ldr	r2, [r7, #4]
 8006940:	4929      	ldr	r1, [pc, #164]	; (80069e8 <I2C_MasterRequestRead+0x198>)
 8006942:	68f8      	ldr	r0, [r7, #12]
 8006944:	f000 f8a9 	bl	8006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006948:	4603      	mov	r3, r0
 800694a:	2b00      	cmp	r3, #0
 800694c:	d001      	beq.n	8006952 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e044      	b.n	80069dc <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006952:	2300      	movs	r3, #0
 8006954:	613b      	str	r3, [r7, #16]
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	695b      	ldr	r3, [r3, #20]
 800695c:	613b      	str	r3, [r7, #16]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	699b      	ldr	r3, [r3, #24]
 8006964:	613b      	str	r3, [r7, #16]
 8006966:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	681a      	ldr	r2, [r3, #0]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006976:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	9300      	str	r3, [sp, #0]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2200      	movs	r2, #0
 8006980:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8006984:	68f8      	ldr	r0, [r7, #12]
 8006986:	f000 f831 	bl	80069ec <I2C_WaitOnFlagUntilTimeout>
 800698a:	4603      	mov	r3, r0
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00d      	beq.n	80069ac <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800699a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800699e:	d103      	bne.n	80069a8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80069a6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80069a8:	2303      	movs	r3, #3
 80069aa:	e017      	b.n	80069dc <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80069ac:	897b      	ldrh	r3, [r7, #10]
 80069ae:	11db      	asrs	r3, r3, #7
 80069b0:	b2db      	uxtb	r3, r3
 80069b2:	f003 0306 	and.w	r3, r3, #6
 80069b6:	b2db      	uxtb	r3, r3
 80069b8:	f063 030e 	orn	r3, r3, #14
 80069bc:	b2da      	uxtb	r2, r3
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	687a      	ldr	r2, [r7, #4]
 80069c8:	4907      	ldr	r1, [pc, #28]	; (80069e8 <I2C_MasterRequestRead+0x198>)
 80069ca:	68f8      	ldr	r0, [r7, #12]
 80069cc:	f000 f865 	bl	8006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d001      	beq.n	80069da <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80069d6:	2301      	movs	r3, #1
 80069d8:	e000      	b.n	80069dc <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80069da:	2300      	movs	r3, #0
}
 80069dc:	4618      	mov	r0, r3
 80069de:	3718      	adds	r7, #24
 80069e0:	46bd      	mov	sp, r7
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	00010008 	.word	0x00010008
 80069e8:	00010002 	.word	0x00010002

080069ec <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b084      	sub	sp, #16
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	603b      	str	r3, [r7, #0]
 80069f8:	4613      	mov	r3, r2
 80069fa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80069fc:	e025      	b.n	8006a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069fe:	683b      	ldr	r3, [r7, #0]
 8006a00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a04:	d021      	beq.n	8006a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a06:	f7fd fe15 	bl	8004634 <HAL_GetTick>
 8006a0a:	4602      	mov	r2, r0
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	1ad3      	subs	r3, r2, r3
 8006a10:	683a      	ldr	r2, [r7, #0]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	d302      	bcc.n	8006a1c <I2C_WaitOnFlagUntilTimeout+0x30>
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d116      	bne.n	8006a4a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	2200      	movs	r2, #0
 8006a20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	2220      	movs	r2, #32
 8006a26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	2200      	movs	r2, #0
 8006a2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a36:	f043 0220 	orr.w	r2, r3, #32
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2200      	movs	r2, #0
 8006a42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	e023      	b.n	8006a92 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006a4a:	68bb      	ldr	r3, [r7, #8]
 8006a4c:	0c1b      	lsrs	r3, r3, #16
 8006a4e:	b2db      	uxtb	r3, r3
 8006a50:	2b01      	cmp	r3, #1
 8006a52:	d10d      	bne.n	8006a70 <I2C_WaitOnFlagUntilTimeout+0x84>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	695b      	ldr	r3, [r3, #20]
 8006a5a:	43da      	mvns	r2, r3
 8006a5c:	68bb      	ldr	r3, [r7, #8]
 8006a5e:	4013      	ands	r3, r2
 8006a60:	b29b      	uxth	r3, r3
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	bf0c      	ite	eq
 8006a66:	2301      	moveq	r3, #1
 8006a68:	2300      	movne	r3, #0
 8006a6a:	b2db      	uxtb	r3, r3
 8006a6c:	461a      	mov	r2, r3
 8006a6e:	e00c      	b.n	8006a8a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	43da      	mvns	r2, r3
 8006a78:	68bb      	ldr	r3, [r7, #8]
 8006a7a:	4013      	ands	r3, r2
 8006a7c:	b29b      	uxth	r3, r3
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	bf0c      	ite	eq
 8006a82:	2301      	moveq	r3, #1
 8006a84:	2300      	movne	r3, #0
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	461a      	mov	r2, r3
 8006a8a:	79fb      	ldrb	r3, [r7, #7]
 8006a8c:	429a      	cmp	r2, r3
 8006a8e:	d0b6      	beq.n	80069fe <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a90:	2300      	movs	r3, #0
}
 8006a92:	4618      	mov	r0, r3
 8006a94:	3710      	adds	r7, #16
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b084      	sub	sp, #16
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	60f8      	str	r0, [r7, #12]
 8006aa2:	60b9      	str	r1, [r7, #8]
 8006aa4:	607a      	str	r2, [r7, #4]
 8006aa6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006aa8:	e051      	b.n	8006b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006ab4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ab8:	d123      	bne.n	8006b02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006ac8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006ad2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	2220      	movs	r2, #32
 8006ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aee:	f043 0204 	orr.w	r2, r3, #4
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e046      	b.n	8006b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b08:	d021      	beq.n	8006b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006b0a:	f7fd fd93 	bl	8004634 <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	687a      	ldr	r2, [r7, #4]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d302      	bcc.n	8006b20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d116      	bne.n	8006b4e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2200      	movs	r2, #0
 8006b24:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2220      	movs	r2, #32
 8006b2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b3a:	f043 0220 	orr.w	r2, r3, #32
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	2200      	movs	r2, #0
 8006b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	e020      	b.n	8006b90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	0c1b      	lsrs	r3, r3, #16
 8006b52:	b2db      	uxtb	r3, r3
 8006b54:	2b01      	cmp	r3, #1
 8006b56:	d10c      	bne.n	8006b72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	695b      	ldr	r3, [r3, #20]
 8006b5e:	43da      	mvns	r2, r3
 8006b60:	68bb      	ldr	r3, [r7, #8]
 8006b62:	4013      	ands	r3, r2
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	bf14      	ite	ne
 8006b6a:	2301      	movne	r3, #1
 8006b6c:	2300      	moveq	r3, #0
 8006b6e:	b2db      	uxtb	r3, r3
 8006b70:	e00b      	b.n	8006b8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	699b      	ldr	r3, [r3, #24]
 8006b78:	43da      	mvns	r2, r3
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	4013      	ands	r3, r2
 8006b7e:	b29b      	uxth	r3, r3
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	bf14      	ite	ne
 8006b84:	2301      	movne	r3, #1
 8006b86:	2300      	moveq	r3, #0
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d18d      	bne.n	8006aaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8006b8e:	2300      	movs	r3, #0
}
 8006b90:	4618      	mov	r0, r3
 8006b92:	3710      	adds	r7, #16
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}

08006b98 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006b98:	b580      	push	{r7, lr}
 8006b9a:	b084      	sub	sp, #16
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	60f8      	str	r0, [r7, #12]
 8006ba0:	60b9      	str	r1, [r7, #8]
 8006ba2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006ba4:	e02d      	b.n	8006c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006ba6:	68f8      	ldr	r0, [r7, #12]
 8006ba8:	f000 f8ce 	bl	8006d48 <I2C_IsAcknowledgeFailed>
 8006bac:	4603      	mov	r3, r0
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d001      	beq.n	8006bb6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e02d      	b.n	8006c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bbc:	d021      	beq.n	8006c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006bbe:	f7fd fd39 	bl	8004634 <HAL_GetTick>
 8006bc2:	4602      	mov	r2, r0
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	1ad3      	subs	r3, r2, r3
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	429a      	cmp	r2, r3
 8006bcc:	d302      	bcc.n	8006bd4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d116      	bne.n	8006c02 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2220      	movs	r2, #32
 8006bde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bee:	f043 0220 	orr.w	r2, r3, #32
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	2200      	movs	r2, #0
 8006bfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006bfe:	2301      	movs	r3, #1
 8006c00:	e007      	b.n	8006c12 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	695b      	ldr	r3, [r3, #20]
 8006c08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006c0c:	2b80      	cmp	r3, #128	; 0x80
 8006c0e:	d1ca      	bne.n	8006ba6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c10:	2300      	movs	r3, #0
}
 8006c12:	4618      	mov	r0, r3
 8006c14:	3710      	adds	r7, #16
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}

08006c1a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c1a:	b580      	push	{r7, lr}
 8006c1c:	b084      	sub	sp, #16
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	60f8      	str	r0, [r7, #12]
 8006c22:	60b9      	str	r1, [r7, #8]
 8006c24:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c26:	e02d      	b.n	8006c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006c28:	68f8      	ldr	r0, [r7, #12]
 8006c2a:	f000 f88d 	bl	8006d48 <I2C_IsAcknowledgeFailed>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d001      	beq.n	8006c38 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006c34:	2301      	movs	r3, #1
 8006c36:	e02d      	b.n	8006c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c3e:	d021      	beq.n	8006c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006c40:	f7fd fcf8 	bl	8004634 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	68ba      	ldr	r2, [r7, #8]
 8006c4c:	429a      	cmp	r2, r3
 8006c4e:	d302      	bcc.n	8006c56 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d116      	bne.n	8006c84 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2220      	movs	r2, #32
 8006c60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2200      	movs	r2, #0
 8006c68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c70:	f043 0220 	orr.w	r2, r3, #32
 8006c74:	68fb      	ldr	r3, [r7, #12]
 8006c76:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006c80:	2301      	movs	r3, #1
 8006c82:	e007      	b.n	8006c94 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	f003 0304 	and.w	r3, r3, #4
 8006c8e:	2b04      	cmp	r3, #4
 8006c90:	d1ca      	bne.n	8006c28 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006c92:	2300      	movs	r3, #0
}
 8006c94:	4618      	mov	r0, r3
 8006c96:	3710      	adds	r7, #16
 8006c98:	46bd      	mov	sp, r7
 8006c9a:	bd80      	pop	{r7, pc}

08006c9c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	60f8      	str	r0, [r7, #12]
 8006ca4:	60b9      	str	r1, [r7, #8]
 8006ca6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006ca8:	e042      	b.n	8006d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	695b      	ldr	r3, [r3, #20]
 8006cb0:	f003 0310 	and.w	r3, r3, #16
 8006cb4:	2b10      	cmp	r3, #16
 8006cb6:	d119      	bne.n	8006cec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f06f 0210 	mvn.w	r2, #16
 8006cc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	2200      	movs	r2, #0
 8006cc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2220      	movs	r2, #32
 8006ccc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e029      	b.n	8006d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006cec:	f7fd fca2 	bl	8004634 <HAL_GetTick>
 8006cf0:	4602      	mov	r2, r0
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	1ad3      	subs	r3, r2, r3
 8006cf6:	68ba      	ldr	r2, [r7, #8]
 8006cf8:	429a      	cmp	r2, r3
 8006cfa:	d302      	bcc.n	8006d02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8006cfc:	68bb      	ldr	r3, [r7, #8]
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d116      	bne.n	8006d30 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2200      	movs	r2, #0
 8006d06:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	2220      	movs	r2, #32
 8006d0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1c:	f043 0220 	orr.w	r2, r3, #32
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	e007      	b.n	8006d40 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	695b      	ldr	r3, [r3, #20]
 8006d36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d3a:	2b40      	cmp	r3, #64	; 0x40
 8006d3c:	d1b5      	bne.n	8006caa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8006d3e:	2300      	movs	r3, #0
}
 8006d40:	4618      	mov	r0, r3
 8006d42:	3710      	adds	r7, #16
 8006d44:	46bd      	mov	sp, r7
 8006d46:	bd80      	pop	{r7, pc}

08006d48 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006d48:	b480      	push	{r7}
 8006d4a:	b083      	sub	sp, #12
 8006d4c:	af00      	add	r7, sp, #0
 8006d4e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	695b      	ldr	r3, [r3, #20]
 8006d56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d5e:	d11b      	bne.n	8006d98 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d68:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2220      	movs	r2, #32
 8006d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d84:	f043 0204 	orr.w	r2, r3, #4
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8006d94:	2301      	movs	r3, #1
 8006d96:	e000      	b.n	8006d9a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	370c      	adds	r7, #12
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bc80      	pop	{r7}
 8006da2:	4770      	bx	lr

08006da4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006da4:	b580      	push	{r7, lr}
 8006da6:	b086      	sub	sp, #24
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d101      	bne.n	8006db6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006db2:	2301      	movs	r3, #1
 8006db4:	e272      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	f003 0301 	and.w	r3, r3, #1
 8006dbe:	2b00      	cmp	r3, #0
 8006dc0:	f000 8087 	beq.w	8006ed2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006dc4:	4b92      	ldr	r3, [pc, #584]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	f003 030c 	and.w	r3, r3, #12
 8006dcc:	2b04      	cmp	r3, #4
 8006dce:	d00c      	beq.n	8006dea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8006dd0:	4b8f      	ldr	r3, [pc, #572]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f003 030c 	and.w	r3, r3, #12
 8006dd8:	2b08      	cmp	r3, #8
 8006dda:	d112      	bne.n	8006e02 <HAL_RCC_OscConfig+0x5e>
 8006ddc:	4b8c      	ldr	r3, [pc, #560]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006de4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006de8:	d10b      	bne.n	8006e02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006dea:	4b89      	ldr	r3, [pc, #548]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d06c      	beq.n	8006ed0 <HAL_RCC_OscConfig+0x12c>
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d168      	bne.n	8006ed0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e24c      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	685b      	ldr	r3, [r3, #4]
 8006e06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e0a:	d106      	bne.n	8006e1a <HAL_RCC_OscConfig+0x76>
 8006e0c:	4b80      	ldr	r3, [pc, #512]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	4a7f      	ldr	r2, [pc, #508]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e16:	6013      	str	r3, [r2, #0]
 8006e18:	e02e      	b.n	8006e78 <HAL_RCC_OscConfig+0xd4>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	685b      	ldr	r3, [r3, #4]
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d10c      	bne.n	8006e3c <HAL_RCC_OscConfig+0x98>
 8006e22:	4b7b      	ldr	r3, [pc, #492]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a7a      	ldr	r2, [pc, #488]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e2c:	6013      	str	r3, [r2, #0]
 8006e2e:	4b78      	ldr	r3, [pc, #480]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	4a77      	ldr	r2, [pc, #476]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e38:	6013      	str	r3, [r2, #0]
 8006e3a:	e01d      	b.n	8006e78 <HAL_RCC_OscConfig+0xd4>
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	685b      	ldr	r3, [r3, #4]
 8006e40:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006e44:	d10c      	bne.n	8006e60 <HAL_RCC_OscConfig+0xbc>
 8006e46:	4b72      	ldr	r3, [pc, #456]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a71      	ldr	r2, [pc, #452]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006e50:	6013      	str	r3, [r2, #0]
 8006e52:	4b6f      	ldr	r3, [pc, #444]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a6e      	ldr	r2, [pc, #440]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e58:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e5c:	6013      	str	r3, [r2, #0]
 8006e5e:	e00b      	b.n	8006e78 <HAL_RCC_OscConfig+0xd4>
 8006e60:	4b6b      	ldr	r3, [pc, #428]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	4a6a      	ldr	r2, [pc, #424]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e66:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e6a:	6013      	str	r3, [r2, #0]
 8006e6c:	4b68      	ldr	r3, [pc, #416]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	4a67      	ldr	r2, [pc, #412]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e72:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006e76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	685b      	ldr	r3, [r3, #4]
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d013      	beq.n	8006ea8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e80:	f7fd fbd8 	bl	8004634 <HAL_GetTick>
 8006e84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e86:	e008      	b.n	8006e9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006e88:	f7fd fbd4 	bl	8004634 <HAL_GetTick>
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	693b      	ldr	r3, [r7, #16]
 8006e90:	1ad3      	subs	r3, r2, r3
 8006e92:	2b64      	cmp	r3, #100	; 0x64
 8006e94:	d901      	bls.n	8006e9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006e96:	2303      	movs	r3, #3
 8006e98:	e200      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e9a:	4b5d      	ldr	r3, [pc, #372]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d0f0      	beq.n	8006e88 <HAL_RCC_OscConfig+0xe4>
 8006ea6:	e014      	b.n	8006ed2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea8:	f7fd fbc4 	bl	8004634 <HAL_GetTick>
 8006eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eb0:	f7fd fbc0 	bl	8004634 <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b64      	cmp	r3, #100	; 0x64
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e1ec      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ec2:	4b53      	ldr	r3, [pc, #332]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1f0      	bne.n	8006eb0 <HAL_RCC_OscConfig+0x10c>
 8006ece:	e000      	b.n	8006ed2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ed0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0302 	and.w	r3, r3, #2
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d063      	beq.n	8006fa6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006ede:	4b4c      	ldr	r3, [pc, #304]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006ee0:	685b      	ldr	r3, [r3, #4]
 8006ee2:	f003 030c 	and.w	r3, r3, #12
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d00b      	beq.n	8006f02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8006eea:	4b49      	ldr	r3, [pc, #292]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	f003 030c 	and.w	r3, r3, #12
 8006ef2:	2b08      	cmp	r3, #8
 8006ef4:	d11c      	bne.n	8006f30 <HAL_RCC_OscConfig+0x18c>
 8006ef6:	4b46      	ldr	r3, [pc, #280]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d116      	bne.n	8006f30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f02:	4b43      	ldr	r3, [pc, #268]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 0302 	and.w	r3, r3, #2
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d005      	beq.n	8006f1a <HAL_RCC_OscConfig+0x176>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	691b      	ldr	r3, [r3, #16]
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d001      	beq.n	8006f1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	e1c0      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f1a:	4b3d      	ldr	r3, [pc, #244]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	00db      	lsls	r3, r3, #3
 8006f28:	4939      	ldr	r1, [pc, #228]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f2a:	4313      	orrs	r3, r2
 8006f2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f2e:	e03a      	b.n	8006fa6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	691b      	ldr	r3, [r3, #16]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d020      	beq.n	8006f7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f38:	4b36      	ldr	r3, [pc, #216]	; (8007014 <HAL_RCC_OscConfig+0x270>)
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f3e:	f7fd fb79 	bl	8004634 <HAL_GetTick>
 8006f42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f44:	e008      	b.n	8006f58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f46:	f7fd fb75 	bl	8004634 <HAL_GetTick>
 8006f4a:	4602      	mov	r2, r0
 8006f4c:	693b      	ldr	r3, [r7, #16]
 8006f4e:	1ad3      	subs	r3, r2, r3
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d901      	bls.n	8006f58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e1a1      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f58:	4b2d      	ldr	r3, [pc, #180]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f003 0302 	and.w	r3, r3, #2
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d0f0      	beq.n	8006f46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f64:	4b2a      	ldr	r3, [pc, #168]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	695b      	ldr	r3, [r3, #20]
 8006f70:	00db      	lsls	r3, r3, #3
 8006f72:	4927      	ldr	r1, [pc, #156]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f74:	4313      	orrs	r3, r2
 8006f76:	600b      	str	r3, [r1, #0]
 8006f78:	e015      	b.n	8006fa6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006f7a:	4b26      	ldr	r3, [pc, #152]	; (8007014 <HAL_RCC_OscConfig+0x270>)
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006f80:	f7fd fb58 	bl	8004634 <HAL_GetTick>
 8006f84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f86:	e008      	b.n	8006f9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f88:	f7fd fb54 	bl	8004634 <HAL_GetTick>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	1ad3      	subs	r3, r2, r3
 8006f92:	2b02      	cmp	r3, #2
 8006f94:	d901      	bls.n	8006f9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006f96:	2303      	movs	r3, #3
 8006f98:	e180      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006f9a:	4b1d      	ldr	r3, [pc, #116]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	f003 0302 	and.w	r3, r3, #2
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d1f0      	bne.n	8006f88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d03a      	beq.n	8007028 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	699b      	ldr	r3, [r3, #24]
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d019      	beq.n	8006fee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fba:	4b17      	ldr	r3, [pc, #92]	; (8007018 <HAL_RCC_OscConfig+0x274>)
 8006fbc:	2201      	movs	r2, #1
 8006fbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006fc0:	f7fd fb38 	bl	8004634 <HAL_GetTick>
 8006fc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fc6:	e008      	b.n	8006fda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006fc8:	f7fd fb34 	bl	8004634 <HAL_GetTick>
 8006fcc:	4602      	mov	r2, r0
 8006fce:	693b      	ldr	r3, [r7, #16]
 8006fd0:	1ad3      	subs	r3, r2, r3
 8006fd2:	2b02      	cmp	r3, #2
 8006fd4:	d901      	bls.n	8006fda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006fd6:	2303      	movs	r3, #3
 8006fd8:	e160      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fda:	4b0d      	ldr	r3, [pc, #52]	; (8007010 <HAL_RCC_OscConfig+0x26c>)
 8006fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fde:	f003 0302 	and.w	r3, r3, #2
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0f0      	beq.n	8006fc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006fe6:	2001      	movs	r0, #1
 8006fe8:	f000 fada 	bl	80075a0 <RCC_Delay>
 8006fec:	e01c      	b.n	8007028 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006fee:	4b0a      	ldr	r3, [pc, #40]	; (8007018 <HAL_RCC_OscConfig+0x274>)
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006ff4:	f7fd fb1e 	bl	8004634 <HAL_GetTick>
 8006ff8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ffa:	e00f      	b.n	800701c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ffc:	f7fd fb1a 	bl	8004634 <HAL_GetTick>
 8007000:	4602      	mov	r2, r0
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	1ad3      	subs	r3, r2, r3
 8007006:	2b02      	cmp	r3, #2
 8007008:	d908      	bls.n	800701c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800700a:	2303      	movs	r3, #3
 800700c:	e146      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
 800700e:	bf00      	nop
 8007010:	40021000 	.word	0x40021000
 8007014:	42420000 	.word	0x42420000
 8007018:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800701c:	4b92      	ldr	r3, [pc, #584]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800701e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007020:	f003 0302 	and.w	r3, r3, #2
 8007024:	2b00      	cmp	r3, #0
 8007026:	d1e9      	bne.n	8006ffc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f003 0304 	and.w	r3, r3, #4
 8007030:	2b00      	cmp	r3, #0
 8007032:	f000 80a6 	beq.w	8007182 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007036:	2300      	movs	r3, #0
 8007038:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800703a:	4b8b      	ldr	r3, [pc, #556]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007042:	2b00      	cmp	r3, #0
 8007044:	d10d      	bne.n	8007062 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007046:	4b88      	ldr	r3, [pc, #544]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007048:	69db      	ldr	r3, [r3, #28]
 800704a:	4a87      	ldr	r2, [pc, #540]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800704c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007050:	61d3      	str	r3, [r2, #28]
 8007052:	4b85      	ldr	r3, [pc, #532]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007054:	69db      	ldr	r3, [r3, #28]
 8007056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800705a:	60bb      	str	r3, [r7, #8]
 800705c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800705e:	2301      	movs	r3, #1
 8007060:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007062:	4b82      	ldr	r3, [pc, #520]	; (800726c <HAL_RCC_OscConfig+0x4c8>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800706a:	2b00      	cmp	r3, #0
 800706c:	d118      	bne.n	80070a0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800706e:	4b7f      	ldr	r3, [pc, #508]	; (800726c <HAL_RCC_OscConfig+0x4c8>)
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	4a7e      	ldr	r2, [pc, #504]	; (800726c <HAL_RCC_OscConfig+0x4c8>)
 8007074:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007078:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800707a:	f7fd fadb 	bl	8004634 <HAL_GetTick>
 800707e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007080:	e008      	b.n	8007094 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007082:	f7fd fad7 	bl	8004634 <HAL_GetTick>
 8007086:	4602      	mov	r2, r0
 8007088:	693b      	ldr	r3, [r7, #16]
 800708a:	1ad3      	subs	r3, r2, r3
 800708c:	2b64      	cmp	r3, #100	; 0x64
 800708e:	d901      	bls.n	8007094 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8007090:	2303      	movs	r3, #3
 8007092:	e103      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007094:	4b75      	ldr	r3, [pc, #468]	; (800726c <HAL_RCC_OscConfig+0x4c8>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800709c:	2b00      	cmp	r3, #0
 800709e:	d0f0      	beq.n	8007082 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	68db      	ldr	r3, [r3, #12]
 80070a4:	2b01      	cmp	r3, #1
 80070a6:	d106      	bne.n	80070b6 <HAL_RCC_OscConfig+0x312>
 80070a8:	4b6f      	ldr	r3, [pc, #444]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	4a6e      	ldr	r2, [pc, #440]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070ae:	f043 0301 	orr.w	r3, r3, #1
 80070b2:	6213      	str	r3, [r2, #32]
 80070b4:	e02d      	b.n	8007112 <HAL_RCC_OscConfig+0x36e>
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	68db      	ldr	r3, [r3, #12]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d10c      	bne.n	80070d8 <HAL_RCC_OscConfig+0x334>
 80070be:	4b6a      	ldr	r3, [pc, #424]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070c0:	6a1b      	ldr	r3, [r3, #32]
 80070c2:	4a69      	ldr	r2, [pc, #420]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070c4:	f023 0301 	bic.w	r3, r3, #1
 80070c8:	6213      	str	r3, [r2, #32]
 80070ca:	4b67      	ldr	r3, [pc, #412]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	4a66      	ldr	r2, [pc, #408]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070d0:	f023 0304 	bic.w	r3, r3, #4
 80070d4:	6213      	str	r3, [r2, #32]
 80070d6:	e01c      	b.n	8007112 <HAL_RCC_OscConfig+0x36e>
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	68db      	ldr	r3, [r3, #12]
 80070dc:	2b05      	cmp	r3, #5
 80070de:	d10c      	bne.n	80070fa <HAL_RCC_OscConfig+0x356>
 80070e0:	4b61      	ldr	r3, [pc, #388]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070e2:	6a1b      	ldr	r3, [r3, #32]
 80070e4:	4a60      	ldr	r2, [pc, #384]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070e6:	f043 0304 	orr.w	r3, r3, #4
 80070ea:	6213      	str	r3, [r2, #32]
 80070ec:	4b5e      	ldr	r3, [pc, #376]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070ee:	6a1b      	ldr	r3, [r3, #32]
 80070f0:	4a5d      	ldr	r2, [pc, #372]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070f2:	f043 0301 	orr.w	r3, r3, #1
 80070f6:	6213      	str	r3, [r2, #32]
 80070f8:	e00b      	b.n	8007112 <HAL_RCC_OscConfig+0x36e>
 80070fa:	4b5b      	ldr	r3, [pc, #364]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80070fc:	6a1b      	ldr	r3, [r3, #32]
 80070fe:	4a5a      	ldr	r2, [pc, #360]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007100:	f023 0301 	bic.w	r3, r3, #1
 8007104:	6213      	str	r3, [r2, #32]
 8007106:	4b58      	ldr	r3, [pc, #352]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	4a57      	ldr	r2, [pc, #348]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800710c:	f023 0304 	bic.w	r3, r3, #4
 8007110:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	68db      	ldr	r3, [r3, #12]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d015      	beq.n	8007146 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800711a:	f7fd fa8b 	bl	8004634 <HAL_GetTick>
 800711e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007120:	e00a      	b.n	8007138 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007122:	f7fd fa87 	bl	8004634 <HAL_GetTick>
 8007126:	4602      	mov	r2, r0
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	1ad3      	subs	r3, r2, r3
 800712c:	f241 3288 	movw	r2, #5000	; 0x1388
 8007130:	4293      	cmp	r3, r2
 8007132:	d901      	bls.n	8007138 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8007134:	2303      	movs	r3, #3
 8007136:	e0b1      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007138:	4b4b      	ldr	r3, [pc, #300]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800713a:	6a1b      	ldr	r3, [r3, #32]
 800713c:	f003 0302 	and.w	r3, r3, #2
 8007140:	2b00      	cmp	r3, #0
 8007142:	d0ee      	beq.n	8007122 <HAL_RCC_OscConfig+0x37e>
 8007144:	e014      	b.n	8007170 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007146:	f7fd fa75 	bl	8004634 <HAL_GetTick>
 800714a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800714c:	e00a      	b.n	8007164 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800714e:	f7fd fa71 	bl	8004634 <HAL_GetTick>
 8007152:	4602      	mov	r2, r0
 8007154:	693b      	ldr	r3, [r7, #16]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	f241 3288 	movw	r2, #5000	; 0x1388
 800715c:	4293      	cmp	r3, r2
 800715e:	d901      	bls.n	8007164 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8007160:	2303      	movs	r3, #3
 8007162:	e09b      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007164:	4b40      	ldr	r3, [pc, #256]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007166:	6a1b      	ldr	r3, [r3, #32]
 8007168:	f003 0302 	and.w	r3, r3, #2
 800716c:	2b00      	cmp	r3, #0
 800716e:	d1ee      	bne.n	800714e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8007170:	7dfb      	ldrb	r3, [r7, #23]
 8007172:	2b01      	cmp	r3, #1
 8007174:	d105      	bne.n	8007182 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007176:	4b3c      	ldr	r3, [pc, #240]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007178:	69db      	ldr	r3, [r3, #28]
 800717a:	4a3b      	ldr	r2, [pc, #236]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800717c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007180:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	69db      	ldr	r3, [r3, #28]
 8007186:	2b00      	cmp	r3, #0
 8007188:	f000 8087 	beq.w	800729a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800718c:	4b36      	ldr	r3, [pc, #216]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	f003 030c 	and.w	r3, r3, #12
 8007194:	2b08      	cmp	r3, #8
 8007196:	d061      	beq.n	800725c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	69db      	ldr	r3, [r3, #28]
 800719c:	2b02      	cmp	r3, #2
 800719e:	d146      	bne.n	800722e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071a0:	4b33      	ldr	r3, [pc, #204]	; (8007270 <HAL_RCC_OscConfig+0x4cc>)
 80071a2:	2200      	movs	r2, #0
 80071a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a6:	f7fd fa45 	bl	8004634 <HAL_GetTick>
 80071aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071ac:	e008      	b.n	80071c0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071ae:	f7fd fa41 	bl	8004634 <HAL_GetTick>
 80071b2:	4602      	mov	r2, r0
 80071b4:	693b      	ldr	r3, [r7, #16]
 80071b6:	1ad3      	subs	r3, r2, r3
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d901      	bls.n	80071c0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80071bc:	2303      	movs	r3, #3
 80071be:	e06d      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80071c0:	4b29      	ldr	r3, [pc, #164]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1f0      	bne.n	80071ae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6a1b      	ldr	r3, [r3, #32]
 80071d0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80071d4:	d108      	bne.n	80071e8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80071d6:	4b24      	ldr	r3, [pc, #144]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689b      	ldr	r3, [r3, #8]
 80071e2:	4921      	ldr	r1, [pc, #132]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80071e4:	4313      	orrs	r3, r2
 80071e6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071e8:	4b1f      	ldr	r3, [pc, #124]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80071ea:	685b      	ldr	r3, [r3, #4]
 80071ec:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a19      	ldr	r1, [r3, #32]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071f8:	430b      	orrs	r3, r1
 80071fa:	491b      	ldr	r1, [pc, #108]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 80071fc:	4313      	orrs	r3, r2
 80071fe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007200:	4b1b      	ldr	r3, [pc, #108]	; (8007270 <HAL_RCC_OscConfig+0x4cc>)
 8007202:	2201      	movs	r2, #1
 8007204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007206:	f7fd fa15 	bl	8004634 <HAL_GetTick>
 800720a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800720c:	e008      	b.n	8007220 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800720e:	f7fd fa11 	bl	8004634 <HAL_GetTick>
 8007212:	4602      	mov	r2, r0
 8007214:	693b      	ldr	r3, [r7, #16]
 8007216:	1ad3      	subs	r3, r2, r3
 8007218:	2b02      	cmp	r3, #2
 800721a:	d901      	bls.n	8007220 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800721c:	2303      	movs	r3, #3
 800721e:	e03d      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8007220:	4b11      	ldr	r3, [pc, #68]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007228:	2b00      	cmp	r3, #0
 800722a:	d0f0      	beq.n	800720e <HAL_RCC_OscConfig+0x46a>
 800722c:	e035      	b.n	800729a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800722e:	4b10      	ldr	r3, [pc, #64]	; (8007270 <HAL_RCC_OscConfig+0x4cc>)
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007234:	f7fd f9fe 	bl	8004634 <HAL_GetTick>
 8007238:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800723a:	e008      	b.n	800724e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800723c:	f7fd f9fa 	bl	8004634 <HAL_GetTick>
 8007240:	4602      	mov	r2, r0
 8007242:	693b      	ldr	r3, [r7, #16]
 8007244:	1ad3      	subs	r3, r2, r3
 8007246:	2b02      	cmp	r3, #2
 8007248:	d901      	bls.n	800724e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e026      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800724e:	4b06      	ldr	r3, [pc, #24]	; (8007268 <HAL_RCC_OscConfig+0x4c4>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007256:	2b00      	cmp	r3, #0
 8007258:	d1f0      	bne.n	800723c <HAL_RCC_OscConfig+0x498>
 800725a:	e01e      	b.n	800729a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	69db      	ldr	r3, [r3, #28]
 8007260:	2b01      	cmp	r3, #1
 8007262:	d107      	bne.n	8007274 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8007264:	2301      	movs	r3, #1
 8007266:	e019      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
 8007268:	40021000 	.word	0x40021000
 800726c:	40007000 	.word	0x40007000
 8007270:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8007274:	4b0b      	ldr	r3, [pc, #44]	; (80072a4 <HAL_RCC_OscConfig+0x500>)
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	6a1b      	ldr	r3, [r3, #32]
 8007284:	429a      	cmp	r2, r3
 8007286:	d106      	bne.n	8007296 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007292:	429a      	cmp	r2, r3
 8007294:	d001      	beq.n	800729a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8007296:	2301      	movs	r3, #1
 8007298:	e000      	b.n	800729c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800729a:	2300      	movs	r3, #0
}
 800729c:	4618      	mov	r0, r3
 800729e:	3718      	adds	r7, #24
 80072a0:	46bd      	mov	sp, r7
 80072a2:	bd80      	pop	{r7, pc}
 80072a4:	40021000 	.word	0x40021000

080072a8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b084      	sub	sp, #16
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	6078      	str	r0, [r7, #4]
 80072b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d101      	bne.n	80072bc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072b8:	2301      	movs	r3, #1
 80072ba:	e0d0      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80072bc:	4b6a      	ldr	r3, [pc, #424]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f003 0307 	and.w	r3, r3, #7
 80072c4:	683a      	ldr	r2, [r7, #0]
 80072c6:	429a      	cmp	r2, r3
 80072c8:	d910      	bls.n	80072ec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ca:	4b67      	ldr	r3, [pc, #412]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f023 0207 	bic.w	r2, r3, #7
 80072d2:	4965      	ldr	r1, [pc, #404]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	4313      	orrs	r3, r2
 80072d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80072da:	4b63      	ldr	r3, [pc, #396]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	f003 0307 	and.w	r3, r3, #7
 80072e2:	683a      	ldr	r2, [r7, #0]
 80072e4:	429a      	cmp	r2, r3
 80072e6:	d001      	beq.n	80072ec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80072e8:	2301      	movs	r3, #1
 80072ea:	e0b8      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	f003 0302 	and.w	r3, r3, #2
 80072f4:	2b00      	cmp	r3, #0
 80072f6:	d020      	beq.n	800733a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f003 0304 	and.w	r3, r3, #4
 8007300:	2b00      	cmp	r3, #0
 8007302:	d005      	beq.n	8007310 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007304:	4b59      	ldr	r3, [pc, #356]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007306:	685b      	ldr	r3, [r3, #4]
 8007308:	4a58      	ldr	r2, [pc, #352]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 800730a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800730e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0308 	and.w	r3, r3, #8
 8007318:	2b00      	cmp	r3, #0
 800731a:	d005      	beq.n	8007328 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800731c:	4b53      	ldr	r3, [pc, #332]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	4a52      	ldr	r2, [pc, #328]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007322:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8007326:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007328:	4b50      	ldr	r3, [pc, #320]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	689b      	ldr	r3, [r3, #8]
 8007334:	494d      	ldr	r1, [pc, #308]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007336:	4313      	orrs	r3, r2
 8007338:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f003 0301 	and.w	r3, r3, #1
 8007342:	2b00      	cmp	r3, #0
 8007344:	d040      	beq.n	80073c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	685b      	ldr	r3, [r3, #4]
 800734a:	2b01      	cmp	r3, #1
 800734c:	d107      	bne.n	800735e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800734e:	4b47      	ldr	r3, [pc, #284]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007356:	2b00      	cmp	r3, #0
 8007358:	d115      	bne.n	8007386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800735a:	2301      	movs	r3, #1
 800735c:	e07f      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	685b      	ldr	r3, [r3, #4]
 8007362:	2b02      	cmp	r3, #2
 8007364:	d107      	bne.n	8007376 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007366:	4b41      	ldr	r3, [pc, #260]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800736e:	2b00      	cmp	r3, #0
 8007370:	d109      	bne.n	8007386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007372:	2301      	movs	r3, #1
 8007374:	e073      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007376:	4b3d      	ldr	r3, [pc, #244]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	f003 0302 	and.w	r3, r3, #2
 800737e:	2b00      	cmp	r3, #0
 8007380:	d101      	bne.n	8007386 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e06b      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007386:	4b39      	ldr	r3, [pc, #228]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f023 0203 	bic.w	r2, r3, #3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	4936      	ldr	r1, [pc, #216]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007394:	4313      	orrs	r3, r2
 8007396:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007398:	f7fd f94c 	bl	8004634 <HAL_GetTick>
 800739c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800739e:	e00a      	b.n	80073b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073a0:	f7fd f948 	bl	8004634 <HAL_GetTick>
 80073a4:	4602      	mov	r2, r0
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	1ad3      	subs	r3, r2, r3
 80073aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80073ae:	4293      	cmp	r3, r2
 80073b0:	d901      	bls.n	80073b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e053      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073b6:	4b2d      	ldr	r3, [pc, #180]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 80073b8:	685b      	ldr	r3, [r3, #4]
 80073ba:	f003 020c 	and.w	r2, r3, #12
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	685b      	ldr	r3, [r3, #4]
 80073c2:	009b      	lsls	r3, r3, #2
 80073c4:	429a      	cmp	r2, r3
 80073c6:	d1eb      	bne.n	80073a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80073c8:	4b27      	ldr	r3, [pc, #156]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	f003 0307 	and.w	r3, r3, #7
 80073d0:	683a      	ldr	r2, [r7, #0]
 80073d2:	429a      	cmp	r2, r3
 80073d4:	d210      	bcs.n	80073f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80073d6:	4b24      	ldr	r3, [pc, #144]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f023 0207 	bic.w	r2, r3, #7
 80073de:	4922      	ldr	r1, [pc, #136]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	4313      	orrs	r3, r2
 80073e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80073e6:	4b20      	ldr	r3, [pc, #128]	; (8007468 <HAL_RCC_ClockConfig+0x1c0>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f003 0307 	and.w	r3, r3, #7
 80073ee:	683a      	ldr	r2, [r7, #0]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d001      	beq.n	80073f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80073f4:	2301      	movs	r3, #1
 80073f6:	e032      	b.n	800745e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	f003 0304 	and.w	r3, r3, #4
 8007400:	2b00      	cmp	r3, #0
 8007402:	d008      	beq.n	8007416 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007404:	4b19      	ldr	r3, [pc, #100]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007406:	685b      	ldr	r3, [r3, #4]
 8007408:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	68db      	ldr	r3, [r3, #12]
 8007410:	4916      	ldr	r1, [pc, #88]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007412:	4313      	orrs	r3, r2
 8007414:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0308 	and.w	r3, r3, #8
 800741e:	2b00      	cmp	r3, #0
 8007420:	d009      	beq.n	8007436 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8007422:	4b12      	ldr	r3, [pc, #72]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007424:	685b      	ldr	r3, [r3, #4]
 8007426:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	691b      	ldr	r3, [r3, #16]
 800742e:	00db      	lsls	r3, r3, #3
 8007430:	490e      	ldr	r1, [pc, #56]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 8007432:	4313      	orrs	r3, r2
 8007434:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007436:	f000 f821 	bl	800747c <HAL_RCC_GetSysClockFreq>
 800743a:	4602      	mov	r2, r0
 800743c:	4b0b      	ldr	r3, [pc, #44]	; (800746c <HAL_RCC_ClockConfig+0x1c4>)
 800743e:	685b      	ldr	r3, [r3, #4]
 8007440:	091b      	lsrs	r3, r3, #4
 8007442:	f003 030f 	and.w	r3, r3, #15
 8007446:	490a      	ldr	r1, [pc, #40]	; (8007470 <HAL_RCC_ClockConfig+0x1c8>)
 8007448:	5ccb      	ldrb	r3, [r1, r3]
 800744a:	fa22 f303 	lsr.w	r3, r2, r3
 800744e:	4a09      	ldr	r2, [pc, #36]	; (8007474 <HAL_RCC_ClockConfig+0x1cc>)
 8007450:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8007452:	4b09      	ldr	r3, [pc, #36]	; (8007478 <HAL_RCC_ClockConfig+0x1d0>)
 8007454:	681b      	ldr	r3, [r3, #0]
 8007456:	4618      	mov	r0, r3
 8007458:	f7fd f8aa 	bl	80045b0 <HAL_InitTick>

  return HAL_OK;
 800745c:	2300      	movs	r3, #0
}
 800745e:	4618      	mov	r0, r3
 8007460:	3710      	adds	r7, #16
 8007462:	46bd      	mov	sp, r7
 8007464:	bd80      	pop	{r7, pc}
 8007466:	bf00      	nop
 8007468:	40022000 	.word	0x40022000
 800746c:	40021000 	.word	0x40021000
 8007470:	0800e5c4 	.word	0x0800e5c4
 8007474:	20000604 	.word	0x20000604
 8007478:	20000608 	.word	0x20000608

0800747c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800747c:	b490      	push	{r4, r7}
 800747e:	b08a      	sub	sp, #40	; 0x28
 8007480:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8007482:	4b29      	ldr	r3, [pc, #164]	; (8007528 <HAL_RCC_GetSysClockFreq+0xac>)
 8007484:	1d3c      	adds	r4, r7, #4
 8007486:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007488:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800748c:	f240 2301 	movw	r3, #513	; 0x201
 8007490:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8007492:	2300      	movs	r3, #0
 8007494:	61fb      	str	r3, [r7, #28]
 8007496:	2300      	movs	r3, #0
 8007498:	61bb      	str	r3, [r7, #24]
 800749a:	2300      	movs	r3, #0
 800749c:	627b      	str	r3, [r7, #36]	; 0x24
 800749e:	2300      	movs	r3, #0
 80074a0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80074a2:	2300      	movs	r3, #0
 80074a4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80074a6:	4b21      	ldr	r3, [pc, #132]	; (800752c <HAL_RCC_GetSysClockFreq+0xb0>)
 80074a8:	685b      	ldr	r3, [r3, #4]
 80074aa:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80074ac:	69fb      	ldr	r3, [r7, #28]
 80074ae:	f003 030c 	and.w	r3, r3, #12
 80074b2:	2b04      	cmp	r3, #4
 80074b4:	d002      	beq.n	80074bc <HAL_RCC_GetSysClockFreq+0x40>
 80074b6:	2b08      	cmp	r3, #8
 80074b8:	d003      	beq.n	80074c2 <HAL_RCC_GetSysClockFreq+0x46>
 80074ba:	e02b      	b.n	8007514 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80074bc:	4b1c      	ldr	r3, [pc, #112]	; (8007530 <HAL_RCC_GetSysClockFreq+0xb4>)
 80074be:	623b      	str	r3, [r7, #32]
      break;
 80074c0:	e02b      	b.n	800751a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80074c2:	69fb      	ldr	r3, [r7, #28]
 80074c4:	0c9b      	lsrs	r3, r3, #18
 80074c6:	f003 030f 	and.w	r3, r3, #15
 80074ca:	3328      	adds	r3, #40	; 0x28
 80074cc:	443b      	add	r3, r7
 80074ce:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80074d2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80074d4:	69fb      	ldr	r3, [r7, #28]
 80074d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074da:	2b00      	cmp	r3, #0
 80074dc:	d012      	beq.n	8007504 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80074de:	4b13      	ldr	r3, [pc, #76]	; (800752c <HAL_RCC_GetSysClockFreq+0xb0>)
 80074e0:	685b      	ldr	r3, [r3, #4]
 80074e2:	0c5b      	lsrs	r3, r3, #17
 80074e4:	f003 0301 	and.w	r3, r3, #1
 80074e8:	3328      	adds	r3, #40	; 0x28
 80074ea:	443b      	add	r3, r7
 80074ec:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80074f0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	4a0e      	ldr	r2, [pc, #56]	; (8007530 <HAL_RCC_GetSysClockFreq+0xb4>)
 80074f6:	fb03 f202 	mul.w	r2, r3, r2
 80074fa:	69bb      	ldr	r3, [r7, #24]
 80074fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8007500:	627b      	str	r3, [r7, #36]	; 0x24
 8007502:	e004      	b.n	800750e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	4a0b      	ldr	r2, [pc, #44]	; (8007534 <HAL_RCC_GetSysClockFreq+0xb8>)
 8007508:	fb02 f303 	mul.w	r3, r2, r3
 800750c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800750e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007510:	623b      	str	r3, [r7, #32]
      break;
 8007512:	e002      	b.n	800751a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8007514:	4b08      	ldr	r3, [pc, #32]	; (8007538 <HAL_RCC_GetSysClockFreq+0xbc>)
 8007516:	623b      	str	r3, [r7, #32]
      break;
 8007518:	bf00      	nop
    }
  }
  return sysclockfreq;
 800751a:	6a3b      	ldr	r3, [r7, #32]
}
 800751c:	4618      	mov	r0, r3
 800751e:	3728      	adds	r7, #40	; 0x28
 8007520:	46bd      	mov	sp, r7
 8007522:	bc90      	pop	{r4, r7}
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	0800e5b4 	.word	0x0800e5b4
 800752c:	40021000 	.word	0x40021000
 8007530:	00f42400 	.word	0x00f42400
 8007534:	003d0900 	.word	0x003d0900
 8007538:	007a1200 	.word	0x007a1200

0800753c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800753c:	b480      	push	{r7}
 800753e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007540:	4b02      	ldr	r3, [pc, #8]	; (800754c <HAL_RCC_GetHCLKFreq+0x10>)
 8007542:	681b      	ldr	r3, [r3, #0]
}
 8007544:	4618      	mov	r0, r3
 8007546:	46bd      	mov	sp, r7
 8007548:	bc80      	pop	{r7}
 800754a:	4770      	bx	lr
 800754c:	20000604 	.word	0x20000604

08007550 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007550:	b580      	push	{r7, lr}
 8007552:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007554:	f7ff fff2 	bl	800753c <HAL_RCC_GetHCLKFreq>
 8007558:	4602      	mov	r2, r0
 800755a:	4b05      	ldr	r3, [pc, #20]	; (8007570 <HAL_RCC_GetPCLK1Freq+0x20>)
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	0a1b      	lsrs	r3, r3, #8
 8007560:	f003 0307 	and.w	r3, r3, #7
 8007564:	4903      	ldr	r1, [pc, #12]	; (8007574 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007566:	5ccb      	ldrb	r3, [r1, r3]
 8007568:	fa22 f303 	lsr.w	r3, r2, r3
}
 800756c:	4618      	mov	r0, r3
 800756e:	bd80      	pop	{r7, pc}
 8007570:	40021000 	.word	0x40021000
 8007574:	0800e5d4 	.word	0x0800e5d4

08007578 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800757c:	f7ff ffde 	bl	800753c <HAL_RCC_GetHCLKFreq>
 8007580:	4602      	mov	r2, r0
 8007582:	4b05      	ldr	r3, [pc, #20]	; (8007598 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	0adb      	lsrs	r3, r3, #11
 8007588:	f003 0307 	and.w	r3, r3, #7
 800758c:	4903      	ldr	r1, [pc, #12]	; (800759c <HAL_RCC_GetPCLK2Freq+0x24>)
 800758e:	5ccb      	ldrb	r3, [r1, r3]
 8007590:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007594:	4618      	mov	r0, r3
 8007596:	bd80      	pop	{r7, pc}
 8007598:	40021000 	.word	0x40021000
 800759c:	0800e5d4 	.word	0x0800e5d4

080075a0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80075a0:	b480      	push	{r7}
 80075a2:	b085      	sub	sp, #20
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80075a8:	4b0a      	ldr	r3, [pc, #40]	; (80075d4 <RCC_Delay+0x34>)
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a0a      	ldr	r2, [pc, #40]	; (80075d8 <RCC_Delay+0x38>)
 80075ae:	fba2 2303 	umull	r2, r3, r2, r3
 80075b2:	0a5b      	lsrs	r3, r3, #9
 80075b4:	687a      	ldr	r2, [r7, #4]
 80075b6:	fb02 f303 	mul.w	r3, r2, r3
 80075ba:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80075bc:	bf00      	nop
  }
  while (Delay --);
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	1e5a      	subs	r2, r3, #1
 80075c2:	60fa      	str	r2, [r7, #12]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1f9      	bne.n	80075bc <RCC_Delay+0x1c>
}
 80075c8:	bf00      	nop
 80075ca:	bf00      	nop
 80075cc:	3714      	adds	r7, #20
 80075ce:	46bd      	mov	sp, r7
 80075d0:	bc80      	pop	{r7}
 80075d2:	4770      	bx	lr
 80075d4:	20000604 	.word	0x20000604
 80075d8:	10624dd3 	.word	0x10624dd3

080075dc <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b086      	sub	sp, #24
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80075e4:	2300      	movs	r3, #0
 80075e6:	613b      	str	r3, [r7, #16]
 80075e8:	2300      	movs	r3, #0
 80075ea:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f003 0301 	and.w	r3, r3, #1
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d07d      	beq.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80075f8:	2300      	movs	r3, #0
 80075fa:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80075fc:	4b4f      	ldr	r3, [pc, #316]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80075fe:	69db      	ldr	r3, [r3, #28]
 8007600:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d10d      	bne.n	8007624 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007608:	4b4c      	ldr	r3, [pc, #304]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800760a:	69db      	ldr	r3, [r3, #28]
 800760c:	4a4b      	ldr	r2, [pc, #300]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800760e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007612:	61d3      	str	r3, [r2, #28]
 8007614:	4b49      	ldr	r3, [pc, #292]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007616:	69db      	ldr	r3, [r3, #28]
 8007618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800761c:	60bb      	str	r3, [r7, #8]
 800761e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007620:	2301      	movs	r3, #1
 8007622:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007624:	4b46      	ldr	r3, [pc, #280]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800762c:	2b00      	cmp	r3, #0
 800762e:	d118      	bne.n	8007662 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007630:	4b43      	ldr	r3, [pc, #268]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	4a42      	ldr	r2, [pc, #264]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007636:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800763a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800763c:	f7fc fffa 	bl	8004634 <HAL_GetTick>
 8007640:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007642:	e008      	b.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007644:	f7fc fff6 	bl	8004634 <HAL_GetTick>
 8007648:	4602      	mov	r2, r0
 800764a:	693b      	ldr	r3, [r7, #16]
 800764c:	1ad3      	subs	r3, r2, r3
 800764e:	2b64      	cmp	r3, #100	; 0x64
 8007650:	d901      	bls.n	8007656 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8007652:	2303      	movs	r3, #3
 8007654:	e06d      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007656:	4b3a      	ldr	r3, [pc, #232]	; (8007740 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800765e:	2b00      	cmp	r3, #0
 8007660:	d0f0      	beq.n	8007644 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8007662:	4b36      	ldr	r3, [pc, #216]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007664:	6a1b      	ldr	r3, [r3, #32]
 8007666:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800766a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d02e      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	685b      	ldr	r3, [r3, #4]
 8007676:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800767a:	68fa      	ldr	r2, [r7, #12]
 800767c:	429a      	cmp	r2, r3
 800767e:	d027      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007680:	4b2e      	ldr	r3, [pc, #184]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007682:	6a1b      	ldr	r3, [r3, #32]
 8007684:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007688:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800768a:	4b2e      	ldr	r3, [pc, #184]	; (8007744 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800768c:	2201      	movs	r2, #1
 800768e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007690:	4b2c      	ldr	r3, [pc, #176]	; (8007744 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8007692:	2200      	movs	r2, #0
 8007694:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8007696:	4a29      	ldr	r2, [pc, #164]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f003 0301 	and.w	r3, r3, #1
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d014      	beq.n	80076d0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80076a6:	f7fc ffc5 	bl	8004634 <HAL_GetTick>
 80076aa:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076ac:	e00a      	b.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80076ae:	f7fc ffc1 	bl	8004634 <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	1ad3      	subs	r3, r2, r3
 80076b8:	f241 3288 	movw	r2, #5000	; 0x1388
 80076bc:	4293      	cmp	r3, r2
 80076be:	d901      	bls.n	80076c4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e036      	b.n	8007732 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80076c4:	4b1d      	ldr	r3, [pc, #116]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076c6:	6a1b      	ldr	r3, [r3, #32]
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d0ee      	beq.n	80076ae <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80076d0:	4b1a      	ldr	r3, [pc, #104]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076d2:	6a1b      	ldr	r3, [r3, #32]
 80076d4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	685b      	ldr	r3, [r3, #4]
 80076dc:	4917      	ldr	r1, [pc, #92]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076de:	4313      	orrs	r3, r2
 80076e0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80076e2:	7dfb      	ldrb	r3, [r7, #23]
 80076e4:	2b01      	cmp	r3, #1
 80076e6:	d105      	bne.n	80076f4 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80076e8:	4b14      	ldr	r3, [pc, #80]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076ea:	69db      	ldr	r3, [r3, #28]
 80076ec:	4a13      	ldr	r2, [pc, #76]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80076ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80076f2:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f003 0302 	and.w	r3, r3, #2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d008      	beq.n	8007712 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007700:	4b0e      	ldr	r3, [pc, #56]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007702:	685b      	ldr	r3, [r3, #4]
 8007704:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	689b      	ldr	r3, [r3, #8]
 800770c:	490b      	ldr	r1, [pc, #44]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800770e:	4313      	orrs	r3, r2
 8007710:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f003 0310 	and.w	r3, r3, #16
 800771a:	2b00      	cmp	r3, #0
 800771c:	d008      	beq.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800771e:	4b07      	ldr	r3, [pc, #28]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8007720:	685b      	ldr	r3, [r3, #4]
 8007722:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	695b      	ldr	r3, [r3, #20]
 800772a:	4904      	ldr	r1, [pc, #16]	; (800773c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800772c:	4313      	orrs	r3, r2
 800772e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8007730:	2300      	movs	r3, #0
}
 8007732:	4618      	mov	r0, r3
 8007734:	3718      	adds	r7, #24
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40021000 	.word	0x40021000
 8007740:	40007000 	.word	0x40007000
 8007744:	42420440 	.word	0x42420440

08007748 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b082      	sub	sp, #8
 800774c:	af00      	add	r7, sp, #0
 800774e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d101      	bne.n	800775a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	e041      	b.n	80077de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007760:	b2db      	uxtb	r3, r3
 8007762:	2b00      	cmp	r3, #0
 8007764:	d106      	bne.n	8007774 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7fc fc18 	bl	8003fa4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	2202      	movs	r2, #2
 8007778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681a      	ldr	r2, [r3, #0]
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	3304      	adds	r3, #4
 8007784:	4619      	mov	r1, r3
 8007786:	4610      	mov	r0, r2
 8007788:	f000 fe7e 	bl	8008488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	2201      	movs	r2, #1
 8007790:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2201      	movs	r2, #1
 8007798:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2201      	movs	r2, #1
 80077a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2201      	movs	r2, #1
 80077b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2201      	movs	r2, #1
 80077b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	2201      	movs	r2, #1
 80077c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2201      	movs	r2, #1
 80077c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	2201      	movs	r2, #1
 80077d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2201      	movs	r2, #1
 80077d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80077dc:	2300      	movs	r3, #0
}
 80077de:	4618      	mov	r0, r3
 80077e0:	3708      	adds	r7, #8
 80077e2:	46bd      	mov	sp, r7
 80077e4:	bd80      	pop	{r7, pc}
	...

080077e8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80077e8:	b480      	push	{r7}
 80077ea:	b085      	sub	sp, #20
 80077ec:	af00      	add	r7, sp, #0
 80077ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80077f6:	b2db      	uxtb	r3, r3
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d001      	beq.n	8007800 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e044      	b.n	800788a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	68da      	ldr	r2, [r3, #12]
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	f042 0201 	orr.w	r2, r2, #1
 8007816:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a1d      	ldr	r2, [pc, #116]	; (8007894 <HAL_TIM_Base_Start_IT+0xac>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d018      	beq.n	8007854 <HAL_TIM_Base_Start_IT+0x6c>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a1c      	ldr	r2, [pc, #112]	; (8007898 <HAL_TIM_Base_Start_IT+0xb0>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d013      	beq.n	8007854 <HAL_TIM_Base_Start_IT+0x6c>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007834:	d00e      	beq.n	8007854 <HAL_TIM_Base_Start_IT+0x6c>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	4a18      	ldr	r2, [pc, #96]	; (800789c <HAL_TIM_Base_Start_IT+0xb4>)
 800783c:	4293      	cmp	r3, r2
 800783e:	d009      	beq.n	8007854 <HAL_TIM_Base_Start_IT+0x6c>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	4a16      	ldr	r2, [pc, #88]	; (80078a0 <HAL_TIM_Base_Start_IT+0xb8>)
 8007846:	4293      	cmp	r3, r2
 8007848:	d004      	beq.n	8007854 <HAL_TIM_Base_Start_IT+0x6c>
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	4a15      	ldr	r2, [pc, #84]	; (80078a4 <HAL_TIM_Base_Start_IT+0xbc>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d111      	bne.n	8007878 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	f003 0307 	and.w	r3, r3, #7
 800785e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	2b06      	cmp	r3, #6
 8007864:	d010      	beq.n	8007888 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f042 0201 	orr.w	r2, r2, #1
 8007874:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007876:	e007      	b.n	8007888 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	f042 0201 	orr.w	r2, r2, #1
 8007886:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3714      	adds	r7, #20
 800788e:	46bd      	mov	sp, r7
 8007890:	bc80      	pop	{r7}
 8007892:	4770      	bx	lr
 8007894:	40012c00 	.word	0x40012c00
 8007898:	40013400 	.word	0x40013400
 800789c:	40000400 	.word	0x40000400
 80078a0:	40000800 	.word	0x40000800
 80078a4:	40000c00 	.word	0x40000c00

080078a8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b082      	sub	sp, #8
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d101      	bne.n	80078ba <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80078b6:	2301      	movs	r3, #1
 80078b8:	e041      	b.n	800793e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80078c0:	b2db      	uxtb	r3, r3
 80078c2:	2b00      	cmp	r3, #0
 80078c4:	d106      	bne.n	80078d4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80078ce:	6878      	ldr	r0, [r7, #4]
 80078d0:	f000 f839 	bl	8007946 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2202      	movs	r2, #2
 80078d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681a      	ldr	r2, [r3, #0]
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	3304      	adds	r3, #4
 80078e4:	4619      	mov	r1, r3
 80078e6:	4610      	mov	r0, r2
 80078e8:	f000 fdce 	bl	8008488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2201      	movs	r2, #1
 80078f0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2201      	movs	r2, #1
 8007900:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2201      	movs	r2, #1
 8007908:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2201      	movs	r2, #1
 8007910:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2201      	movs	r2, #1
 8007920:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2201      	movs	r2, #1
 8007928:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2201      	movs	r2, #1
 8007930:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800793c:	2300      	movs	r3, #0
}
 800793e:	4618      	mov	r0, r3
 8007940:	3708      	adds	r7, #8
 8007942:	46bd      	mov	sp, r7
 8007944:	bd80      	pop	{r7, pc}

08007946 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007946:	b480      	push	{r7}
 8007948:	b083      	sub	sp, #12
 800794a:	af00      	add	r7, sp, #0
 800794c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800794e:	bf00      	nop
 8007950:	370c      	adds	r7, #12
 8007952:	46bd      	mov	sp, r7
 8007954:	bc80      	pop	{r7}
 8007956:	4770      	bx	lr

08007958 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007958:	b580      	push	{r7, lr}
 800795a:	b084      	sub	sp, #16
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
 8007960:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d109      	bne.n	800797c <HAL_TIM_PWM_Start+0x24>
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800796e:	b2db      	uxtb	r3, r3
 8007970:	2b01      	cmp	r3, #1
 8007972:	bf14      	ite	ne
 8007974:	2301      	movne	r3, #1
 8007976:	2300      	moveq	r3, #0
 8007978:	b2db      	uxtb	r3, r3
 800797a:	e022      	b.n	80079c2 <HAL_TIM_PWM_Start+0x6a>
 800797c:	683b      	ldr	r3, [r7, #0]
 800797e:	2b04      	cmp	r3, #4
 8007980:	d109      	bne.n	8007996 <HAL_TIM_PWM_Start+0x3e>
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007988:	b2db      	uxtb	r3, r3
 800798a:	2b01      	cmp	r3, #1
 800798c:	bf14      	ite	ne
 800798e:	2301      	movne	r3, #1
 8007990:	2300      	moveq	r3, #0
 8007992:	b2db      	uxtb	r3, r3
 8007994:	e015      	b.n	80079c2 <HAL_TIM_PWM_Start+0x6a>
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	2b08      	cmp	r3, #8
 800799a:	d109      	bne.n	80079b0 <HAL_TIM_PWM_Start+0x58>
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079a2:	b2db      	uxtb	r3, r3
 80079a4:	2b01      	cmp	r3, #1
 80079a6:	bf14      	ite	ne
 80079a8:	2301      	movne	r3, #1
 80079aa:	2300      	moveq	r3, #0
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	e008      	b.n	80079c2 <HAL_TIM_PWM_Start+0x6a>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	bf14      	ite	ne
 80079bc:	2301      	movne	r3, #1
 80079be:	2300      	moveq	r3, #0
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d001      	beq.n	80079ca <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80079c6:	2301      	movs	r3, #1
 80079c8:	e072      	b.n	8007ab0 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d104      	bne.n	80079da <HAL_TIM_PWM_Start+0x82>
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2202      	movs	r2, #2
 80079d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80079d8:	e013      	b.n	8007a02 <HAL_TIM_PWM_Start+0xaa>
 80079da:	683b      	ldr	r3, [r7, #0]
 80079dc:	2b04      	cmp	r3, #4
 80079de:	d104      	bne.n	80079ea <HAL_TIM_PWM_Start+0x92>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2202      	movs	r2, #2
 80079e4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80079e8:	e00b      	b.n	8007a02 <HAL_TIM_PWM_Start+0xaa>
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	2b08      	cmp	r3, #8
 80079ee:	d104      	bne.n	80079fa <HAL_TIM_PWM_Start+0xa2>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2202      	movs	r2, #2
 80079f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80079f8:	e003      	b.n	8007a02 <HAL_TIM_PWM_Start+0xaa>
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	2202      	movs	r2, #2
 80079fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2201      	movs	r2, #1
 8007a08:	6839      	ldr	r1, [r7, #0]
 8007a0a:	4618      	mov	r0, r3
 8007a0c:	f000 fff8 	bl	8008a00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	4a28      	ldr	r2, [pc, #160]	; (8007ab8 <HAL_TIM_PWM_Start+0x160>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d004      	beq.n	8007a24 <HAL_TIM_PWM_Start+0xcc>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	4a27      	ldr	r2, [pc, #156]	; (8007abc <HAL_TIM_PWM_Start+0x164>)
 8007a20:	4293      	cmp	r3, r2
 8007a22:	d101      	bne.n	8007a28 <HAL_TIM_PWM_Start+0xd0>
 8007a24:	2301      	movs	r3, #1
 8007a26:	e000      	b.n	8007a2a <HAL_TIM_PWM_Start+0xd2>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d007      	beq.n	8007a3e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007a3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	4a1d      	ldr	r2, [pc, #116]	; (8007ab8 <HAL_TIM_PWM_Start+0x160>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d018      	beq.n	8007a7a <HAL_TIM_PWM_Start+0x122>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4a1b      	ldr	r2, [pc, #108]	; (8007abc <HAL_TIM_PWM_Start+0x164>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d013      	beq.n	8007a7a <HAL_TIM_PWM_Start+0x122>
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a5a:	d00e      	beq.n	8007a7a <HAL_TIM_PWM_Start+0x122>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a17      	ldr	r2, [pc, #92]	; (8007ac0 <HAL_TIM_PWM_Start+0x168>)
 8007a62:	4293      	cmp	r3, r2
 8007a64:	d009      	beq.n	8007a7a <HAL_TIM_PWM_Start+0x122>
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	4a16      	ldr	r2, [pc, #88]	; (8007ac4 <HAL_TIM_PWM_Start+0x16c>)
 8007a6c:	4293      	cmp	r3, r2
 8007a6e:	d004      	beq.n	8007a7a <HAL_TIM_PWM_Start+0x122>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	4a14      	ldr	r2, [pc, #80]	; (8007ac8 <HAL_TIM_PWM_Start+0x170>)
 8007a76:	4293      	cmp	r3, r2
 8007a78:	d111      	bne.n	8007a9e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	689b      	ldr	r3, [r3, #8]
 8007a80:	f003 0307 	and.w	r3, r3, #7
 8007a84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	2b06      	cmp	r3, #6
 8007a8a:	d010      	beq.n	8007aae <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	681a      	ldr	r2, [r3, #0]
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	f042 0201 	orr.w	r2, r2, #1
 8007a9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007a9c:	e007      	b.n	8007aae <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	681b      	ldr	r3, [r3, #0]
 8007aa2:	681a      	ldr	r2, [r3, #0]
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f042 0201 	orr.w	r2, r2, #1
 8007aac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007aae:	2300      	movs	r3, #0
}
 8007ab0:	4618      	mov	r0, r3
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}
 8007ab8:	40012c00 	.word	0x40012c00
 8007abc:	40013400 	.word	0x40013400
 8007ac0:	40000400 	.word	0x40000400
 8007ac4:	40000800 	.word	0x40000800
 8007ac8:	40000c00 	.word	0x40000c00

08007acc <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b084      	sub	sp, #16
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
 8007ad4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d109      	bne.n	8007af0 <HAL_TIM_PWM_Start_IT+0x24>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ae2:	b2db      	uxtb	r3, r3
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	bf14      	ite	ne
 8007ae8:	2301      	movne	r3, #1
 8007aea:	2300      	moveq	r3, #0
 8007aec:	b2db      	uxtb	r3, r3
 8007aee:	e022      	b.n	8007b36 <HAL_TIM_PWM_Start_IT+0x6a>
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	2b04      	cmp	r3, #4
 8007af4:	d109      	bne.n	8007b0a <HAL_TIM_PWM_Start_IT+0x3e>
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007afc:	b2db      	uxtb	r3, r3
 8007afe:	2b01      	cmp	r3, #1
 8007b00:	bf14      	ite	ne
 8007b02:	2301      	movne	r3, #1
 8007b04:	2300      	moveq	r3, #0
 8007b06:	b2db      	uxtb	r3, r3
 8007b08:	e015      	b.n	8007b36 <HAL_TIM_PWM_Start_IT+0x6a>
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	2b08      	cmp	r3, #8
 8007b0e:	d109      	bne.n	8007b24 <HAL_TIM_PWM_Start_IT+0x58>
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007b16:	b2db      	uxtb	r3, r3
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	bf14      	ite	ne
 8007b1c:	2301      	movne	r3, #1
 8007b1e:	2300      	moveq	r3, #0
 8007b20:	b2db      	uxtb	r3, r3
 8007b22:	e008      	b.n	8007b36 <HAL_TIM_PWM_Start_IT+0x6a>
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007b2a:	b2db      	uxtb	r3, r3
 8007b2c:	2b01      	cmp	r3, #1
 8007b2e:	bf14      	ite	ne
 8007b30:	2301      	movne	r3, #1
 8007b32:	2300      	moveq	r3, #0
 8007b34:	b2db      	uxtb	r3, r3
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d001      	beq.n	8007b3e <HAL_TIM_PWM_Start_IT+0x72>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e0b8      	b.n	8007cb0 <HAL_TIM_PWM_Start_IT+0x1e4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007b3e:	683b      	ldr	r3, [r7, #0]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d104      	bne.n	8007b4e <HAL_TIM_PWM_Start_IT+0x82>
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2202      	movs	r2, #2
 8007b48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b4c:	e013      	b.n	8007b76 <HAL_TIM_PWM_Start_IT+0xaa>
 8007b4e:	683b      	ldr	r3, [r7, #0]
 8007b50:	2b04      	cmp	r3, #4
 8007b52:	d104      	bne.n	8007b5e <HAL_TIM_PWM_Start_IT+0x92>
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2202      	movs	r2, #2
 8007b58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b5c:	e00b      	b.n	8007b76 <HAL_TIM_PWM_Start_IT+0xaa>
 8007b5e:	683b      	ldr	r3, [r7, #0]
 8007b60:	2b08      	cmp	r3, #8
 8007b62:	d104      	bne.n	8007b6e <HAL_TIM_PWM_Start_IT+0xa2>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2202      	movs	r2, #2
 8007b68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b6c:	e003      	b.n	8007b76 <HAL_TIM_PWM_Start_IT+0xaa>
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2202      	movs	r2, #2
 8007b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 8007b76:	683b      	ldr	r3, [r7, #0]
 8007b78:	2b0c      	cmp	r3, #12
 8007b7a:	d841      	bhi.n	8007c00 <HAL_TIM_PWM_Start_IT+0x134>
 8007b7c:	a201      	add	r2, pc, #4	; (adr r2, 8007b84 <HAL_TIM_PWM_Start_IT+0xb8>)
 8007b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b82:	bf00      	nop
 8007b84:	08007bb9 	.word	0x08007bb9
 8007b88:	08007c01 	.word	0x08007c01
 8007b8c:	08007c01 	.word	0x08007c01
 8007b90:	08007c01 	.word	0x08007c01
 8007b94:	08007bcb 	.word	0x08007bcb
 8007b98:	08007c01 	.word	0x08007c01
 8007b9c:	08007c01 	.word	0x08007c01
 8007ba0:	08007c01 	.word	0x08007c01
 8007ba4:	08007bdd 	.word	0x08007bdd
 8007ba8:	08007c01 	.word	0x08007c01
 8007bac:	08007c01 	.word	0x08007c01
 8007bb0:	08007c01 	.word	0x08007c01
 8007bb4:	08007bef 	.word	0x08007bef
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	68da      	ldr	r2, [r3, #12]
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f042 0202 	orr.w	r2, r2, #2
 8007bc6:	60da      	str	r2, [r3, #12]
      break;
 8007bc8:	e01b      	b.n	8007c02 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68da      	ldr	r2, [r3, #12]
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	f042 0204 	orr.w	r2, r2, #4
 8007bd8:	60da      	str	r2, [r3, #12]
      break;
 8007bda:	e012      	b.n	8007c02 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	68da      	ldr	r2, [r3, #12]
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f042 0208 	orr.w	r2, r2, #8
 8007bea:	60da      	str	r2, [r3, #12]
      break;
 8007bec:	e009      	b.n	8007c02 <HAL_TIM_PWM_Start_IT+0x136>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	68da      	ldr	r2, [r3, #12]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 0210 	orr.w	r2, r2, #16
 8007bfc:	60da      	str	r2, [r3, #12]
      break;
 8007bfe:	e000      	b.n	8007c02 <HAL_TIM_PWM_Start_IT+0x136>
    }

    default:
      break;
 8007c00:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	2201      	movs	r2, #1
 8007c08:	6839      	ldr	r1, [r7, #0]
 8007c0a:	4618      	mov	r0, r3
 8007c0c:	f000 fef8 	bl	8008a00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4a28      	ldr	r2, [pc, #160]	; (8007cb8 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d004      	beq.n	8007c24 <HAL_TIM_PWM_Start_IT+0x158>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	4a27      	ldr	r2, [pc, #156]	; (8007cbc <HAL_TIM_PWM_Start_IT+0x1f0>)
 8007c20:	4293      	cmp	r3, r2
 8007c22:	d101      	bne.n	8007c28 <HAL_TIM_PWM_Start_IT+0x15c>
 8007c24:	2301      	movs	r3, #1
 8007c26:	e000      	b.n	8007c2a <HAL_TIM_PWM_Start_IT+0x15e>
 8007c28:	2300      	movs	r3, #0
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d007      	beq.n	8007c3e <HAL_TIM_PWM_Start_IT+0x172>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007c3c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4a1d      	ldr	r2, [pc, #116]	; (8007cb8 <HAL_TIM_PWM_Start_IT+0x1ec>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d018      	beq.n	8007c7a <HAL_TIM_PWM_Start_IT+0x1ae>
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	4a1b      	ldr	r2, [pc, #108]	; (8007cbc <HAL_TIM_PWM_Start_IT+0x1f0>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d013      	beq.n	8007c7a <HAL_TIM_PWM_Start_IT+0x1ae>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c5a:	d00e      	beq.n	8007c7a <HAL_TIM_PWM_Start_IT+0x1ae>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a17      	ldr	r2, [pc, #92]	; (8007cc0 <HAL_TIM_PWM_Start_IT+0x1f4>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d009      	beq.n	8007c7a <HAL_TIM_PWM_Start_IT+0x1ae>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a16      	ldr	r2, [pc, #88]	; (8007cc4 <HAL_TIM_PWM_Start_IT+0x1f8>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d004      	beq.n	8007c7a <HAL_TIM_PWM_Start_IT+0x1ae>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a14      	ldr	r2, [pc, #80]	; (8007cc8 <HAL_TIM_PWM_Start_IT+0x1fc>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d111      	bne.n	8007c9e <HAL_TIM_PWM_Start_IT+0x1d2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	689b      	ldr	r3, [r3, #8]
 8007c80:	f003 0307 	and.w	r3, r3, #7
 8007c84:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	2b06      	cmp	r3, #6
 8007c8a:	d010      	beq.n	8007cae <HAL_TIM_PWM_Start_IT+0x1e2>
    {
      __HAL_TIM_ENABLE(htim);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	681a      	ldr	r2, [r3, #0]
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f042 0201 	orr.w	r2, r2, #1
 8007c9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c9c:	e007      	b.n	8007cae <HAL_TIM_PWM_Start_IT+0x1e2>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f042 0201 	orr.w	r2, r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cae:	2300      	movs	r3, #0
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	40012c00 	.word	0x40012c00
 8007cbc:	40013400 	.word	0x40013400
 8007cc0:	40000400 	.word	0x40000400
 8007cc4:	40000800 	.word	0x40000800
 8007cc8:	40000c00 	.word	0x40000c00

08007ccc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007ccc:	b580      	push	{r7, lr}
 8007cce:	b086      	sub	sp, #24
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
 8007cd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	d101      	bne.n	8007ce0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	e093      	b.n	8007e08 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ce6:	b2db      	uxtb	r3, r3
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d106      	bne.n	8007cfa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2200      	movs	r2, #0
 8007cf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007cf4:	6878      	ldr	r0, [r7, #4]
 8007cf6:	f7fc f9eb 	bl	80040d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	2202      	movs	r2, #2
 8007cfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	689b      	ldr	r3, [r3, #8]
 8007d08:	687a      	ldr	r2, [r7, #4]
 8007d0a:	6812      	ldr	r2, [r2, #0]
 8007d0c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d10:	f023 0307 	bic.w	r3, r3, #7
 8007d14:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681a      	ldr	r2, [r3, #0]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	3304      	adds	r3, #4
 8007d1e:	4619      	mov	r1, r3
 8007d20:	4610      	mov	r0, r2
 8007d22:	f000 fbb1 	bl	8008488 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	699b      	ldr	r3, [r3, #24]
 8007d34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	6a1b      	ldr	r3, [r3, #32]
 8007d3c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007d3e:	683b      	ldr	r3, [r7, #0]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	697a      	ldr	r2, [r7, #20]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d4e:	f023 0303 	bic.w	r3, r3, #3
 8007d52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	689a      	ldr	r2, [r3, #8]
 8007d58:	683b      	ldr	r3, [r7, #0]
 8007d5a:	699b      	ldr	r3, [r3, #24]
 8007d5c:	021b      	lsls	r3, r3, #8
 8007d5e:	4313      	orrs	r3, r2
 8007d60:	693a      	ldr	r2, [r7, #16]
 8007d62:	4313      	orrs	r3, r2
 8007d64:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007d66:	693b      	ldr	r3, [r7, #16]
 8007d68:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007d6c:	f023 030c 	bic.w	r3, r3, #12
 8007d70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007d72:	693b      	ldr	r3, [r7, #16]
 8007d74:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007d78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007d7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007d7e:	683b      	ldr	r3, [r7, #0]
 8007d80:	68da      	ldr	r2, [r3, #12]
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	69db      	ldr	r3, [r3, #28]
 8007d86:	021b      	lsls	r3, r3, #8
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	693a      	ldr	r2, [r7, #16]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	691b      	ldr	r3, [r3, #16]
 8007d94:	011a      	lsls	r2, r3, #4
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	6a1b      	ldr	r3, [r3, #32]
 8007d9a:	031b      	lsls	r3, r3, #12
 8007d9c:	4313      	orrs	r3, r2
 8007d9e:	693a      	ldr	r2, [r7, #16]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007daa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	685a      	ldr	r2, [r3, #4]
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	695b      	ldr	r3, [r3, #20]
 8007db4:	011b      	lsls	r3, r3, #4
 8007db6:	4313      	orrs	r3, r2
 8007db8:	68fa      	ldr	r2, [r7, #12]
 8007dba:	4313      	orrs	r3, r2
 8007dbc:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	681b      	ldr	r3, [r3, #0]
 8007dc2:	697a      	ldr	r2, [r7, #20]
 8007dc4:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	693a      	ldr	r2, [r7, #16]
 8007dcc:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	68fa      	ldr	r2, [r7, #12]
 8007dd4:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2201      	movs	r2, #1
 8007dda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2201      	movs	r2, #1
 8007de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2201      	movs	r2, #1
 8007dea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	2201      	movs	r2, #1
 8007df2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2201      	movs	r2, #1
 8007dfa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	3718      	adds	r7, #24
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b084      	sub	sp, #16
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
 8007e18:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007e20:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007e28:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007e30:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007e38:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8007e3a:	683b      	ldr	r3, [r7, #0]
 8007e3c:	2b00      	cmp	r3, #0
 8007e3e:	d110      	bne.n	8007e62 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e40:	7bfb      	ldrb	r3, [r7, #15]
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	d102      	bne.n	8007e4c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e46:	7b7b      	ldrb	r3, [r7, #13]
 8007e48:	2b01      	cmp	r3, #1
 8007e4a:	d001      	beq.n	8007e50 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8007e4c:	2301      	movs	r3, #1
 8007e4e:	e069      	b.n	8007f24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2202      	movs	r2, #2
 8007e54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2202      	movs	r2, #2
 8007e5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007e60:	e031      	b.n	8007ec6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	2b04      	cmp	r3, #4
 8007e66:	d110      	bne.n	8007e8a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e68:	7bbb      	ldrb	r3, [r7, #14]
 8007e6a:	2b01      	cmp	r3, #1
 8007e6c:	d102      	bne.n	8007e74 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e6e:	7b3b      	ldrb	r3, [r7, #12]
 8007e70:	2b01      	cmp	r3, #1
 8007e72:	d001      	beq.n	8007e78 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8007e74:	2301      	movs	r3, #1
 8007e76:	e055      	b.n	8007f24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2202      	movs	r2, #2
 8007e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2202      	movs	r2, #2
 8007e84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007e88:	e01d      	b.n	8007ec6 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e8a:	7bfb      	ldrb	r3, [r7, #15]
 8007e8c:	2b01      	cmp	r3, #1
 8007e8e:	d108      	bne.n	8007ea2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e90:	7bbb      	ldrb	r3, [r7, #14]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d105      	bne.n	8007ea2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007e96:	7b7b      	ldrb	r3, [r7, #13]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d102      	bne.n	8007ea2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007e9c:	7b3b      	ldrb	r3, [r7, #12]
 8007e9e:	2b01      	cmp	r3, #1
 8007ea0:	d001      	beq.n	8007ea6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8007ea2:	2301      	movs	r3, #1
 8007ea4:	e03e      	b.n	8007f24 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	2202      	movs	r2, #2
 8007eaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	2202      	movs	r2, #2
 8007eb2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	2202      	movs	r2, #2
 8007eba:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2202      	movs	r2, #2
 8007ec2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d003      	beq.n	8007ed4 <HAL_TIM_Encoder_Start+0xc4>
 8007ecc:	683b      	ldr	r3, [r7, #0]
 8007ece:	2b04      	cmp	r3, #4
 8007ed0:	d008      	beq.n	8007ee4 <HAL_TIM_Encoder_Start+0xd4>
 8007ed2:	e00f      	b.n	8007ef4 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	681b      	ldr	r3, [r3, #0]
 8007ed8:	2201      	movs	r2, #1
 8007eda:	2100      	movs	r1, #0
 8007edc:	4618      	mov	r0, r3
 8007ede:	f000 fd8f 	bl	8008a00 <TIM_CCxChannelCmd>
      break;
 8007ee2:	e016      	b.n	8007f12 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	2201      	movs	r2, #1
 8007eea:	2104      	movs	r1, #4
 8007eec:	4618      	mov	r0, r3
 8007eee:	f000 fd87 	bl	8008a00 <TIM_CCxChannelCmd>
      break;
 8007ef2:	e00e      	b.n	8007f12 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	2201      	movs	r2, #1
 8007efa:	2100      	movs	r1, #0
 8007efc:	4618      	mov	r0, r3
 8007efe:	f000 fd7f 	bl	8008a00 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2201      	movs	r2, #1
 8007f08:	2104      	movs	r1, #4
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	f000 fd78 	bl	8008a00 <TIM_CCxChannelCmd>
      break;
 8007f10:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0201 	orr.w	r2, r2, #1
 8007f20:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8007f22:	2300      	movs	r3, #0
}
 8007f24:	4618      	mov	r0, r3
 8007f26:	3710      	adds	r7, #16
 8007f28:	46bd      	mov	sp, r7
 8007f2a:	bd80      	pop	{r7, pc}

08007f2c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b082      	sub	sp, #8
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	691b      	ldr	r3, [r3, #16]
 8007f3a:	f003 0302 	and.w	r3, r3, #2
 8007f3e:	2b02      	cmp	r3, #2
 8007f40:	d122      	bne.n	8007f88 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	68db      	ldr	r3, [r3, #12]
 8007f48:	f003 0302 	and.w	r3, r3, #2
 8007f4c:	2b02      	cmp	r3, #2
 8007f4e:	d11b      	bne.n	8007f88 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	681b      	ldr	r3, [r3, #0]
 8007f54:	f06f 0202 	mvn.w	r2, #2
 8007f58:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	2201      	movs	r2, #1
 8007f5e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	699b      	ldr	r3, [r3, #24]
 8007f66:	f003 0303 	and.w	r3, r3, #3
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d003      	beq.n	8007f76 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007f6e:	6878      	ldr	r0, [r7, #4]
 8007f70:	f000 fa6f 	bl	8008452 <HAL_TIM_IC_CaptureCallback>
 8007f74:	e005      	b.n	8007f82 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007f76:	6878      	ldr	r0, [r7, #4]
 8007f78:	f000 fa62 	bl	8008440 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007f7c:	6878      	ldr	r0, [r7, #4]
 8007f7e:	f000 fa71 	bl	8008464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2200      	movs	r2, #0
 8007f86:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	691b      	ldr	r3, [r3, #16]
 8007f8e:	f003 0304 	and.w	r3, r3, #4
 8007f92:	2b04      	cmp	r3, #4
 8007f94:	d122      	bne.n	8007fdc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	68db      	ldr	r3, [r3, #12]
 8007f9c:	f003 0304 	and.w	r3, r3, #4
 8007fa0:	2b04      	cmp	r3, #4
 8007fa2:	d11b      	bne.n	8007fdc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	f06f 0204 	mvn.w	r2, #4
 8007fac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	699b      	ldr	r3, [r3, #24]
 8007fba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d003      	beq.n	8007fca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f000 fa45 	bl	8008452 <HAL_TIM_IC_CaptureCallback>
 8007fc8:	e005      	b.n	8007fd6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007fca:	6878      	ldr	r0, [r7, #4]
 8007fcc:	f000 fa38 	bl	8008440 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007fd0:	6878      	ldr	r0, [r7, #4]
 8007fd2:	f000 fa47 	bl	8008464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	2200      	movs	r2, #0
 8007fda:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	691b      	ldr	r3, [r3, #16]
 8007fe2:	f003 0308 	and.w	r3, r3, #8
 8007fe6:	2b08      	cmp	r3, #8
 8007fe8:	d122      	bne.n	8008030 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	68db      	ldr	r3, [r3, #12]
 8007ff0:	f003 0308 	and.w	r3, r3, #8
 8007ff4:	2b08      	cmp	r3, #8
 8007ff6:	d11b      	bne.n	8008030 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	f06f 0208 	mvn.w	r2, #8
 8008000:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2204      	movs	r2, #4
 8008006:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	69db      	ldr	r3, [r3, #28]
 800800e:	f003 0303 	and.w	r3, r3, #3
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fa1b 	bl	8008452 <HAL_TIM_IC_CaptureCallback>
 800801c:	e005      	b.n	800802a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	f000 fa0e 	bl	8008440 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008024:	6878      	ldr	r0, [r7, #4]
 8008026:	f000 fa1d 	bl	8008464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2200      	movs	r2, #0
 800802e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	691b      	ldr	r3, [r3, #16]
 8008036:	f003 0310 	and.w	r3, r3, #16
 800803a:	2b10      	cmp	r3, #16
 800803c:	d122      	bne.n	8008084 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	68db      	ldr	r3, [r3, #12]
 8008044:	f003 0310 	and.w	r3, r3, #16
 8008048:	2b10      	cmp	r3, #16
 800804a:	d11b      	bne.n	8008084 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	f06f 0210 	mvn.w	r2, #16
 8008054:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	2208      	movs	r2, #8
 800805a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	69db      	ldr	r3, [r3, #28]
 8008062:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008066:	2b00      	cmp	r3, #0
 8008068:	d003      	beq.n	8008072 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800806a:	6878      	ldr	r0, [r7, #4]
 800806c:	f000 f9f1 	bl	8008452 <HAL_TIM_IC_CaptureCallback>
 8008070:	e005      	b.n	800807e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008072:	6878      	ldr	r0, [r7, #4]
 8008074:	f000 f9e4 	bl	8008440 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008078:	6878      	ldr	r0, [r7, #4]
 800807a:	f000 f9f3 	bl	8008464 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	2200      	movs	r2, #0
 8008082:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	691b      	ldr	r3, [r3, #16]
 800808a:	f003 0301 	and.w	r3, r3, #1
 800808e:	2b01      	cmp	r3, #1
 8008090:	d10e      	bne.n	80080b0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	68db      	ldr	r3, [r3, #12]
 8008098:	f003 0301 	and.w	r3, r3, #1
 800809c:	2b01      	cmp	r3, #1
 800809e:	d107      	bne.n	80080b0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f06f 0201 	mvn.w	r2, #1
 80080a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80080aa:	6878      	ldr	r0, [r7, #4]
 80080ac:	f7fa feea 	bl	8002e84 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80080b0:	687b      	ldr	r3, [r7, #4]
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	691b      	ldr	r3, [r3, #16]
 80080b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080ba:	2b80      	cmp	r3, #128	; 0x80
 80080bc:	d10e      	bne.n	80080dc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	68db      	ldr	r3, [r3, #12]
 80080c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80080c8:	2b80      	cmp	r3, #128	; 0x80
 80080ca:	d107      	bne.n	80080dc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80080d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	f000 fd7c 	bl	8008bd4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	691b      	ldr	r3, [r3, #16]
 80080e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080e6:	2b40      	cmp	r3, #64	; 0x40
 80080e8:	d10e      	bne.n	8008108 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	68db      	ldr	r3, [r3, #12]
 80080f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80080f4:	2b40      	cmp	r3, #64	; 0x40
 80080f6:	d107      	bne.n	8008108 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008100:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f000 f9b7 	bl	8008476 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	f003 0320 	and.w	r3, r3, #32
 8008112:	2b20      	cmp	r3, #32
 8008114:	d10e      	bne.n	8008134 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	68db      	ldr	r3, [r3, #12]
 800811c:	f003 0320 	and.w	r3, r3, #32
 8008120:	2b20      	cmp	r3, #32
 8008122:	d107      	bne.n	8008134 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f06f 0220 	mvn.w	r2, #32
 800812c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fd47 	bl	8008bc2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008134:	bf00      	nop
 8008136:	3708      	adds	r7, #8
 8008138:	46bd      	mov	sp, r7
 800813a:	bd80      	pop	{r7, pc}

0800813c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800813c:	b580      	push	{r7, lr}
 800813e:	b084      	sub	sp, #16
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800814e:	2b01      	cmp	r3, #1
 8008150:	d101      	bne.n	8008156 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008152:	2302      	movs	r3, #2
 8008154:	e0ac      	b.n	80082b0 <HAL_TIM_PWM_ConfigChannel+0x174>
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	2201      	movs	r2, #1
 800815a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	2b0c      	cmp	r3, #12
 8008162:	f200 809f 	bhi.w	80082a4 <HAL_TIM_PWM_ConfigChannel+0x168>
 8008166:	a201      	add	r2, pc, #4	; (adr r2, 800816c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8008168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800816c:	080081a1 	.word	0x080081a1
 8008170:	080082a5 	.word	0x080082a5
 8008174:	080082a5 	.word	0x080082a5
 8008178:	080082a5 	.word	0x080082a5
 800817c:	080081e1 	.word	0x080081e1
 8008180:	080082a5 	.word	0x080082a5
 8008184:	080082a5 	.word	0x080082a5
 8008188:	080082a5 	.word	0x080082a5
 800818c:	08008223 	.word	0x08008223
 8008190:	080082a5 	.word	0x080082a5
 8008194:	080082a5 	.word	0x080082a5
 8008198:	080082a5 	.word	0x080082a5
 800819c:	08008263 	.word	0x08008263
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80081a0:	68fb      	ldr	r3, [r7, #12]
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	68b9      	ldr	r1, [r7, #8]
 80081a6:	4618      	mov	r0, r3
 80081a8:	f000 f9e8 	bl	800857c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	699a      	ldr	r2, [r3, #24]
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f042 0208 	orr.w	r2, r2, #8
 80081ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	699a      	ldr	r2, [r3, #24]
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	f022 0204 	bic.w	r2, r2, #4
 80081ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	6999      	ldr	r1, [r3, #24]
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	430a      	orrs	r2, r1
 80081dc:	619a      	str	r2, [r3, #24]
      break;
 80081de:	e062      	b.n	80082a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80081e0:	68fb      	ldr	r3, [r7, #12]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	68b9      	ldr	r1, [r7, #8]
 80081e6:	4618      	mov	r0, r3
 80081e8:	f000 fa38 	bl	800865c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699a      	ldr	r2, [r3, #24]
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80081fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	699a      	ldr	r2, [r3, #24]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800820a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	6999      	ldr	r1, [r3, #24]
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	021a      	lsls	r2, r3, #8
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	430a      	orrs	r2, r1
 800821e:	619a      	str	r2, [r3, #24]
      break;
 8008220:	e041      	b.n	80082a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68b9      	ldr	r1, [r7, #8]
 8008228:	4618      	mov	r0, r3
 800822a:	f000 fa8b 	bl	8008744 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	69da      	ldr	r2, [r3, #28]
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f042 0208 	orr.w	r2, r2, #8
 800823c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	69da      	ldr	r2, [r3, #28]
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	f022 0204 	bic.w	r2, r2, #4
 800824c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	69d9      	ldr	r1, [r3, #28]
 8008254:	68bb      	ldr	r3, [r7, #8]
 8008256:	691a      	ldr	r2, [r3, #16]
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	430a      	orrs	r2, r1
 800825e:	61da      	str	r2, [r3, #28]
      break;
 8008260:	e021      	b.n	80082a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	68b9      	ldr	r1, [r7, #8]
 8008268:	4618      	mov	r0, r3
 800826a:	f000 fadf 	bl	800882c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	69da      	ldr	r2, [r3, #28]
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800827c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	69da      	ldr	r2, [r3, #28]
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800828c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	69d9      	ldr	r1, [r3, #28]
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	691b      	ldr	r3, [r3, #16]
 8008298:	021a      	lsls	r2, r3, #8
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	430a      	orrs	r2, r1
 80082a0:	61da      	str	r2, [r3, #28]
      break;
 80082a2:	e000      	b.n	80082a6 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80082a4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	2200      	movs	r2, #0
 80082aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80082ae:	2300      	movs	r3, #0
}
 80082b0:	4618      	mov	r0, r3
 80082b2:	3710      	adds	r7, #16
 80082b4:	46bd      	mov	sp, r7
 80082b6:	bd80      	pop	{r7, pc}

080082b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b084      	sub	sp, #16
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d101      	bne.n	80082d0 <HAL_TIM_ConfigClockSource+0x18>
 80082cc:	2302      	movs	r3, #2
 80082ce:	e0b3      	b.n	8008438 <HAL_TIM_ConfigClockSource+0x180>
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	2201      	movs	r2, #1
 80082d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2202      	movs	r2, #2
 80082dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	689b      	ldr	r3, [r3, #8]
 80082e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80082ee:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80082f6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	68fa      	ldr	r2, [r7, #12]
 80082fe:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008308:	d03e      	beq.n	8008388 <HAL_TIM_ConfigClockSource+0xd0>
 800830a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800830e:	f200 8087 	bhi.w	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008312:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008316:	f000 8085 	beq.w	8008424 <HAL_TIM_ConfigClockSource+0x16c>
 800831a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800831e:	d87f      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008320:	2b70      	cmp	r3, #112	; 0x70
 8008322:	d01a      	beq.n	800835a <HAL_TIM_ConfigClockSource+0xa2>
 8008324:	2b70      	cmp	r3, #112	; 0x70
 8008326:	d87b      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008328:	2b60      	cmp	r3, #96	; 0x60
 800832a:	d050      	beq.n	80083ce <HAL_TIM_ConfigClockSource+0x116>
 800832c:	2b60      	cmp	r3, #96	; 0x60
 800832e:	d877      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008330:	2b50      	cmp	r3, #80	; 0x50
 8008332:	d03c      	beq.n	80083ae <HAL_TIM_ConfigClockSource+0xf6>
 8008334:	2b50      	cmp	r3, #80	; 0x50
 8008336:	d873      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008338:	2b40      	cmp	r3, #64	; 0x40
 800833a:	d058      	beq.n	80083ee <HAL_TIM_ConfigClockSource+0x136>
 800833c:	2b40      	cmp	r3, #64	; 0x40
 800833e:	d86f      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008340:	2b30      	cmp	r3, #48	; 0x30
 8008342:	d064      	beq.n	800840e <HAL_TIM_ConfigClockSource+0x156>
 8008344:	2b30      	cmp	r3, #48	; 0x30
 8008346:	d86b      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008348:	2b20      	cmp	r3, #32
 800834a:	d060      	beq.n	800840e <HAL_TIM_ConfigClockSource+0x156>
 800834c:	2b20      	cmp	r3, #32
 800834e:	d867      	bhi.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
 8008350:	2b00      	cmp	r3, #0
 8008352:	d05c      	beq.n	800840e <HAL_TIM_ConfigClockSource+0x156>
 8008354:	2b10      	cmp	r3, #16
 8008356:	d05a      	beq.n	800840e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8008358:	e062      	b.n	8008420 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6818      	ldr	r0, [r3, #0]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	6899      	ldr	r1, [r3, #8]
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	685a      	ldr	r2, [r3, #4]
 8008366:	683b      	ldr	r3, [r7, #0]
 8008368:	68db      	ldr	r3, [r3, #12]
 800836a:	f000 fb2a 	bl	80089c2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	689b      	ldr	r3, [r3, #8]
 8008374:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800837c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	68fa      	ldr	r2, [r7, #12]
 8008384:	609a      	str	r2, [r3, #8]
      break;
 8008386:	e04e      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	6818      	ldr	r0, [r3, #0]
 800838c:	683b      	ldr	r3, [r7, #0]
 800838e:	6899      	ldr	r1, [r3, #8]
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	685a      	ldr	r2, [r3, #4]
 8008394:	683b      	ldr	r3, [r7, #0]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	f000 fb13 	bl	80089c2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	689a      	ldr	r2, [r3, #8]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80083aa:	609a      	str	r2, [r3, #8]
      break;
 80083ac:	e03b      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6818      	ldr	r0, [r3, #0]
 80083b2:	683b      	ldr	r3, [r7, #0]
 80083b4:	6859      	ldr	r1, [r3, #4]
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	68db      	ldr	r3, [r3, #12]
 80083ba:	461a      	mov	r2, r3
 80083bc:	f000 fa8a 	bl	80088d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	2150      	movs	r1, #80	; 0x50
 80083c6:	4618      	mov	r0, r3
 80083c8:	f000 fae1 	bl	800898e <TIM_ITRx_SetConfig>
      break;
 80083cc:	e02b      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	6818      	ldr	r0, [r3, #0]
 80083d2:	683b      	ldr	r3, [r7, #0]
 80083d4:	6859      	ldr	r1, [r3, #4]
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	68db      	ldr	r3, [r3, #12]
 80083da:	461a      	mov	r2, r3
 80083dc:	f000 faa8 	bl	8008930 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2160      	movs	r1, #96	; 0x60
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 fad1 	bl	800898e <TIM_ITRx_SetConfig>
      break;
 80083ec:	e01b      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6818      	ldr	r0, [r3, #0]
 80083f2:	683b      	ldr	r3, [r7, #0]
 80083f4:	6859      	ldr	r1, [r3, #4]
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	68db      	ldr	r3, [r3, #12]
 80083fa:	461a      	mov	r2, r3
 80083fc:	f000 fa6a 	bl	80088d4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2140      	movs	r1, #64	; 0x40
 8008406:	4618      	mov	r0, r3
 8008408:	f000 fac1 	bl	800898e <TIM_ITRx_SetConfig>
      break;
 800840c:	e00b      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4619      	mov	r1, r3
 8008418:	4610      	mov	r0, r2
 800841a:	f000 fab8 	bl	800898e <TIM_ITRx_SetConfig>
        break;
 800841e:	e002      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008420:	bf00      	nop
 8008422:	e000      	b.n	8008426 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008424:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008436:	2300      	movs	r3, #0
}
 8008438:	4618      	mov	r0, r3
 800843a:	3710      	adds	r7, #16
 800843c:	46bd      	mov	sp, r7
 800843e:	bd80      	pop	{r7, pc}

08008440 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	bc80      	pop	{r7}
 8008450:	4770      	bx	lr

08008452 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800845a:	bf00      	nop
 800845c:	370c      	adds	r7, #12
 800845e:	46bd      	mov	sp, r7
 8008460:	bc80      	pop	{r7}
 8008462:	4770      	bx	lr

08008464 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008464:	b480      	push	{r7}
 8008466:	b083      	sub	sp, #12
 8008468:	af00      	add	r7, sp, #0
 800846a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	bc80      	pop	{r7}
 8008474:	4770      	bx	lr

08008476 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	bc80      	pop	{r7}
 8008486:	4770      	bx	lr

08008488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008488:	b480      	push	{r7}
 800848a:	b085      	sub	sp, #20
 800848c:	af00      	add	r7, sp, #0
 800848e:	6078      	str	r0, [r7, #4]
 8008490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	4a33      	ldr	r2, [pc, #204]	; (8008568 <TIM_Base_SetConfig+0xe0>)
 800849c:	4293      	cmp	r3, r2
 800849e:	d013      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a32      	ldr	r2, [pc, #200]	; (800856c <TIM_Base_SetConfig+0xe4>)
 80084a4:	4293      	cmp	r3, r2
 80084a6:	d00f      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084ae:	d00b      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	4a2f      	ldr	r2, [pc, #188]	; (8008570 <TIM_Base_SetConfig+0xe8>)
 80084b4:	4293      	cmp	r3, r2
 80084b6:	d007      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	4a2e      	ldr	r2, [pc, #184]	; (8008574 <TIM_Base_SetConfig+0xec>)
 80084bc:	4293      	cmp	r3, r2
 80084be:	d003      	beq.n	80084c8 <TIM_Base_SetConfig+0x40>
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	4a2d      	ldr	r2, [pc, #180]	; (8008578 <TIM_Base_SetConfig+0xf0>)
 80084c4:	4293      	cmp	r3, r2
 80084c6:	d108      	bne.n	80084da <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	4a22      	ldr	r2, [pc, #136]	; (8008568 <TIM_Base_SetConfig+0xe0>)
 80084de:	4293      	cmp	r3, r2
 80084e0:	d013      	beq.n	800850a <TIM_Base_SetConfig+0x82>
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	4a21      	ldr	r2, [pc, #132]	; (800856c <TIM_Base_SetConfig+0xe4>)
 80084e6:	4293      	cmp	r3, r2
 80084e8:	d00f      	beq.n	800850a <TIM_Base_SetConfig+0x82>
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084f0:	d00b      	beq.n	800850a <TIM_Base_SetConfig+0x82>
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	4a1e      	ldr	r2, [pc, #120]	; (8008570 <TIM_Base_SetConfig+0xe8>)
 80084f6:	4293      	cmp	r3, r2
 80084f8:	d007      	beq.n	800850a <TIM_Base_SetConfig+0x82>
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	4a1d      	ldr	r2, [pc, #116]	; (8008574 <TIM_Base_SetConfig+0xec>)
 80084fe:	4293      	cmp	r3, r2
 8008500:	d003      	beq.n	800850a <TIM_Base_SetConfig+0x82>
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	4a1c      	ldr	r2, [pc, #112]	; (8008578 <TIM_Base_SetConfig+0xf0>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d108      	bne.n	800851c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008510:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008512:	683b      	ldr	r3, [r7, #0]
 8008514:	68db      	ldr	r3, [r3, #12]
 8008516:	68fa      	ldr	r2, [r7, #12]
 8008518:	4313      	orrs	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008522:	683b      	ldr	r3, [r7, #0]
 8008524:	695b      	ldr	r3, [r3, #20]
 8008526:	4313      	orrs	r3, r2
 8008528:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	68fa      	ldr	r2, [r7, #12]
 800852e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	689a      	ldr	r2, [r3, #8]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	4a09      	ldr	r2, [pc, #36]	; (8008568 <TIM_Base_SetConfig+0xe0>)
 8008544:	4293      	cmp	r3, r2
 8008546:	d003      	beq.n	8008550 <TIM_Base_SetConfig+0xc8>
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	4a08      	ldr	r2, [pc, #32]	; (800856c <TIM_Base_SetConfig+0xe4>)
 800854c:	4293      	cmp	r3, r2
 800854e:	d103      	bne.n	8008558 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	691a      	ldr	r2, [r3, #16]
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	615a      	str	r2, [r3, #20]
}
 800855e:	bf00      	nop
 8008560:	3714      	adds	r7, #20
 8008562:	46bd      	mov	sp, r7
 8008564:	bc80      	pop	{r7}
 8008566:	4770      	bx	lr
 8008568:	40012c00 	.word	0x40012c00
 800856c:	40013400 	.word	0x40013400
 8008570:	40000400 	.word	0x40000400
 8008574:	40000800 	.word	0x40000800
 8008578:	40000c00 	.word	0x40000c00

0800857c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800857c:	b480      	push	{r7}
 800857e:	b087      	sub	sp, #28
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
 8008584:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	6a1b      	ldr	r3, [r3, #32]
 800858a:	f023 0201 	bic.w	r2, r3, #1
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
 8008596:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	685b      	ldr	r3, [r3, #4]
 800859c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	699b      	ldr	r3, [r3, #24]
 80085a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80085aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f023 0303 	bic.w	r3, r3, #3
 80085b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	68fa      	ldr	r2, [r7, #12]
 80085ba:	4313      	orrs	r3, r2
 80085bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80085be:	697b      	ldr	r3, [r7, #20]
 80085c0:	f023 0302 	bic.w	r3, r3, #2
 80085c4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	697a      	ldr	r2, [r7, #20]
 80085cc:	4313      	orrs	r3, r2
 80085ce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	4a20      	ldr	r2, [pc, #128]	; (8008654 <TIM_OC1_SetConfig+0xd8>)
 80085d4:	4293      	cmp	r3, r2
 80085d6:	d003      	beq.n	80085e0 <TIM_OC1_SetConfig+0x64>
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4a1f      	ldr	r2, [pc, #124]	; (8008658 <TIM_OC1_SetConfig+0xdc>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d10c      	bne.n	80085fa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f023 0308 	bic.w	r3, r3, #8
 80085e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	697a      	ldr	r2, [r7, #20]
 80085ee:	4313      	orrs	r3, r2
 80085f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80085f2:	697b      	ldr	r3, [r7, #20]
 80085f4:	f023 0304 	bic.w	r3, r3, #4
 80085f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	4a15      	ldr	r2, [pc, #84]	; (8008654 <TIM_OC1_SetConfig+0xd8>)
 80085fe:	4293      	cmp	r3, r2
 8008600:	d003      	beq.n	800860a <TIM_OC1_SetConfig+0x8e>
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	4a14      	ldr	r2, [pc, #80]	; (8008658 <TIM_OC1_SetConfig+0xdc>)
 8008606:	4293      	cmp	r3, r2
 8008608:	d111      	bne.n	800862e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800860a:	693b      	ldr	r3, [r7, #16]
 800860c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008610:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008612:	693b      	ldr	r3, [r7, #16]
 8008614:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008618:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	695b      	ldr	r3, [r3, #20]
 800861e:	693a      	ldr	r2, [r7, #16]
 8008620:	4313      	orrs	r3, r2
 8008622:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	699b      	ldr	r3, [r3, #24]
 8008628:	693a      	ldr	r2, [r7, #16]
 800862a:	4313      	orrs	r3, r2
 800862c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	693a      	ldr	r2, [r7, #16]
 8008632:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	68fa      	ldr	r2, [r7, #12]
 8008638:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800863a:	683b      	ldr	r3, [r7, #0]
 800863c:	685a      	ldr	r2, [r3, #4]
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	697a      	ldr	r2, [r7, #20]
 8008646:	621a      	str	r2, [r3, #32]
}
 8008648:	bf00      	nop
 800864a:	371c      	adds	r7, #28
 800864c:	46bd      	mov	sp, r7
 800864e:	bc80      	pop	{r7}
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	40012c00 	.word	0x40012c00
 8008658:	40013400 	.word	0x40013400

0800865c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800865c:	b480      	push	{r7}
 800865e:	b087      	sub	sp, #28
 8008660:	af00      	add	r7, sp, #0
 8008662:	6078      	str	r0, [r7, #4]
 8008664:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	6a1b      	ldr	r3, [r3, #32]
 800866a:	f023 0210 	bic.w	r2, r3, #16
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6a1b      	ldr	r3, [r3, #32]
 8008676:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	685b      	ldr	r3, [r3, #4]
 800867c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	699b      	ldr	r3, [r3, #24]
 8008682:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800868a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008692:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008694:	683b      	ldr	r3, [r7, #0]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	021b      	lsls	r3, r3, #8
 800869a:	68fa      	ldr	r2, [r7, #12]
 800869c:	4313      	orrs	r3, r2
 800869e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80086a0:	697b      	ldr	r3, [r7, #20]
 80086a2:	f023 0320 	bic.w	r3, r3, #32
 80086a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80086a8:	683b      	ldr	r3, [r7, #0]
 80086aa:	689b      	ldr	r3, [r3, #8]
 80086ac:	011b      	lsls	r3, r3, #4
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	4313      	orrs	r3, r2
 80086b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	4a21      	ldr	r2, [pc, #132]	; (800873c <TIM_OC2_SetConfig+0xe0>)
 80086b8:	4293      	cmp	r3, r2
 80086ba:	d003      	beq.n	80086c4 <TIM_OC2_SetConfig+0x68>
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	4a20      	ldr	r2, [pc, #128]	; (8008740 <TIM_OC2_SetConfig+0xe4>)
 80086c0:	4293      	cmp	r3, r2
 80086c2:	d10d      	bne.n	80086e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80086c4:	697b      	ldr	r3, [r7, #20]
 80086c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80086ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80086cc:	683b      	ldr	r3, [r7, #0]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	011b      	lsls	r3, r3, #4
 80086d2:	697a      	ldr	r2, [r7, #20]
 80086d4:	4313      	orrs	r3, r2
 80086d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80086d8:	697b      	ldr	r3, [r7, #20]
 80086da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80086de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a16      	ldr	r2, [pc, #88]	; (800873c <TIM_OC2_SetConfig+0xe0>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d003      	beq.n	80086f0 <TIM_OC2_SetConfig+0x94>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a15      	ldr	r2, [pc, #84]	; (8008740 <TIM_OC2_SetConfig+0xe4>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d113      	bne.n	8008718 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80086f0:	693b      	ldr	r3, [r7, #16]
 80086f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80086f8:	693b      	ldr	r3, [r7, #16]
 80086fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008700:	683b      	ldr	r3, [r7, #0]
 8008702:	695b      	ldr	r3, [r3, #20]
 8008704:	009b      	lsls	r3, r3, #2
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	4313      	orrs	r3, r2
 800870a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800870c:	683b      	ldr	r3, [r7, #0]
 800870e:	699b      	ldr	r3, [r3, #24]
 8008710:	009b      	lsls	r3, r3, #2
 8008712:	693a      	ldr	r2, [r7, #16]
 8008714:	4313      	orrs	r3, r2
 8008716:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	693a      	ldr	r2, [r7, #16]
 800871c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	68fa      	ldr	r2, [r7, #12]
 8008722:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008724:	683b      	ldr	r3, [r7, #0]
 8008726:	685a      	ldr	r2, [r3, #4]
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	697a      	ldr	r2, [r7, #20]
 8008730:	621a      	str	r2, [r3, #32]
}
 8008732:	bf00      	nop
 8008734:	371c      	adds	r7, #28
 8008736:	46bd      	mov	sp, r7
 8008738:	bc80      	pop	{r7}
 800873a:	4770      	bx	lr
 800873c:	40012c00 	.word	0x40012c00
 8008740:	40013400 	.word	0x40013400

08008744 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008744:	b480      	push	{r7}
 8008746:	b087      	sub	sp, #28
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6a1b      	ldr	r3, [r3, #32]
 8008752:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6a1b      	ldr	r3, [r3, #32]
 800875e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	69db      	ldr	r3, [r3, #28]
 800876a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	f023 0303 	bic.w	r3, r3, #3
 800877a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	681b      	ldr	r3, [r3, #0]
 8008780:	68fa      	ldr	r2, [r7, #12]
 8008782:	4313      	orrs	r3, r2
 8008784:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800878c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	689b      	ldr	r3, [r3, #8]
 8008792:	021b      	lsls	r3, r3, #8
 8008794:	697a      	ldr	r2, [r7, #20]
 8008796:	4313      	orrs	r3, r2
 8008798:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a21      	ldr	r2, [pc, #132]	; (8008824 <TIM_OC3_SetConfig+0xe0>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d003      	beq.n	80087aa <TIM_OC3_SetConfig+0x66>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a20      	ldr	r2, [pc, #128]	; (8008828 <TIM_OC3_SetConfig+0xe4>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d10d      	bne.n	80087c6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80087b0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	68db      	ldr	r3, [r3, #12]
 80087b6:	021b      	lsls	r3, r3, #8
 80087b8:	697a      	ldr	r2, [r7, #20]
 80087ba:	4313      	orrs	r3, r2
 80087bc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80087c4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	4a16      	ldr	r2, [pc, #88]	; (8008824 <TIM_OC3_SetConfig+0xe0>)
 80087ca:	4293      	cmp	r3, r2
 80087cc:	d003      	beq.n	80087d6 <TIM_OC3_SetConfig+0x92>
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	4a15      	ldr	r2, [pc, #84]	; (8008828 <TIM_OC3_SetConfig+0xe4>)
 80087d2:	4293      	cmp	r3, r2
 80087d4:	d113      	bne.n	80087fe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80087d6:	693b      	ldr	r3, [r7, #16]
 80087d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80087dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80087de:	693b      	ldr	r3, [r7, #16]
 80087e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80087e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80087e6:	683b      	ldr	r3, [r7, #0]
 80087e8:	695b      	ldr	r3, [r3, #20]
 80087ea:	011b      	lsls	r3, r3, #4
 80087ec:	693a      	ldr	r2, [r7, #16]
 80087ee:	4313      	orrs	r3, r2
 80087f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80087f2:	683b      	ldr	r3, [r7, #0]
 80087f4:	699b      	ldr	r3, [r3, #24]
 80087f6:	011b      	lsls	r3, r3, #4
 80087f8:	693a      	ldr	r2, [r7, #16]
 80087fa:	4313      	orrs	r3, r2
 80087fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	693a      	ldr	r2, [r7, #16]
 8008802:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	68fa      	ldr	r2, [r7, #12]
 8008808:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800880a:	683b      	ldr	r3, [r7, #0]
 800880c:	685a      	ldr	r2, [r3, #4]
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	697a      	ldr	r2, [r7, #20]
 8008816:	621a      	str	r2, [r3, #32]
}
 8008818:	bf00      	nop
 800881a:	371c      	adds	r7, #28
 800881c:	46bd      	mov	sp, r7
 800881e:	bc80      	pop	{r7}
 8008820:	4770      	bx	lr
 8008822:	bf00      	nop
 8008824:	40012c00 	.word	0x40012c00
 8008828:	40013400 	.word	0x40013400

0800882c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800882c:	b480      	push	{r7}
 800882e:	b087      	sub	sp, #28
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
 8008834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	6a1b      	ldr	r3, [r3, #32]
 8008846:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	69db      	ldr	r3, [r3, #28]
 8008852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008854:	68fb      	ldr	r3, [r7, #12]
 8008856:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800885a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008862:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008864:	683b      	ldr	r3, [r7, #0]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	021b      	lsls	r3, r3, #8
 800886a:	68fa      	ldr	r2, [r7, #12]
 800886c:	4313      	orrs	r3, r2
 800886e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008870:	693b      	ldr	r3, [r7, #16]
 8008872:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008876:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008878:	683b      	ldr	r3, [r7, #0]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	031b      	lsls	r3, r3, #12
 800887e:	693a      	ldr	r2, [r7, #16]
 8008880:	4313      	orrs	r3, r2
 8008882:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	4a11      	ldr	r2, [pc, #68]	; (80088cc <TIM_OC4_SetConfig+0xa0>)
 8008888:	4293      	cmp	r3, r2
 800888a:	d003      	beq.n	8008894 <TIM_OC4_SetConfig+0x68>
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	4a10      	ldr	r2, [pc, #64]	; (80088d0 <TIM_OC4_SetConfig+0xa4>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d109      	bne.n	80088a8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008894:	697b      	ldr	r3, [r7, #20]
 8008896:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800889a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	695b      	ldr	r3, [r3, #20]
 80088a0:	019b      	lsls	r3, r3, #6
 80088a2:	697a      	ldr	r2, [r7, #20]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	697a      	ldr	r2, [r7, #20]
 80088ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80088b4:	683b      	ldr	r3, [r7, #0]
 80088b6:	685a      	ldr	r2, [r3, #4]
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	693a      	ldr	r2, [r7, #16]
 80088c0:	621a      	str	r2, [r3, #32]
}
 80088c2:	bf00      	nop
 80088c4:	371c      	adds	r7, #28
 80088c6:	46bd      	mov	sp, r7
 80088c8:	bc80      	pop	{r7}
 80088ca:	4770      	bx	lr
 80088cc:	40012c00 	.word	0x40012c00
 80088d0:	40013400 	.word	0x40013400

080088d4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088d4:	b480      	push	{r7}
 80088d6:	b087      	sub	sp, #28
 80088d8:	af00      	add	r7, sp, #0
 80088da:	60f8      	str	r0, [r7, #12]
 80088dc:	60b9      	str	r1, [r7, #8]
 80088de:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	6a1b      	ldr	r3, [r3, #32]
 80088e4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	f023 0201 	bic.w	r2, r3, #1
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	699b      	ldr	r3, [r3, #24]
 80088f6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088f8:	693b      	ldr	r3, [r7, #16]
 80088fa:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80088fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	011b      	lsls	r3, r3, #4
 8008904:	693a      	ldr	r2, [r7, #16]
 8008906:	4313      	orrs	r3, r2
 8008908:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800890a:	697b      	ldr	r3, [r7, #20]
 800890c:	f023 030a 	bic.w	r3, r3, #10
 8008910:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008912:	697a      	ldr	r2, [r7, #20]
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	4313      	orrs	r3, r2
 8008918:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	693a      	ldr	r2, [r7, #16]
 800891e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	621a      	str	r2, [r3, #32]
}
 8008926:	bf00      	nop
 8008928:	371c      	adds	r7, #28
 800892a:	46bd      	mov	sp, r7
 800892c:	bc80      	pop	{r7}
 800892e:	4770      	bx	lr

08008930 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008930:	b480      	push	{r7}
 8008932:	b087      	sub	sp, #28
 8008934:	af00      	add	r7, sp, #0
 8008936:	60f8      	str	r0, [r7, #12]
 8008938:	60b9      	str	r1, [r7, #8]
 800893a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	6a1b      	ldr	r3, [r3, #32]
 8008940:	f023 0210 	bic.w	r2, r3, #16
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	699b      	ldr	r3, [r3, #24]
 800894c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	6a1b      	ldr	r3, [r3, #32]
 8008952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008954:	697b      	ldr	r3, [r7, #20]
 8008956:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800895a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	031b      	lsls	r3, r3, #12
 8008960:	697a      	ldr	r2, [r7, #20]
 8008962:	4313      	orrs	r3, r2
 8008964:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800896c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	011b      	lsls	r3, r3, #4
 8008972:	693a      	ldr	r2, [r7, #16]
 8008974:	4313      	orrs	r3, r2
 8008976:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	693a      	ldr	r2, [r7, #16]
 8008982:	621a      	str	r2, [r3, #32]
}
 8008984:	bf00      	nop
 8008986:	371c      	adds	r7, #28
 8008988:	46bd      	mov	sp, r7
 800898a:	bc80      	pop	{r7}
 800898c:	4770      	bx	lr

0800898e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800898e:	b480      	push	{r7}
 8008990:	b085      	sub	sp, #20
 8008992:	af00      	add	r7, sp, #0
 8008994:	6078      	str	r0, [r7, #4]
 8008996:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089a4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80089a6:	683a      	ldr	r2, [r7, #0]
 80089a8:	68fb      	ldr	r3, [r7, #12]
 80089aa:	4313      	orrs	r3, r2
 80089ac:	f043 0307 	orr.w	r3, r3, #7
 80089b0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	68fa      	ldr	r2, [r7, #12]
 80089b6:	609a      	str	r2, [r3, #8]
}
 80089b8:	bf00      	nop
 80089ba:	3714      	adds	r7, #20
 80089bc:	46bd      	mov	sp, r7
 80089be:	bc80      	pop	{r7}
 80089c0:	4770      	bx	lr

080089c2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80089c2:	b480      	push	{r7}
 80089c4:	b087      	sub	sp, #28
 80089c6:	af00      	add	r7, sp, #0
 80089c8:	60f8      	str	r0, [r7, #12]
 80089ca:	60b9      	str	r1, [r7, #8]
 80089cc:	607a      	str	r2, [r7, #4]
 80089ce:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	689b      	ldr	r3, [r3, #8]
 80089d4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80089d6:	697b      	ldr	r3, [r7, #20]
 80089d8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80089dc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80089de:	683b      	ldr	r3, [r7, #0]
 80089e0:	021a      	lsls	r2, r3, #8
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	431a      	orrs	r2, r3
 80089e6:	68bb      	ldr	r3, [r7, #8]
 80089e8:	4313      	orrs	r3, r2
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	697a      	ldr	r2, [r7, #20]
 80089f4:	609a      	str	r2, [r3, #8]
}
 80089f6:	bf00      	nop
 80089f8:	371c      	adds	r7, #28
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bc80      	pop	{r7}
 80089fe:	4770      	bx	lr

08008a00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b087      	sub	sp, #28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f003 031f 	and.w	r3, r3, #31
 8008a12:	2201      	movs	r2, #1
 8008a14:	fa02 f303 	lsl.w	r3, r2, r3
 8008a18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6a1a      	ldr	r2, [r3, #32]
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	43db      	mvns	r3, r3
 8008a22:	401a      	ands	r2, r3
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6a1a      	ldr	r2, [r3, #32]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f003 031f 	and.w	r3, r3, #31
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	fa01 f303 	lsl.w	r3, r1, r3
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	621a      	str	r2, [r3, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	371c      	adds	r7, #28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bc80      	pop	{r7}
 8008a46:	4770      	bx	lr

08008a48 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008a48:	b480      	push	{r7}
 8008a4a:	b085      	sub	sp, #20
 8008a4c:	af00      	add	r7, sp, #0
 8008a4e:	6078      	str	r0, [r7, #4]
 8008a50:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d101      	bne.n	8008a60 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a5c:	2302      	movs	r3, #2
 8008a5e:	e050      	b.n	8008b02 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2201      	movs	r2, #1
 8008a64:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	2202      	movs	r2, #2
 8008a6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	685b      	ldr	r3, [r3, #4]
 8008a76:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	689b      	ldr	r3, [r3, #8]
 8008a7e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a86:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	68fa      	ldr	r2, [r7, #12]
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	68fa      	ldr	r2, [r7, #12]
 8008a98:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	4a1b      	ldr	r2, [pc, #108]	; (8008b0c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8008aa0:	4293      	cmp	r3, r2
 8008aa2:	d018      	beq.n	8008ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	4a19      	ldr	r2, [pc, #100]	; (8008b10 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008aaa:	4293      	cmp	r3, r2
 8008aac:	d013      	beq.n	8008ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008ab6:	d00e      	beq.n	8008ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	4a15      	ldr	r2, [pc, #84]	; (8008b14 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008abe:	4293      	cmp	r3, r2
 8008ac0:	d009      	beq.n	8008ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a14      	ldr	r2, [pc, #80]	; (8008b18 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008ac8:	4293      	cmp	r3, r2
 8008aca:	d004      	beq.n	8008ad6 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	4a12      	ldr	r2, [pc, #72]	; (8008b1c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008ad2:	4293      	cmp	r3, r2
 8008ad4:	d10c      	bne.n	8008af0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008adc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	4313      	orrs	r3, r2
 8008ae6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	68ba      	ldr	r2, [r7, #8]
 8008aee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	2201      	movs	r2, #1
 8008af4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b00:	2300      	movs	r3, #0
}
 8008b02:	4618      	mov	r0, r3
 8008b04:	3714      	adds	r7, #20
 8008b06:	46bd      	mov	sp, r7
 8008b08:	bc80      	pop	{r7}
 8008b0a:	4770      	bx	lr
 8008b0c:	40012c00 	.word	0x40012c00
 8008b10:	40013400 	.word	0x40013400
 8008b14:	40000400 	.word	0x40000400
 8008b18:	40000800 	.word	0x40000800
 8008b1c:	40000c00 	.word	0x40000c00

08008b20 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008b20:	b480      	push	{r7}
 8008b22:	b085      	sub	sp, #20
 8008b24:	af00      	add	r7, sp, #0
 8008b26:	6078      	str	r0, [r7, #4]
 8008b28:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	d101      	bne.n	8008b3c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008b38:	2302      	movs	r3, #2
 8008b3a:	e03d      	b.n	8008bb8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	2201      	movs	r2, #1
 8008b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	68db      	ldr	r3, [r3, #12]
 8008b4e:	4313      	orrs	r3, r2
 8008b50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b58:	683b      	ldr	r3, [r7, #0]
 8008b5a:	689b      	ldr	r3, [r3, #8]
 8008b5c:	4313      	orrs	r3, r2
 8008b5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	4313      	orrs	r3, r2
 8008b6c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008b74:	683b      	ldr	r3, [r7, #0]
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	4313      	orrs	r3, r2
 8008b7a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b82:	683b      	ldr	r3, [r7, #0]
 8008b84:	691b      	ldr	r3, [r3, #16]
 8008b86:	4313      	orrs	r3, r2
 8008b88:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	695b      	ldr	r3, [r3, #20]
 8008b94:	4313      	orrs	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008b98:	68fb      	ldr	r3, [r7, #12]
 8008b9a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	69db      	ldr	r3, [r3, #28]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	68fa      	ldr	r2, [r7, #12]
 8008bac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	2200      	movs	r2, #0
 8008bb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008bb6:	2300      	movs	r3, #0
}
 8008bb8:	4618      	mov	r0, r3
 8008bba:	3714      	adds	r7, #20
 8008bbc:	46bd      	mov	sp, r7
 8008bbe:	bc80      	pop	{r7}
 8008bc0:	4770      	bx	lr

08008bc2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008bc2:	b480      	push	{r7}
 8008bc4:	b083      	sub	sp, #12
 8008bc6:	af00      	add	r7, sp, #0
 8008bc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008bca:	bf00      	nop
 8008bcc:	370c      	adds	r7, #12
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	bc80      	pop	{r7}
 8008bd2:	4770      	bx	lr

08008bd4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008bd4:	b480      	push	{r7}
 8008bd6:	b083      	sub	sp, #12
 8008bd8:	af00      	add	r7, sp, #0
 8008bda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bdc:	bf00      	nop
 8008bde:	370c      	adds	r7, #12
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bc80      	pop	{r7}
 8008be4:	4770      	bx	lr

08008be6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008be6:	b580      	push	{r7, lr}
 8008be8:	b082      	sub	sp, #8
 8008bea:	af00      	add	r7, sp, #0
 8008bec:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d101      	bne.n	8008bf8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	e03f      	b.n	8008c78 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	d106      	bne.n	8008c12 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	2200      	movs	r2, #0
 8008c08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7fb fbc5 	bl	800439c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	2224      	movs	r2, #36	; 0x24
 8008c16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	68da      	ldr	r2, [r3, #12]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c28:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 fe08 	bl	8009840 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	691a      	ldr	r2, [r3, #16]
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008c3e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	695a      	ldr	r2, [r3, #20]
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008c4e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	68da      	ldr	r2, [r3, #12]
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008c5e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2200      	movs	r2, #0
 8008c64:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	2220      	movs	r2, #32
 8008c6a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2220      	movs	r2, #32
 8008c72:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008c76:	2300      	movs	r3, #0
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	3708      	adds	r7, #8
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bd80      	pop	{r7, pc}

08008c80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	b08a      	sub	sp, #40	; 0x28
 8008c84:	af02      	add	r7, sp, #8
 8008c86:	60f8      	str	r0, [r7, #12]
 8008c88:	60b9      	str	r1, [r7, #8]
 8008c8a:	603b      	str	r3, [r7, #0]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008c90:	2300      	movs	r3, #0
 8008c92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008c9a:	b2db      	uxtb	r3, r3
 8008c9c:	2b20      	cmp	r3, #32
 8008c9e:	d17c      	bne.n	8008d9a <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d002      	beq.n	8008cac <HAL_UART_Transmit+0x2c>
 8008ca6:	88fb      	ldrh	r3, [r7, #6]
 8008ca8:	2b00      	cmp	r3, #0
 8008caa:	d101      	bne.n	8008cb0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e075      	b.n	8008d9c <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cb6:	2b01      	cmp	r3, #1
 8008cb8:	d101      	bne.n	8008cbe <HAL_UART_Transmit+0x3e>
 8008cba:	2302      	movs	r3, #2
 8008cbc:	e06e      	b.n	8008d9c <HAL_UART_Transmit+0x11c>
 8008cbe:	68fb      	ldr	r3, [r7, #12]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	2200      	movs	r2, #0
 8008cca:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	2221      	movs	r2, #33	; 0x21
 8008cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008cd4:	f7fb fcae 	bl	8004634 <HAL_GetTick>
 8008cd8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	88fa      	ldrh	r2, [r7, #6]
 8008cde:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	88fa      	ldrh	r2, [r7, #6]
 8008ce4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	689b      	ldr	r3, [r3, #8]
 8008cea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008cee:	d108      	bne.n	8008d02 <HAL_UART_Transmit+0x82>
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	691b      	ldr	r3, [r3, #16]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d104      	bne.n	8008d02 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8008cfc:	68bb      	ldr	r3, [r7, #8]
 8008cfe:	61bb      	str	r3, [r7, #24]
 8008d00:	e003      	b.n	8008d0a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008d02:	68bb      	ldr	r3, [r7, #8]
 8008d04:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008d06:	2300      	movs	r3, #0
 8008d08:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	2200      	movs	r2, #0
 8008d0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008d12:	e02a      	b.n	8008d6a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008d14:	683b      	ldr	r3, [r7, #0]
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	697b      	ldr	r3, [r7, #20]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	2180      	movs	r1, #128	; 0x80
 8008d1e:	68f8      	ldr	r0, [r7, #12]
 8008d20:	f000 fb40 	bl	80093a4 <UART_WaitOnFlagUntilTimeout>
 8008d24:	4603      	mov	r3, r0
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d001      	beq.n	8008d2e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008d2a:	2303      	movs	r3, #3
 8008d2c:	e036      	b.n	8008d9c <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d10b      	bne.n	8008d4c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008d34:	69bb      	ldr	r3, [r7, #24]
 8008d36:	881b      	ldrh	r3, [r3, #0]
 8008d38:	461a      	mov	r2, r3
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d42:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008d44:	69bb      	ldr	r3, [r7, #24]
 8008d46:	3302      	adds	r3, #2
 8008d48:	61bb      	str	r3, [r7, #24]
 8008d4a:	e007      	b.n	8008d5c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	781a      	ldrb	r2, [r3, #0]
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008d56:	69fb      	ldr	r3, [r7, #28]
 8008d58:	3301      	adds	r3, #1
 8008d5a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d60:	b29b      	uxth	r3, r3
 8008d62:	3b01      	subs	r3, #1
 8008d64:	b29a      	uxth	r2, r3
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008d6a:	68fb      	ldr	r3, [r7, #12]
 8008d6c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008d6e:	b29b      	uxth	r3, r3
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d1cf      	bne.n	8008d14 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	697b      	ldr	r3, [r7, #20]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	2140      	movs	r1, #64	; 0x40
 8008d7e:	68f8      	ldr	r0, [r7, #12]
 8008d80:	f000 fb10 	bl	80093a4 <UART_WaitOnFlagUntilTimeout>
 8008d84:	4603      	mov	r3, r0
 8008d86:	2b00      	cmp	r3, #0
 8008d88:	d001      	beq.n	8008d8e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008d8a:	2303      	movs	r3, #3
 8008d8c:	e006      	b.n	8008d9c <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2220      	movs	r2, #32
 8008d92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008d96:	2300      	movs	r3, #0
 8008d98:	e000      	b.n	8008d9c <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008d9a:	2302      	movs	r3, #2
  }
}
 8008d9c:	4618      	mov	r0, r3
 8008d9e:	3720      	adds	r7, #32
 8008da0:	46bd      	mov	sp, r7
 8008da2:	bd80      	pop	{r7, pc}

08008da4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	60f8      	str	r0, [r7, #12]
 8008dac:	60b9      	str	r1, [r7, #8]
 8008dae:	4613      	mov	r3, r2
 8008db0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008db8:	b2db      	uxtb	r3, r3
 8008dba:	2b20      	cmp	r3, #32
 8008dbc:	d11d      	bne.n	8008dfa <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dbe:	68bb      	ldr	r3, [r7, #8]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d002      	beq.n	8008dca <HAL_UART_Receive_IT+0x26>
 8008dc4:	88fb      	ldrh	r3, [r7, #6]
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d101      	bne.n	8008dce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008dca:	2301      	movs	r3, #1
 8008dcc:	e016      	b.n	8008dfc <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008dd4:	2b01      	cmp	r3, #1
 8008dd6:	d101      	bne.n	8008ddc <HAL_UART_Receive_IT+0x38>
 8008dd8:	2302      	movs	r3, #2
 8008dda:	e00f      	b.n	8008dfc <HAL_UART_Receive_IT+0x58>
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	2201      	movs	r2, #1
 8008de0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008dea:	88fb      	ldrh	r3, [r7, #6]
 8008dec:	461a      	mov	r2, r3
 8008dee:	68b9      	ldr	r1, [r7, #8]
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f000 fb21 	bl	8009438 <UART_Start_Receive_IT>
 8008df6:	4603      	mov	r3, r0
 8008df8:	e000      	b.n	8008dfc <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008dfa:	2302      	movs	r3, #2
  }
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b086      	sub	sp, #24
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b20      	cmp	r3, #32
 8008e1c:	d13c      	bne.n	8008e98 <HAL_UARTEx_ReceiveToIdle_DMA+0x94>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e1e:	68bb      	ldr	r3, [r7, #8]
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d002      	beq.n	8008e2a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8008e24:	88fb      	ldrh	r3, [r7, #6]
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d101      	bne.n	8008e2e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e2a:	2301      	movs	r3, #1
 8008e2c:	e035      	b.n	8008e9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
    }

    __HAL_LOCK(huart);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d101      	bne.n	8008e3c <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8008e38:	2302      	movs	r3, #2
 8008e3a:	e02e      	b.n	8008e9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	2201      	movs	r2, #1
 8008e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2201      	movs	r2, #1
 8008e48:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8008e4a:	88fb      	ldrh	r3, [r7, #6]
 8008e4c:	461a      	mov	r2, r3
 8008e4e:	68b9      	ldr	r1, [r7, #8]
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	f000 fb2b 	bl	80094ac <UART_Start_Receive_DMA>
 8008e56:	4603      	mov	r3, r0
 8008e58:	75fb      	strb	r3, [r7, #23]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8008e5a:	7dfb      	ldrb	r3, [r7, #23]
 8008e5c:	2b00      	cmp	r3, #0
 8008e5e:	d119      	bne.n	8008e94 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e64:	2b01      	cmp	r3, #1
 8008e66:	d113      	bne.n	8008e90 <HAL_UARTEx_ReceiveToIdle_DMA+0x8c>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008e68:	2300      	movs	r3, #0
 8008e6a:	613b      	str	r3, [r7, #16]
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	681b      	ldr	r3, [r3, #0]
 8008e72:	613b      	str	r3, [r7, #16]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	685b      	ldr	r3, [r3, #4]
 8008e7a:	613b      	str	r3, [r7, #16]
 8008e7c:	693b      	ldr	r3, [r7, #16]
        SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	68da      	ldr	r2, [r3, #12]
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f042 0210 	orr.w	r2, r2, #16
 8008e8c:	60da      	str	r2, [r3, #12]
 8008e8e:	e001      	b.n	8008e94 <HAL_UARTEx_ReceiveToIdle_DMA+0x90>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008e90:	2301      	movs	r3, #1
 8008e92:	75fb      	strb	r3, [r7, #23]
      }
    }

    return status;
 8008e94:	7dfb      	ldrb	r3, [r7, #23]
 8008e96:	e000      	b.n	8008e9a <HAL_UARTEx_ReceiveToIdle_DMA+0x96>
  }
  else
  {
    return HAL_BUSY;
 8008e98:	2302      	movs	r3, #2
  }
}
 8008e9a:	4618      	mov	r0, r3
 8008e9c:	3718      	adds	r7, #24
 8008e9e:	46bd      	mov	sp, r7
 8008ea0:	bd80      	pop	{r7, pc}
	...

08008ea4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008ea4:	b580      	push	{r7, lr}
 8008ea6:	b08a      	sub	sp, #40	; 0x28
 8008ea8:	af00      	add	r7, sp, #0
 8008eaa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	68db      	ldr	r3, [r3, #12]
 8008eba:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	695b      	ldr	r3, [r3, #20]
 8008ec2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ece:	f003 030f 	and.w	r3, r3, #15
 8008ed2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008ed4:	69bb      	ldr	r3, [r7, #24]
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d10d      	bne.n	8008ef6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008edc:	f003 0320 	and.w	r3, r3, #32
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d008      	beq.n	8008ef6 <HAL_UART_IRQHandler+0x52>
 8008ee4:	6a3b      	ldr	r3, [r7, #32]
 8008ee6:	f003 0320 	and.w	r3, r3, #32
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d003      	beq.n	8008ef6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008eee:	6878      	ldr	r0, [r7, #4]
 8008ef0:	f000 fbfc 	bl	80096ec <UART_Receive_IT>
      return;
 8008ef4:	e17b      	b.n	80091ee <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008ef6:	69bb      	ldr	r3, [r7, #24]
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	f000 80b1 	beq.w	8009060 <HAL_UART_IRQHandler+0x1bc>
 8008efe:	69fb      	ldr	r3, [r7, #28]
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d105      	bne.n	8008f14 <HAL_UART_IRQHandler+0x70>
 8008f08:	6a3b      	ldr	r3, [r7, #32]
 8008f0a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	f000 80a6 	beq.w	8009060 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f16:	f003 0301 	and.w	r3, r3, #1
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00a      	beq.n	8008f34 <HAL_UART_IRQHandler+0x90>
 8008f1e:	6a3b      	ldr	r3, [r7, #32]
 8008f20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d005      	beq.n	8008f34 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f2c:	f043 0201 	orr.w	r2, r3, #1
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008f34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f36:	f003 0304 	and.w	r3, r3, #4
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d00a      	beq.n	8008f54 <HAL_UART_IRQHandler+0xb0>
 8008f3e:	69fb      	ldr	r3, [r7, #28]
 8008f40:	f003 0301 	and.w	r3, r3, #1
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d005      	beq.n	8008f54 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f4c:	f043 0202 	orr.w	r2, r3, #2
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008f54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f56:	f003 0302 	and.w	r3, r3, #2
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d00a      	beq.n	8008f74 <HAL_UART_IRQHandler+0xd0>
 8008f5e:	69fb      	ldr	r3, [r7, #28]
 8008f60:	f003 0301 	and.w	r3, r3, #1
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d005      	beq.n	8008f74 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f6c:	f043 0204 	orr.w	r2, r3, #4
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8008f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f76:	f003 0308 	and.w	r3, r3, #8
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d00f      	beq.n	8008f9e <HAL_UART_IRQHandler+0xfa>
 8008f7e:	6a3b      	ldr	r3, [r7, #32]
 8008f80:	f003 0320 	and.w	r3, r3, #32
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d104      	bne.n	8008f92 <HAL_UART_IRQHandler+0xee>
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	f003 0301 	and.w	r3, r3, #1
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d005      	beq.n	8008f9e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f96:	f043 0208 	orr.w	r2, r3, #8
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	f000 811e 	beq.w	80091e4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008faa:	f003 0320 	and.w	r3, r3, #32
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d007      	beq.n	8008fc2 <HAL_UART_IRQHandler+0x11e>
 8008fb2:	6a3b      	ldr	r3, [r7, #32]
 8008fb4:	f003 0320 	and.w	r3, r3, #32
 8008fb8:	2b00      	cmp	r3, #0
 8008fba:	d002      	beq.n	8008fc2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8008fbc:	6878      	ldr	r0, [r7, #4]
 8008fbe:	f000 fb95 	bl	80096ec <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	695b      	ldr	r3, [r3, #20]
 8008fc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	bf14      	ite	ne
 8008fd0:	2301      	movne	r3, #1
 8008fd2:	2300      	moveq	r3, #0
 8008fd4:	b2db      	uxtb	r3, r3
 8008fd6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fdc:	f003 0308 	and.w	r3, r3, #8
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d102      	bne.n	8008fea <HAL_UART_IRQHandler+0x146>
 8008fe4:	697b      	ldr	r3, [r7, #20]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d031      	beq.n	800904e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 fad7 	bl	800959e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	695b      	ldr	r3, [r3, #20]
 8008ff6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d023      	beq.n	8009046 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	695a      	ldr	r2, [r3, #20]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800900c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009012:	2b00      	cmp	r3, #0
 8009014:	d013      	beq.n	800903e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901a:	4a76      	ldr	r2, [pc, #472]	; (80091f4 <HAL_UART_IRQHandler+0x350>)
 800901c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009022:	4618      	mov	r0, r3
 8009024:	f7fb ff76 	bl	8004f14 <HAL_DMA_Abort_IT>
 8009028:	4603      	mov	r3, r0
 800902a:	2b00      	cmp	r3, #0
 800902c:	d016      	beq.n	800905c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009032:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009034:	687a      	ldr	r2, [r7, #4]
 8009036:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009038:	4610      	mov	r0, r2
 800903a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800903c:	e00e      	b.n	800905c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800903e:	6878      	ldr	r0, [r7, #4]
 8009040:	f000 f8ec 	bl	800921c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009044:	e00a      	b.n	800905c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009046:	6878      	ldr	r0, [r7, #4]
 8009048:	f000 f8e8 	bl	800921c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800904c:	e006      	b.n	800905c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800904e:	6878      	ldr	r0, [r7, #4]
 8009050:	f000 f8e4 	bl	800921c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	2200      	movs	r2, #0
 8009058:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800905a:	e0c3      	b.n	80091e4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800905c:	bf00      	nop
    return;
 800905e:	e0c1      	b.n	80091e4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009064:	2b01      	cmp	r3, #1
 8009066:	f040 80a1 	bne.w	80091ac <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800906a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800906c:	f003 0310 	and.w	r3, r3, #16
 8009070:	2b00      	cmp	r3, #0
 8009072:	f000 809b 	beq.w	80091ac <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009076:	6a3b      	ldr	r3, [r7, #32]
 8009078:	f003 0310 	and.w	r3, r3, #16
 800907c:	2b00      	cmp	r3, #0
 800907e:	f000 8095 	beq.w	80091ac <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009082:	2300      	movs	r3, #0
 8009084:	60fb      	str	r3, [r7, #12]
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	60fb      	str	r3, [r7, #12]
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	685b      	ldr	r3, [r3, #4]
 8009094:	60fb      	str	r3, [r7, #12]
 8009096:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009098:	687b      	ldr	r3, [r7, #4]
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	695b      	ldr	r3, [r3, #20]
 800909e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d04e      	beq.n	8009144 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090aa:	681b      	ldr	r3, [r3, #0]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80090b0:	8a3b      	ldrh	r3, [r7, #16]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	f000 8098 	beq.w	80091e8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80090bc:	8a3a      	ldrh	r2, [r7, #16]
 80090be:	429a      	cmp	r2, r3
 80090c0:	f080 8092 	bcs.w	80091e8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	8a3a      	ldrh	r2, [r7, #16]
 80090c8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80090ca:	687b      	ldr	r3, [r7, #4]
 80090cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090ce:	699b      	ldr	r3, [r3, #24]
 80090d0:	2b20      	cmp	r3, #32
 80090d2:	d02b      	beq.n	800912c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090d4:	687b      	ldr	r3, [r7, #4]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	68da      	ldr	r2, [r3, #12]
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80090e2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	695a      	ldr	r2, [r3, #20]
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f022 0201 	bic.w	r2, r2, #1
 80090f2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	681b      	ldr	r3, [r3, #0]
 80090f8:	695a      	ldr	r2, [r3, #20]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009102:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	2220      	movs	r2, #32
 8009108:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	681b      	ldr	r3, [r3, #0]
 8009116:	68da      	ldr	r2, [r3, #12]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	f022 0210 	bic.w	r2, r2, #16
 8009120:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009126:	4618      	mov	r0, r3
 8009128:	f7fb feb9 	bl	8004e9e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009130:	687b      	ldr	r3, [r7, #4]
 8009132:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009134:	b29b      	uxth	r3, r3
 8009136:	1ad3      	subs	r3, r2, r3
 8009138:	b29b      	uxth	r3, r3
 800913a:	4619      	mov	r1, r3
 800913c:	6878      	ldr	r0, [r7, #4]
 800913e:	f000 f876 	bl	800922e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8009142:	e051      	b.n	80091e8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800914c:	b29b      	uxth	r3, r3
 800914e:	1ad3      	subs	r3, r2, r3
 8009150:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009156:	b29b      	uxth	r3, r3
 8009158:	2b00      	cmp	r3, #0
 800915a:	d047      	beq.n	80091ec <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800915c:	8a7b      	ldrh	r3, [r7, #18]
 800915e:	2b00      	cmp	r3, #0
 8009160:	d044      	beq.n	80091ec <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	68da      	ldr	r2, [r3, #12]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009170:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	681b      	ldr	r3, [r3, #0]
 8009176:	695a      	ldr	r2, [r3, #20]
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	f022 0201 	bic.w	r2, r2, #1
 8009180:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2220      	movs	r2, #32
 8009186:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	68da      	ldr	r2, [r3, #12]
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f022 0210 	bic.w	r2, r2, #16
 800919e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80091a0:	8a7b      	ldrh	r3, [r7, #18]
 80091a2:	4619      	mov	r1, r3
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	f000 f842 	bl	800922e <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80091aa:	e01f      	b.n	80091ec <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80091ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d008      	beq.n	80091c8 <HAL_UART_IRQHandler+0x324>
 80091b6:	6a3b      	ldr	r3, [r7, #32]
 80091b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d003      	beq.n	80091c8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80091c0:	6878      	ldr	r0, [r7, #4]
 80091c2:	f000 fa2c 	bl	800961e <UART_Transmit_IT>
    return;
 80091c6:	e012      	b.n	80091ee <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80091c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00d      	beq.n	80091ee <HAL_UART_IRQHandler+0x34a>
 80091d2:	6a3b      	ldr	r3, [r7, #32]
 80091d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091d8:	2b00      	cmp	r3, #0
 80091da:	d008      	beq.n	80091ee <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80091dc:	6878      	ldr	r0, [r7, #4]
 80091de:	f000 fa6d 	bl	80096bc <UART_EndTransmit_IT>
    return;
 80091e2:	e004      	b.n	80091ee <HAL_UART_IRQHandler+0x34a>
    return;
 80091e4:	bf00      	nop
 80091e6:	e002      	b.n	80091ee <HAL_UART_IRQHandler+0x34a>
      return;
 80091e8:	bf00      	nop
 80091ea:	e000      	b.n	80091ee <HAL_UART_IRQHandler+0x34a>
      return;
 80091ec:	bf00      	nop
  }
}
 80091ee:	3728      	adds	r7, #40	; 0x28
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}
 80091f4:	080095f7 	.word	0x080095f7

080091f8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80091f8:	b480      	push	{r7}
 80091fa:	b083      	sub	sp, #12
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009200:	bf00      	nop
 8009202:	370c      	adds	r7, #12
 8009204:	46bd      	mov	sp, r7
 8009206:	bc80      	pop	{r7}
 8009208:	4770      	bx	lr

0800920a <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800920a:	b480      	push	{r7}
 800920c:	b083      	sub	sp, #12
 800920e:	af00      	add	r7, sp, #0
 8009210:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8009212:	bf00      	nop
 8009214:	370c      	adds	r7, #12
 8009216:	46bd      	mov	sp, r7
 8009218:	bc80      	pop	{r7}
 800921a:	4770      	bx	lr

0800921c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800921c:	b480      	push	{r7}
 800921e:	b083      	sub	sp, #12
 8009220:	af00      	add	r7, sp, #0
 8009222:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8009224:	bf00      	nop
 8009226:	370c      	adds	r7, #12
 8009228:	46bd      	mov	sp, r7
 800922a:	bc80      	pop	{r7}
 800922c:	4770      	bx	lr

0800922e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800922e:	b480      	push	{r7}
 8009230:	b083      	sub	sp, #12
 8009232:	af00      	add	r7, sp, #0
 8009234:	6078      	str	r0, [r7, #4]
 8009236:	460b      	mov	r3, r1
 8009238:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800923a:	bf00      	nop
 800923c:	370c      	adds	r7, #12
 800923e:	46bd      	mov	sp, r7
 8009240:	bc80      	pop	{r7}
 8009242:	4770      	bx	lr

08009244 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009250:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	f003 0320 	and.w	r3, r3, #32
 800925c:	2b00      	cmp	r3, #0
 800925e:	d12a      	bne.n	80092b6 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	2200      	movs	r2, #0
 8009264:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	68da      	ldr	r2, [r3, #12]
 800926c:	68fb      	ldr	r3, [r7, #12]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009274:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	695a      	ldr	r2, [r3, #20]
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	f022 0201 	bic.w	r2, r2, #1
 8009284:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	695a      	ldr	r2, [r3, #20]
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009294:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2220      	movs	r2, #32
 800929a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092a2:	2b01      	cmp	r3, #1
 80092a4:	d107      	bne.n	80092b6 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	68da      	ldr	r2, [r3, #12]
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	f022 0210 	bic.w	r2, r2, #16
 80092b4:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ba:	2b01      	cmp	r3, #1
 80092bc:	d106      	bne.n	80092cc <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092c2:	4619      	mov	r1, r3
 80092c4:	68f8      	ldr	r0, [r7, #12]
 80092c6:	f7ff ffb2 	bl	800922e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80092ca:	e002      	b.n	80092d2 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80092cc:	68f8      	ldr	r0, [r7, #12]
 80092ce:	f7f9 ffcb 	bl	8003268 <HAL_UART_RxCpltCallback>
}
 80092d2:	bf00      	nop
 80092d4:	3710      	adds	r7, #16
 80092d6:	46bd      	mov	sp, r7
 80092d8:	bd80      	pop	{r7, pc}

080092da <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80092da:	b580      	push	{r7, lr}
 80092dc:	b084      	sub	sp, #16
 80092de:	af00      	add	r7, sp, #0
 80092e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80092e2:	687b      	ldr	r3, [r7, #4]
 80092e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092e6:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d108      	bne.n	8009302 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092f4:	085b      	lsrs	r3, r3, #1
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	4619      	mov	r1, r3
 80092fa:	68f8      	ldr	r0, [r7, #12]
 80092fc:	f7ff ff97 	bl	800922e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009300:	e002      	b.n	8009308 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009302:	68f8      	ldr	r0, [r7, #12]
 8009304:	f7ff ff81 	bl	800920a <HAL_UART_RxHalfCpltCallback>
}
 8009308:	bf00      	nop
 800930a:	3710      	adds	r7, #16
 800930c:	46bd      	mov	sp, r7
 800930e:	bd80      	pop	{r7, pc}

08009310 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009310:	b580      	push	{r7, lr}
 8009312:	b084      	sub	sp, #16
 8009314:	af00      	add	r7, sp, #0
 8009316:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8009318:	2300      	movs	r3, #0
 800931a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009320:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	695b      	ldr	r3, [r3, #20]
 8009328:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800932c:	2b00      	cmp	r3, #0
 800932e:	bf14      	ite	ne
 8009330:	2301      	movne	r3, #1
 8009332:	2300      	moveq	r3, #0
 8009334:	b2db      	uxtb	r3, r3
 8009336:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800933e:	b2db      	uxtb	r3, r3
 8009340:	2b21      	cmp	r3, #33	; 0x21
 8009342:	d108      	bne.n	8009356 <UART_DMAError+0x46>
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	d005      	beq.n	8009356 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800934a:	68bb      	ldr	r3, [r7, #8]
 800934c:	2200      	movs	r2, #0
 800934e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009350:	68b8      	ldr	r0, [r7, #8]
 8009352:	f000 f90f 	bl	8009574 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009356:	68bb      	ldr	r3, [r7, #8]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	695b      	ldr	r3, [r3, #20]
 800935c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009360:	2b00      	cmp	r3, #0
 8009362:	bf14      	ite	ne
 8009364:	2301      	movne	r3, #1
 8009366:	2300      	moveq	r3, #0
 8009368:	b2db      	uxtb	r3, r3
 800936a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b22      	cmp	r3, #34	; 0x22
 8009376:	d108      	bne.n	800938a <UART_DMAError+0x7a>
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d005      	beq.n	800938a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	2200      	movs	r2, #0
 8009382:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8009384:	68b8      	ldr	r0, [r7, #8]
 8009386:	f000 f90a 	bl	800959e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800938a:	68bb      	ldr	r3, [r7, #8]
 800938c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800938e:	f043 0210 	orr.w	r2, r3, #16
 8009392:	68bb      	ldr	r3, [r7, #8]
 8009394:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009396:	68b8      	ldr	r0, [r7, #8]
 8009398:	f7ff ff40 	bl	800921c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800939c:	bf00      	nop
 800939e:	3710      	adds	r7, #16
 80093a0:	46bd      	mov	sp, r7
 80093a2:	bd80      	pop	{r7, pc}

080093a4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	b084      	sub	sp, #16
 80093a8:	af00      	add	r7, sp, #0
 80093aa:	60f8      	str	r0, [r7, #12]
 80093ac:	60b9      	str	r1, [r7, #8]
 80093ae:	603b      	str	r3, [r7, #0]
 80093b0:	4613      	mov	r3, r2
 80093b2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80093b4:	e02c      	b.n	8009410 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80093b6:	69bb      	ldr	r3, [r7, #24]
 80093b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093bc:	d028      	beq.n	8009410 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80093be:	69bb      	ldr	r3, [r7, #24]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d007      	beq.n	80093d4 <UART_WaitOnFlagUntilTimeout+0x30>
 80093c4:	f7fb f936 	bl	8004634 <HAL_GetTick>
 80093c8:	4602      	mov	r2, r0
 80093ca:	683b      	ldr	r3, [r7, #0]
 80093cc:	1ad3      	subs	r3, r2, r3
 80093ce:	69ba      	ldr	r2, [r7, #24]
 80093d0:	429a      	cmp	r2, r3
 80093d2:	d21d      	bcs.n	8009410 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	68da      	ldr	r2, [r3, #12]
 80093da:	68fb      	ldr	r3, [r7, #12]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80093e2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	681b      	ldr	r3, [r3, #0]
 80093e8:	695a      	ldr	r2, [r3, #20]
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	f022 0201 	bic.w	r2, r2, #1
 80093f2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	2220      	movs	r2, #32
 80093f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	2220      	movs	r2, #32
 8009400:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	2200      	movs	r2, #0
 8009408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800940c:	2303      	movs	r3, #3
 800940e:	e00f      	b.n	8009430 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	681a      	ldr	r2, [r3, #0]
 8009416:	68bb      	ldr	r3, [r7, #8]
 8009418:	4013      	ands	r3, r2
 800941a:	68ba      	ldr	r2, [r7, #8]
 800941c:	429a      	cmp	r2, r3
 800941e:	bf0c      	ite	eq
 8009420:	2301      	moveq	r3, #1
 8009422:	2300      	movne	r3, #0
 8009424:	b2db      	uxtb	r3, r3
 8009426:	461a      	mov	r2, r3
 8009428:	79fb      	ldrb	r3, [r7, #7]
 800942a:	429a      	cmp	r2, r3
 800942c:	d0c3      	beq.n	80093b6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800942e:	2300      	movs	r3, #0
}
 8009430:	4618      	mov	r0, r3
 8009432:	3710      	adds	r7, #16
 8009434:	46bd      	mov	sp, r7
 8009436:	bd80      	pop	{r7, pc}

08009438 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009438:	b480      	push	{r7}
 800943a:	b085      	sub	sp, #20
 800943c:	af00      	add	r7, sp, #0
 800943e:	60f8      	str	r0, [r7, #12]
 8009440:	60b9      	str	r1, [r7, #8]
 8009442:	4613      	mov	r3, r2
 8009444:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	68ba      	ldr	r2, [r7, #8]
 800944a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	88fa      	ldrh	r2, [r7, #6]
 8009450:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	88fa      	ldrh	r2, [r7, #6]
 8009456:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	2200      	movs	r2, #0
 800945c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800945e:	68fb      	ldr	r3, [r7, #12]
 8009460:	2222      	movs	r2, #34	; 0x22
 8009462:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009466:	68fb      	ldr	r3, [r7, #12]
 8009468:	2200      	movs	r2, #0
 800946a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	68da      	ldr	r2, [r3, #12]
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800947c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	695a      	ldr	r2, [r3, #20]
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f042 0201 	orr.w	r2, r2, #1
 800948c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	68da      	ldr	r2, [r3, #12]
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	681b      	ldr	r3, [r3, #0]
 8009498:	f042 0220 	orr.w	r2, r2, #32
 800949c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3714      	adds	r7, #20
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bc80      	pop	{r7}
 80094a8:	4770      	bx	lr
	...

080094ac <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094ac:	b580      	push	{r7, lr}
 80094ae:	b086      	sub	sp, #24
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	60f8      	str	r0, [r7, #12]
 80094b4:	60b9      	str	r1, [r7, #8]
 80094b6:	4613      	mov	r3, r2
 80094b8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80094ba:	68ba      	ldr	r2, [r7, #8]
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	88fa      	ldrh	r2, [r7, #6]
 80094c4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094c6:	68fb      	ldr	r3, [r7, #12]
 80094c8:	2200      	movs	r2, #0
 80094ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	2222      	movs	r2, #34	; 0x22
 80094d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d8:	4a23      	ldr	r2, [pc, #140]	; (8009568 <UART_Start_Receive_DMA+0xbc>)
 80094da:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e0:	4a22      	ldr	r2, [pc, #136]	; (800956c <UART_Start_Receive_DMA+0xc0>)
 80094e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094e8:	4a21      	ldr	r2, [pc, #132]	; (8009570 <UART_Start_Receive_DMA+0xc4>)
 80094ea:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094f0:	2200      	movs	r2, #0
 80094f2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80094f4:	f107 0308 	add.w	r3, r7, #8
 80094f8:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	3304      	adds	r3, #4
 8009504:	4619      	mov	r1, r3
 8009506:	697b      	ldr	r3, [r7, #20]
 8009508:	681a      	ldr	r2, [r3, #0]
 800950a:	88fb      	ldrh	r3, [r7, #6]
 800950c:	f7fb fc68 	bl	8004de0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8009510:	2300      	movs	r3, #0
 8009512:	613b      	str	r3, [r7, #16]
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	613b      	str	r3, [r7, #16]
 800951c:	68fb      	ldr	r3, [r7, #12]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	685b      	ldr	r3, [r3, #4]
 8009522:	613b      	str	r3, [r7, #16]
 8009524:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2200      	movs	r2, #0
 800952a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	68da      	ldr	r2, [r3, #12]
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	681b      	ldr	r3, [r3, #0]
 8009538:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800953c:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	695a      	ldr	r2, [r3, #20]
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	f042 0201 	orr.w	r2, r2, #1
 800954c:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	695a      	ldr	r2, [r3, #20]
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800955c:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800955e:	2300      	movs	r3, #0
}
 8009560:	4618      	mov	r0, r3
 8009562:	3718      	adds	r7, #24
 8009564:	46bd      	mov	sp, r7
 8009566:	bd80      	pop	{r7, pc}
 8009568:	08009245 	.word	0x08009245
 800956c:	080092db 	.word	0x080092db
 8009570:	08009311 	.word	0x08009311

08009574 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009574:	b480      	push	{r7}
 8009576:	b083      	sub	sp, #12
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	681b      	ldr	r3, [r3, #0]
 8009580:	68da      	ldr	r2, [r3, #12]
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800958a:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800958c:	687b      	ldr	r3, [r7, #4]
 800958e:	2220      	movs	r2, #32
 8009590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8009594:	bf00      	nop
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	bc80      	pop	{r7}
 800959c:	4770      	bx	lr

0800959e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800959e:	b480      	push	{r7}
 80095a0:	b083      	sub	sp, #12
 80095a2:	af00      	add	r7, sp, #0
 80095a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	68da      	ldr	r2, [r3, #12]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80095b4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	695a      	ldr	r2, [r3, #20]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	f022 0201 	bic.w	r2, r2, #1
 80095c4:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095ca:	2b01      	cmp	r3, #1
 80095cc:	d107      	bne.n	80095de <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	68da      	ldr	r2, [r3, #12]
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	f022 0210 	bic.w	r2, r2, #16
 80095dc:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80095de:	687b      	ldr	r3, [r7, #4]
 80095e0:	2220      	movs	r2, #32
 80095e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	2200      	movs	r2, #0
 80095ea:	631a      	str	r2, [r3, #48]	; 0x30
}
 80095ec:	bf00      	nop
 80095ee:	370c      	adds	r7, #12
 80095f0:	46bd      	mov	sp, r7
 80095f2:	bc80      	pop	{r7}
 80095f4:	4770      	bx	lr

080095f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80095f6:	b580      	push	{r7, lr}
 80095f8:	b084      	sub	sp, #16
 80095fa:	af00      	add	r7, sp, #0
 80095fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009602:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	2200      	movs	r2, #0
 8009608:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	2200      	movs	r2, #0
 800960e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f7ff fe03 	bl	800921c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009616:	bf00      	nop
 8009618:	3710      	adds	r7, #16
 800961a:	46bd      	mov	sp, r7
 800961c:	bd80      	pop	{r7, pc}

0800961e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800961e:	b480      	push	{r7}
 8009620:	b085      	sub	sp, #20
 8009622:	af00      	add	r7, sp, #0
 8009624:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800962c:	b2db      	uxtb	r3, r3
 800962e:	2b21      	cmp	r3, #33	; 0x21
 8009630:	d13e      	bne.n	80096b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	689b      	ldr	r3, [r3, #8]
 8009636:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800963a:	d114      	bne.n	8009666 <UART_Transmit_IT+0x48>
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	691b      	ldr	r3, [r3, #16]
 8009640:	2b00      	cmp	r3, #0
 8009642:	d110      	bne.n	8009666 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	6a1b      	ldr	r3, [r3, #32]
 8009648:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	881b      	ldrh	r3, [r3, #0]
 800964e:	461a      	mov	r2, r3
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009658:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a1b      	ldr	r3, [r3, #32]
 800965e:	1c9a      	adds	r2, r3, #2
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	621a      	str	r2, [r3, #32]
 8009664:	e008      	b.n	8009678 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	6a1b      	ldr	r3, [r3, #32]
 800966a:	1c59      	adds	r1, r3, #1
 800966c:	687a      	ldr	r2, [r7, #4]
 800966e:	6211      	str	r1, [r2, #32]
 8009670:	781a      	ldrb	r2, [r3, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800967c:	b29b      	uxth	r3, r3
 800967e:	3b01      	subs	r3, #1
 8009680:	b29b      	uxth	r3, r3
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	4619      	mov	r1, r3
 8009686:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10f      	bne.n	80096ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	68da      	ldr	r2, [r3, #12]
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800969a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	68da      	ldr	r2, [r3, #12]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80096ac:	2300      	movs	r3, #0
 80096ae:	e000      	b.n	80096b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80096b0:	2302      	movs	r3, #2
  }
}
 80096b2:	4618      	mov	r0, r3
 80096b4:	3714      	adds	r7, #20
 80096b6:	46bd      	mov	sp, r7
 80096b8:	bc80      	pop	{r7}
 80096ba:	4770      	bx	lr

080096bc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b082      	sub	sp, #8
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	68da      	ldr	r2, [r3, #12]
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096d2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2220      	movs	r2, #32
 80096d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80096dc:	6878      	ldr	r0, [r7, #4]
 80096de:	f7ff fd8b 	bl	80091f8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80096e2:	2300      	movs	r3, #0
}
 80096e4:	4618      	mov	r0, r3
 80096e6:	3708      	adds	r7, #8
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b086      	sub	sp, #24
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80096fa:	b2db      	uxtb	r3, r3
 80096fc:	2b22      	cmp	r3, #34	; 0x22
 80096fe:	f040 8099 	bne.w	8009834 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	689b      	ldr	r3, [r3, #8]
 8009706:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800970a:	d117      	bne.n	800973c <UART_Receive_IT+0x50>
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	691b      	ldr	r3, [r3, #16]
 8009710:	2b00      	cmp	r3, #0
 8009712:	d113      	bne.n	800973c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009714:	2300      	movs	r3, #0
 8009716:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800971c:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	685b      	ldr	r3, [r3, #4]
 8009724:	b29b      	uxth	r3, r3
 8009726:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800972a:	b29a      	uxth	r2, r3
 800972c:	693b      	ldr	r3, [r7, #16]
 800972e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009734:	1c9a      	adds	r2, r3, #2
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	629a      	str	r2, [r3, #40]	; 0x28
 800973a:	e026      	b.n	800978a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009740:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8009742:	2300      	movs	r3, #0
 8009744:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	689b      	ldr	r3, [r3, #8]
 800974a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800974e:	d007      	beq.n	8009760 <UART_Receive_IT+0x74>
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	689b      	ldr	r3, [r3, #8]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d10a      	bne.n	800976e <UART_Receive_IT+0x82>
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	691b      	ldr	r3, [r3, #16]
 800975c:	2b00      	cmp	r3, #0
 800975e:	d106      	bne.n	800976e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	685b      	ldr	r3, [r3, #4]
 8009766:	b2da      	uxtb	r2, r3
 8009768:	697b      	ldr	r3, [r7, #20]
 800976a:	701a      	strb	r2, [r3, #0]
 800976c:	e008      	b.n	8009780 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	685b      	ldr	r3, [r3, #4]
 8009774:	b2db      	uxtb	r3, r3
 8009776:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800977a:	b2da      	uxtb	r2, r3
 800977c:	697b      	ldr	r3, [r7, #20]
 800977e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009784:	1c5a      	adds	r2, r3, #1
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800978e:	b29b      	uxth	r3, r3
 8009790:	3b01      	subs	r3, #1
 8009792:	b29b      	uxth	r3, r3
 8009794:	687a      	ldr	r2, [r7, #4]
 8009796:	4619      	mov	r1, r3
 8009798:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800979a:	2b00      	cmp	r3, #0
 800979c:	d148      	bne.n	8009830 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	68da      	ldr	r2, [r3, #12]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f022 0220 	bic.w	r2, r2, #32
 80097ac:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	681b      	ldr	r3, [r3, #0]
 80097b2:	68da      	ldr	r2, [r3, #12]
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80097bc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	695a      	ldr	r2, [r3, #20]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f022 0201 	bic.w	r2, r2, #1
 80097cc:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	2220      	movs	r2, #32
 80097d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80097da:	2b01      	cmp	r3, #1
 80097dc:	d123      	bne.n	8009826 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	68da      	ldr	r2, [r3, #12]
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f022 0210 	bic.w	r2, r2, #16
 80097f2:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	681b      	ldr	r3, [r3, #0]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f003 0310 	and.w	r3, r3, #16
 80097fe:	2b10      	cmp	r3, #16
 8009800:	d10a      	bne.n	8009818 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009802:	2300      	movs	r3, #0
 8009804:	60fb      	str	r3, [r7, #12]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	681b      	ldr	r3, [r3, #0]
 800980c:	60fb      	str	r3, [r7, #12]
 800980e:	687b      	ldr	r3, [r7, #4]
 8009810:	681b      	ldr	r3, [r3, #0]
 8009812:	685b      	ldr	r3, [r3, #4]
 8009814:	60fb      	str	r3, [r7, #12]
 8009816:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800981c:	4619      	mov	r1, r3
 800981e:	6878      	ldr	r0, [r7, #4]
 8009820:	f7ff fd05 	bl	800922e <HAL_UARTEx_RxEventCallback>
 8009824:	e002      	b.n	800982c <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f7f9 fd1e 	bl	8003268 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800982c:	2300      	movs	r3, #0
 800982e:	e002      	b.n	8009836 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8009830:	2300      	movs	r3, #0
 8009832:	e000      	b.n	8009836 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8009834:	2302      	movs	r3, #2
  }
}
 8009836:	4618      	mov	r0, r3
 8009838:	3718      	adds	r7, #24
 800983a:	46bd      	mov	sp, r7
 800983c:	bd80      	pop	{r7, pc}
	...

08009840 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	691b      	ldr	r3, [r3, #16]
 800984e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009852:	687b      	ldr	r3, [r7, #4]
 8009854:	68da      	ldr	r2, [r3, #12]
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	430a      	orrs	r2, r1
 800985c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	689a      	ldr	r2, [r3, #8]
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	691b      	ldr	r3, [r3, #16]
 8009866:	431a      	orrs	r2, r3
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	695b      	ldr	r3, [r3, #20]
 800986c:	4313      	orrs	r3, r2
 800986e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	68db      	ldr	r3, [r3, #12]
 8009876:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800987a:	f023 030c 	bic.w	r3, r3, #12
 800987e:	687a      	ldr	r2, [r7, #4]
 8009880:	6812      	ldr	r2, [r2, #0]
 8009882:	68b9      	ldr	r1, [r7, #8]
 8009884:	430b      	orrs	r3, r1
 8009886:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	695b      	ldr	r3, [r3, #20]
 800988e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	699a      	ldr	r2, [r3, #24]
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	430a      	orrs	r2, r1
 800989c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a2c      	ldr	r2, [pc, #176]	; (8009954 <UART_SetConfig+0x114>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d103      	bne.n	80098b0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80098a8:	f7fd fe66 	bl	8007578 <HAL_RCC_GetPCLK2Freq>
 80098ac:	60f8      	str	r0, [r7, #12]
 80098ae:	e002      	b.n	80098b6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80098b0:	f7fd fe4e 	bl	8007550 <HAL_RCC_GetPCLK1Freq>
 80098b4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80098b6:	68fa      	ldr	r2, [r7, #12]
 80098b8:	4613      	mov	r3, r2
 80098ba:	009b      	lsls	r3, r3, #2
 80098bc:	4413      	add	r3, r2
 80098be:	009a      	lsls	r2, r3, #2
 80098c0:	441a      	add	r2, r3
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	685b      	ldr	r3, [r3, #4]
 80098c6:	009b      	lsls	r3, r3, #2
 80098c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80098cc:	4a22      	ldr	r2, [pc, #136]	; (8009958 <UART_SetConfig+0x118>)
 80098ce:	fba2 2303 	umull	r2, r3, r2, r3
 80098d2:	095b      	lsrs	r3, r3, #5
 80098d4:	0119      	lsls	r1, r3, #4
 80098d6:	68fa      	ldr	r2, [r7, #12]
 80098d8:	4613      	mov	r3, r2
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4413      	add	r3, r2
 80098de:	009a      	lsls	r2, r3, #2
 80098e0:	441a      	add	r2, r3
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	685b      	ldr	r3, [r3, #4]
 80098e6:	009b      	lsls	r3, r3, #2
 80098e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80098ec:	4b1a      	ldr	r3, [pc, #104]	; (8009958 <UART_SetConfig+0x118>)
 80098ee:	fba3 0302 	umull	r0, r3, r3, r2
 80098f2:	095b      	lsrs	r3, r3, #5
 80098f4:	2064      	movs	r0, #100	; 0x64
 80098f6:	fb00 f303 	mul.w	r3, r0, r3
 80098fa:	1ad3      	subs	r3, r2, r3
 80098fc:	011b      	lsls	r3, r3, #4
 80098fe:	3332      	adds	r3, #50	; 0x32
 8009900:	4a15      	ldr	r2, [pc, #84]	; (8009958 <UART_SetConfig+0x118>)
 8009902:	fba2 2303 	umull	r2, r3, r2, r3
 8009906:	095b      	lsrs	r3, r3, #5
 8009908:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800990c:	4419      	add	r1, r3
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	4613      	mov	r3, r2
 8009912:	009b      	lsls	r3, r3, #2
 8009914:	4413      	add	r3, r2
 8009916:	009a      	lsls	r2, r3, #2
 8009918:	441a      	add	r2, r3
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	685b      	ldr	r3, [r3, #4]
 800991e:	009b      	lsls	r3, r3, #2
 8009920:	fbb2 f2f3 	udiv	r2, r2, r3
 8009924:	4b0c      	ldr	r3, [pc, #48]	; (8009958 <UART_SetConfig+0x118>)
 8009926:	fba3 0302 	umull	r0, r3, r3, r2
 800992a:	095b      	lsrs	r3, r3, #5
 800992c:	2064      	movs	r0, #100	; 0x64
 800992e:	fb00 f303 	mul.w	r3, r0, r3
 8009932:	1ad3      	subs	r3, r2, r3
 8009934:	011b      	lsls	r3, r3, #4
 8009936:	3332      	adds	r3, #50	; 0x32
 8009938:	4a07      	ldr	r2, [pc, #28]	; (8009958 <UART_SetConfig+0x118>)
 800993a:	fba2 2303 	umull	r2, r3, r2, r3
 800993e:	095b      	lsrs	r3, r3, #5
 8009940:	f003 020f 	and.w	r2, r3, #15
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	440a      	add	r2, r1
 800994a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800994c:	bf00      	nop
 800994e:	3710      	adds	r7, #16
 8009950:	46bd      	mov	sp, r7
 8009952:	bd80      	pop	{r7, pc}
 8009954:	40013800 	.word	0x40013800
 8009958:	51eb851f 	.word	0x51eb851f

0800995c <atoi>:
 800995c:	220a      	movs	r2, #10
 800995e:	2100      	movs	r1, #0
 8009960:	f001 be5e 	b.w	800b620 <strtol>

08009964 <__errno>:
 8009964:	4b01      	ldr	r3, [pc, #4]	; (800996c <__errno+0x8>)
 8009966:	6818      	ldr	r0, [r3, #0]
 8009968:	4770      	bx	lr
 800996a:	bf00      	nop
 800996c:	20000610 	.word	0x20000610

08009970 <__libc_init_array>:
 8009970:	b570      	push	{r4, r5, r6, lr}
 8009972:	2600      	movs	r6, #0
 8009974:	4d0c      	ldr	r5, [pc, #48]	; (80099a8 <__libc_init_array+0x38>)
 8009976:	4c0d      	ldr	r4, [pc, #52]	; (80099ac <__libc_init_array+0x3c>)
 8009978:	1b64      	subs	r4, r4, r5
 800997a:	10a4      	asrs	r4, r4, #2
 800997c:	42a6      	cmp	r6, r4
 800997e:	d109      	bne.n	8009994 <__libc_init_array+0x24>
 8009980:	f004 fda0 	bl	800e4c4 <_init>
 8009984:	2600      	movs	r6, #0
 8009986:	4d0a      	ldr	r5, [pc, #40]	; (80099b0 <__libc_init_array+0x40>)
 8009988:	4c0a      	ldr	r4, [pc, #40]	; (80099b4 <__libc_init_array+0x44>)
 800998a:	1b64      	subs	r4, r4, r5
 800998c:	10a4      	asrs	r4, r4, #2
 800998e:	42a6      	cmp	r6, r4
 8009990:	d105      	bne.n	800999e <__libc_init_array+0x2e>
 8009992:	bd70      	pop	{r4, r5, r6, pc}
 8009994:	f855 3b04 	ldr.w	r3, [r5], #4
 8009998:	4798      	blx	r3
 800999a:	3601      	adds	r6, #1
 800999c:	e7ee      	b.n	800997c <__libc_init_array+0xc>
 800999e:	f855 3b04 	ldr.w	r3, [r5], #4
 80099a2:	4798      	blx	r3
 80099a4:	3601      	adds	r6, #1
 80099a6:	e7f2      	b.n	800998e <__libc_init_array+0x1e>
 80099a8:	0800eae8 	.word	0x0800eae8
 80099ac:	0800eae8 	.word	0x0800eae8
 80099b0:	0800eae8 	.word	0x0800eae8
 80099b4:	0800eaec 	.word	0x0800eaec

080099b8 <memcpy>:
 80099b8:	440a      	add	r2, r1
 80099ba:	4291      	cmp	r1, r2
 80099bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80099c0:	d100      	bne.n	80099c4 <memcpy+0xc>
 80099c2:	4770      	bx	lr
 80099c4:	b510      	push	{r4, lr}
 80099c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099ca:	4291      	cmp	r1, r2
 80099cc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80099d0:	d1f9      	bne.n	80099c6 <memcpy+0xe>
 80099d2:	bd10      	pop	{r4, pc}

080099d4 <memset>:
 80099d4:	4603      	mov	r3, r0
 80099d6:	4402      	add	r2, r0
 80099d8:	4293      	cmp	r3, r2
 80099da:	d100      	bne.n	80099de <memset+0xa>
 80099dc:	4770      	bx	lr
 80099de:	f803 1b01 	strb.w	r1, [r3], #1
 80099e2:	e7f9      	b.n	80099d8 <memset+0x4>

080099e4 <__cvt>:
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80099ea:	461f      	mov	r7, r3
 80099ec:	bfbb      	ittet	lt
 80099ee:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 80099f2:	461f      	movlt	r7, r3
 80099f4:	2300      	movge	r3, #0
 80099f6:	232d      	movlt	r3, #45	; 0x2d
 80099f8:	b088      	sub	sp, #32
 80099fa:	4614      	mov	r4, r2
 80099fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80099fe:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8009a00:	7013      	strb	r3, [r2, #0]
 8009a02:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a04:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8009a08:	f023 0820 	bic.w	r8, r3, #32
 8009a0c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a10:	d005      	beq.n	8009a1e <__cvt+0x3a>
 8009a12:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8009a16:	d100      	bne.n	8009a1a <__cvt+0x36>
 8009a18:	3501      	adds	r5, #1
 8009a1a:	2302      	movs	r3, #2
 8009a1c:	e000      	b.n	8009a20 <__cvt+0x3c>
 8009a1e:	2303      	movs	r3, #3
 8009a20:	aa07      	add	r2, sp, #28
 8009a22:	9204      	str	r2, [sp, #16]
 8009a24:	aa06      	add	r2, sp, #24
 8009a26:	e9cd a202 	strd	sl, r2, [sp, #8]
 8009a2a:	e9cd 3500 	strd	r3, r5, [sp]
 8009a2e:	4622      	mov	r2, r4
 8009a30:	463b      	mov	r3, r7
 8009a32:	f001 ff69 	bl	800b908 <_dtoa_r>
 8009a36:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8009a3a:	4606      	mov	r6, r0
 8009a3c:	d102      	bne.n	8009a44 <__cvt+0x60>
 8009a3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009a40:	07db      	lsls	r3, r3, #31
 8009a42:	d522      	bpl.n	8009a8a <__cvt+0xa6>
 8009a44:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009a48:	eb06 0905 	add.w	r9, r6, r5
 8009a4c:	d110      	bne.n	8009a70 <__cvt+0x8c>
 8009a4e:	7833      	ldrb	r3, [r6, #0]
 8009a50:	2b30      	cmp	r3, #48	; 0x30
 8009a52:	d10a      	bne.n	8009a6a <__cvt+0x86>
 8009a54:	2200      	movs	r2, #0
 8009a56:	2300      	movs	r3, #0
 8009a58:	4620      	mov	r0, r4
 8009a5a:	4639      	mov	r1, r7
 8009a5c:	f7f7 f8ce 	bl	8000bfc <__aeabi_dcmpeq>
 8009a60:	b918      	cbnz	r0, 8009a6a <__cvt+0x86>
 8009a62:	f1c5 0501 	rsb	r5, r5, #1
 8009a66:	f8ca 5000 	str.w	r5, [sl]
 8009a6a:	f8da 3000 	ldr.w	r3, [sl]
 8009a6e:	4499      	add	r9, r3
 8009a70:	2200      	movs	r2, #0
 8009a72:	2300      	movs	r3, #0
 8009a74:	4620      	mov	r0, r4
 8009a76:	4639      	mov	r1, r7
 8009a78:	f7f7 f8c0 	bl	8000bfc <__aeabi_dcmpeq>
 8009a7c:	b108      	cbz	r0, 8009a82 <__cvt+0x9e>
 8009a7e:	f8cd 901c 	str.w	r9, [sp, #28]
 8009a82:	2230      	movs	r2, #48	; 0x30
 8009a84:	9b07      	ldr	r3, [sp, #28]
 8009a86:	454b      	cmp	r3, r9
 8009a88:	d307      	bcc.n	8009a9a <__cvt+0xb6>
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	9b07      	ldr	r3, [sp, #28]
 8009a8e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8009a90:	1b9b      	subs	r3, r3, r6
 8009a92:	6013      	str	r3, [r2, #0]
 8009a94:	b008      	add	sp, #32
 8009a96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a9a:	1c59      	adds	r1, r3, #1
 8009a9c:	9107      	str	r1, [sp, #28]
 8009a9e:	701a      	strb	r2, [r3, #0]
 8009aa0:	e7f0      	b.n	8009a84 <__cvt+0xa0>

08009aa2 <__exponent>:
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009aa6:	2900      	cmp	r1, #0
 8009aa8:	f803 2b02 	strb.w	r2, [r3], #2
 8009aac:	bfb6      	itet	lt
 8009aae:	222d      	movlt	r2, #45	; 0x2d
 8009ab0:	222b      	movge	r2, #43	; 0x2b
 8009ab2:	4249      	neglt	r1, r1
 8009ab4:	2909      	cmp	r1, #9
 8009ab6:	7042      	strb	r2, [r0, #1]
 8009ab8:	dd2b      	ble.n	8009b12 <__exponent+0x70>
 8009aba:	f10d 0407 	add.w	r4, sp, #7
 8009abe:	46a4      	mov	ip, r4
 8009ac0:	270a      	movs	r7, #10
 8009ac2:	fb91 f6f7 	sdiv	r6, r1, r7
 8009ac6:	460a      	mov	r2, r1
 8009ac8:	46a6      	mov	lr, r4
 8009aca:	fb07 1516 	mls	r5, r7, r6, r1
 8009ace:	2a63      	cmp	r2, #99	; 0x63
 8009ad0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8009ad4:	4631      	mov	r1, r6
 8009ad6:	f104 34ff 	add.w	r4, r4, #4294967295
 8009ada:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8009ade:	dcf0      	bgt.n	8009ac2 <__exponent+0x20>
 8009ae0:	3130      	adds	r1, #48	; 0x30
 8009ae2:	f1ae 0502 	sub.w	r5, lr, #2
 8009ae6:	f804 1c01 	strb.w	r1, [r4, #-1]
 8009aea:	4629      	mov	r1, r5
 8009aec:	1c44      	adds	r4, r0, #1
 8009aee:	4561      	cmp	r1, ip
 8009af0:	d30a      	bcc.n	8009b08 <__exponent+0x66>
 8009af2:	f10d 0209 	add.w	r2, sp, #9
 8009af6:	eba2 020e 	sub.w	r2, r2, lr
 8009afa:	4565      	cmp	r5, ip
 8009afc:	bf88      	it	hi
 8009afe:	2200      	movhi	r2, #0
 8009b00:	4413      	add	r3, r2
 8009b02:	1a18      	subs	r0, r3, r0
 8009b04:	b003      	add	sp, #12
 8009b06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b08:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b0c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8009b10:	e7ed      	b.n	8009aee <__exponent+0x4c>
 8009b12:	2330      	movs	r3, #48	; 0x30
 8009b14:	3130      	adds	r1, #48	; 0x30
 8009b16:	7083      	strb	r3, [r0, #2]
 8009b18:	70c1      	strb	r1, [r0, #3]
 8009b1a:	1d03      	adds	r3, r0, #4
 8009b1c:	e7f1      	b.n	8009b02 <__exponent+0x60>
	...

08009b20 <_printf_float>:
 8009b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b24:	b091      	sub	sp, #68	; 0x44
 8009b26:	460c      	mov	r4, r1
 8009b28:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8009b2c:	4616      	mov	r6, r2
 8009b2e:	461f      	mov	r7, r3
 8009b30:	4605      	mov	r5, r0
 8009b32:	f003 fa03 	bl	800cf3c <_localeconv_r>
 8009b36:	6803      	ldr	r3, [r0, #0]
 8009b38:	4618      	mov	r0, r3
 8009b3a:	9309      	str	r3, [sp, #36]	; 0x24
 8009b3c:	f7f6 fb7e 	bl	800023c <strlen>
 8009b40:	2300      	movs	r3, #0
 8009b42:	930e      	str	r3, [sp, #56]	; 0x38
 8009b44:	f8d8 3000 	ldr.w	r3, [r8]
 8009b48:	900a      	str	r0, [sp, #40]	; 0x28
 8009b4a:	3307      	adds	r3, #7
 8009b4c:	f023 0307 	bic.w	r3, r3, #7
 8009b50:	f103 0208 	add.w	r2, r3, #8
 8009b54:	f894 9018 	ldrb.w	r9, [r4, #24]
 8009b58:	f8d4 b000 	ldr.w	fp, [r4]
 8009b5c:	f8c8 2000 	str.w	r2, [r8]
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009b68:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8009b6c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8009b70:	930b      	str	r3, [sp, #44]	; 0x2c
 8009b72:	f04f 32ff 	mov.w	r2, #4294967295
 8009b76:	4640      	mov	r0, r8
 8009b78:	4b9c      	ldr	r3, [pc, #624]	; (8009dec <_printf_float+0x2cc>)
 8009b7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b7c:	f7f7 f870 	bl	8000c60 <__aeabi_dcmpun>
 8009b80:	bb70      	cbnz	r0, 8009be0 <_printf_float+0xc0>
 8009b82:	f04f 32ff 	mov.w	r2, #4294967295
 8009b86:	4640      	mov	r0, r8
 8009b88:	4b98      	ldr	r3, [pc, #608]	; (8009dec <_printf_float+0x2cc>)
 8009b8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009b8c:	f7f7 f84a 	bl	8000c24 <__aeabi_dcmple>
 8009b90:	bb30      	cbnz	r0, 8009be0 <_printf_float+0xc0>
 8009b92:	2200      	movs	r2, #0
 8009b94:	2300      	movs	r3, #0
 8009b96:	4640      	mov	r0, r8
 8009b98:	4651      	mov	r1, sl
 8009b9a:	f7f7 f839 	bl	8000c10 <__aeabi_dcmplt>
 8009b9e:	b110      	cbz	r0, 8009ba6 <_printf_float+0x86>
 8009ba0:	232d      	movs	r3, #45	; 0x2d
 8009ba2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009ba6:	4b92      	ldr	r3, [pc, #584]	; (8009df0 <_printf_float+0x2d0>)
 8009ba8:	4892      	ldr	r0, [pc, #584]	; (8009df4 <_printf_float+0x2d4>)
 8009baa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8009bae:	bf94      	ite	ls
 8009bb0:	4698      	movls	r8, r3
 8009bb2:	4680      	movhi	r8, r0
 8009bb4:	2303      	movs	r3, #3
 8009bb6:	f04f 0a00 	mov.w	sl, #0
 8009bba:	6123      	str	r3, [r4, #16]
 8009bbc:	f02b 0304 	bic.w	r3, fp, #4
 8009bc0:	6023      	str	r3, [r4, #0]
 8009bc2:	4633      	mov	r3, r6
 8009bc4:	4621      	mov	r1, r4
 8009bc6:	4628      	mov	r0, r5
 8009bc8:	9700      	str	r7, [sp, #0]
 8009bca:	aa0f      	add	r2, sp, #60	; 0x3c
 8009bcc:	f000 f9d4 	bl	8009f78 <_printf_common>
 8009bd0:	3001      	adds	r0, #1
 8009bd2:	f040 8090 	bne.w	8009cf6 <_printf_float+0x1d6>
 8009bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8009bda:	b011      	add	sp, #68	; 0x44
 8009bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009be0:	4642      	mov	r2, r8
 8009be2:	4653      	mov	r3, sl
 8009be4:	4640      	mov	r0, r8
 8009be6:	4651      	mov	r1, sl
 8009be8:	f7f7 f83a 	bl	8000c60 <__aeabi_dcmpun>
 8009bec:	b148      	cbz	r0, 8009c02 <_printf_float+0xe2>
 8009bee:	f1ba 0f00 	cmp.w	sl, #0
 8009bf2:	bfb8      	it	lt
 8009bf4:	232d      	movlt	r3, #45	; 0x2d
 8009bf6:	4880      	ldr	r0, [pc, #512]	; (8009df8 <_printf_float+0x2d8>)
 8009bf8:	bfb8      	it	lt
 8009bfa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009bfe:	4b7f      	ldr	r3, [pc, #508]	; (8009dfc <_printf_float+0x2dc>)
 8009c00:	e7d3      	b.n	8009baa <_printf_float+0x8a>
 8009c02:	6863      	ldr	r3, [r4, #4]
 8009c04:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8009c08:	1c5a      	adds	r2, r3, #1
 8009c0a:	d142      	bne.n	8009c92 <_printf_float+0x172>
 8009c0c:	2306      	movs	r3, #6
 8009c0e:	6063      	str	r3, [r4, #4]
 8009c10:	2200      	movs	r2, #0
 8009c12:	9206      	str	r2, [sp, #24]
 8009c14:	aa0e      	add	r2, sp, #56	; 0x38
 8009c16:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8009c1a:	aa0d      	add	r2, sp, #52	; 0x34
 8009c1c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8009c20:	9203      	str	r2, [sp, #12]
 8009c22:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8009c26:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8009c2a:	6023      	str	r3, [r4, #0]
 8009c2c:	6863      	ldr	r3, [r4, #4]
 8009c2e:	4642      	mov	r2, r8
 8009c30:	9300      	str	r3, [sp, #0]
 8009c32:	4628      	mov	r0, r5
 8009c34:	4653      	mov	r3, sl
 8009c36:	910b      	str	r1, [sp, #44]	; 0x2c
 8009c38:	f7ff fed4 	bl	80099e4 <__cvt>
 8009c3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c3e:	4680      	mov	r8, r0
 8009c40:	2947      	cmp	r1, #71	; 0x47
 8009c42:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009c44:	d108      	bne.n	8009c58 <_printf_float+0x138>
 8009c46:	1cc8      	adds	r0, r1, #3
 8009c48:	db02      	blt.n	8009c50 <_printf_float+0x130>
 8009c4a:	6863      	ldr	r3, [r4, #4]
 8009c4c:	4299      	cmp	r1, r3
 8009c4e:	dd40      	ble.n	8009cd2 <_printf_float+0x1b2>
 8009c50:	f1a9 0902 	sub.w	r9, r9, #2
 8009c54:	fa5f f989 	uxtb.w	r9, r9
 8009c58:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009c5c:	d81f      	bhi.n	8009c9e <_printf_float+0x17e>
 8009c5e:	464a      	mov	r2, r9
 8009c60:	3901      	subs	r1, #1
 8009c62:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009c66:	910d      	str	r1, [sp, #52]	; 0x34
 8009c68:	f7ff ff1b 	bl	8009aa2 <__exponent>
 8009c6c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009c6e:	4682      	mov	sl, r0
 8009c70:	1813      	adds	r3, r2, r0
 8009c72:	2a01      	cmp	r2, #1
 8009c74:	6123      	str	r3, [r4, #16]
 8009c76:	dc02      	bgt.n	8009c7e <_printf_float+0x15e>
 8009c78:	6822      	ldr	r2, [r4, #0]
 8009c7a:	07d2      	lsls	r2, r2, #31
 8009c7c:	d501      	bpl.n	8009c82 <_printf_float+0x162>
 8009c7e:	3301      	adds	r3, #1
 8009c80:	6123      	str	r3, [r4, #16]
 8009c82:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d09b      	beq.n	8009bc2 <_printf_float+0xa2>
 8009c8a:	232d      	movs	r3, #45	; 0x2d
 8009c8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c90:	e797      	b.n	8009bc2 <_printf_float+0xa2>
 8009c92:	2947      	cmp	r1, #71	; 0x47
 8009c94:	d1bc      	bne.n	8009c10 <_printf_float+0xf0>
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d1ba      	bne.n	8009c10 <_printf_float+0xf0>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e7b7      	b.n	8009c0e <_printf_float+0xee>
 8009c9e:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8009ca2:	d118      	bne.n	8009cd6 <_printf_float+0x1b6>
 8009ca4:	2900      	cmp	r1, #0
 8009ca6:	6863      	ldr	r3, [r4, #4]
 8009ca8:	dd0b      	ble.n	8009cc2 <_printf_float+0x1a2>
 8009caa:	6121      	str	r1, [r4, #16]
 8009cac:	b913      	cbnz	r3, 8009cb4 <_printf_float+0x194>
 8009cae:	6822      	ldr	r2, [r4, #0]
 8009cb0:	07d0      	lsls	r0, r2, #31
 8009cb2:	d502      	bpl.n	8009cba <_printf_float+0x19a>
 8009cb4:	3301      	adds	r3, #1
 8009cb6:	440b      	add	r3, r1
 8009cb8:	6123      	str	r3, [r4, #16]
 8009cba:	f04f 0a00 	mov.w	sl, #0
 8009cbe:	65a1      	str	r1, [r4, #88]	; 0x58
 8009cc0:	e7df      	b.n	8009c82 <_printf_float+0x162>
 8009cc2:	b913      	cbnz	r3, 8009cca <_printf_float+0x1aa>
 8009cc4:	6822      	ldr	r2, [r4, #0]
 8009cc6:	07d2      	lsls	r2, r2, #31
 8009cc8:	d501      	bpl.n	8009cce <_printf_float+0x1ae>
 8009cca:	3302      	adds	r3, #2
 8009ccc:	e7f4      	b.n	8009cb8 <_printf_float+0x198>
 8009cce:	2301      	movs	r3, #1
 8009cd0:	e7f2      	b.n	8009cb8 <_printf_float+0x198>
 8009cd2:	f04f 0967 	mov.w	r9, #103	; 0x67
 8009cd6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009cd8:	4299      	cmp	r1, r3
 8009cda:	db05      	blt.n	8009ce8 <_printf_float+0x1c8>
 8009cdc:	6823      	ldr	r3, [r4, #0]
 8009cde:	6121      	str	r1, [r4, #16]
 8009ce0:	07d8      	lsls	r0, r3, #31
 8009ce2:	d5ea      	bpl.n	8009cba <_printf_float+0x19a>
 8009ce4:	1c4b      	adds	r3, r1, #1
 8009ce6:	e7e7      	b.n	8009cb8 <_printf_float+0x198>
 8009ce8:	2900      	cmp	r1, #0
 8009cea:	bfcc      	ite	gt
 8009cec:	2201      	movgt	r2, #1
 8009cee:	f1c1 0202 	rsble	r2, r1, #2
 8009cf2:	4413      	add	r3, r2
 8009cf4:	e7e0      	b.n	8009cb8 <_printf_float+0x198>
 8009cf6:	6823      	ldr	r3, [r4, #0]
 8009cf8:	055a      	lsls	r2, r3, #21
 8009cfa:	d407      	bmi.n	8009d0c <_printf_float+0x1ec>
 8009cfc:	6923      	ldr	r3, [r4, #16]
 8009cfe:	4642      	mov	r2, r8
 8009d00:	4631      	mov	r1, r6
 8009d02:	4628      	mov	r0, r5
 8009d04:	47b8      	blx	r7
 8009d06:	3001      	adds	r0, #1
 8009d08:	d12b      	bne.n	8009d62 <_printf_float+0x242>
 8009d0a:	e764      	b.n	8009bd6 <_printf_float+0xb6>
 8009d0c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8009d10:	f240 80dd 	bls.w	8009ece <_printf_float+0x3ae>
 8009d14:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009d18:	2200      	movs	r2, #0
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	f7f6 ff6e 	bl	8000bfc <__aeabi_dcmpeq>
 8009d20:	2800      	cmp	r0, #0
 8009d22:	d033      	beq.n	8009d8c <_printf_float+0x26c>
 8009d24:	2301      	movs	r3, #1
 8009d26:	4631      	mov	r1, r6
 8009d28:	4628      	mov	r0, r5
 8009d2a:	4a35      	ldr	r2, [pc, #212]	; (8009e00 <_printf_float+0x2e0>)
 8009d2c:	47b8      	blx	r7
 8009d2e:	3001      	adds	r0, #1
 8009d30:	f43f af51 	beq.w	8009bd6 <_printf_float+0xb6>
 8009d34:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009d38:	429a      	cmp	r2, r3
 8009d3a:	db02      	blt.n	8009d42 <_printf_float+0x222>
 8009d3c:	6823      	ldr	r3, [r4, #0]
 8009d3e:	07d8      	lsls	r0, r3, #31
 8009d40:	d50f      	bpl.n	8009d62 <_printf_float+0x242>
 8009d42:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009d46:	4631      	mov	r1, r6
 8009d48:	4628      	mov	r0, r5
 8009d4a:	47b8      	blx	r7
 8009d4c:	3001      	adds	r0, #1
 8009d4e:	f43f af42 	beq.w	8009bd6 <_printf_float+0xb6>
 8009d52:	f04f 0800 	mov.w	r8, #0
 8009d56:	f104 091a 	add.w	r9, r4, #26
 8009d5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009d5c:	3b01      	subs	r3, #1
 8009d5e:	4543      	cmp	r3, r8
 8009d60:	dc09      	bgt.n	8009d76 <_printf_float+0x256>
 8009d62:	6823      	ldr	r3, [r4, #0]
 8009d64:	079b      	lsls	r3, r3, #30
 8009d66:	f100 8102 	bmi.w	8009f6e <_printf_float+0x44e>
 8009d6a:	68e0      	ldr	r0, [r4, #12]
 8009d6c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009d6e:	4298      	cmp	r0, r3
 8009d70:	bfb8      	it	lt
 8009d72:	4618      	movlt	r0, r3
 8009d74:	e731      	b.n	8009bda <_printf_float+0xba>
 8009d76:	2301      	movs	r3, #1
 8009d78:	464a      	mov	r2, r9
 8009d7a:	4631      	mov	r1, r6
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	47b8      	blx	r7
 8009d80:	3001      	adds	r0, #1
 8009d82:	f43f af28 	beq.w	8009bd6 <_printf_float+0xb6>
 8009d86:	f108 0801 	add.w	r8, r8, #1
 8009d8a:	e7e6      	b.n	8009d5a <_printf_float+0x23a>
 8009d8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	dc38      	bgt.n	8009e04 <_printf_float+0x2e4>
 8009d92:	2301      	movs	r3, #1
 8009d94:	4631      	mov	r1, r6
 8009d96:	4628      	mov	r0, r5
 8009d98:	4a19      	ldr	r2, [pc, #100]	; (8009e00 <_printf_float+0x2e0>)
 8009d9a:	47b8      	blx	r7
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	f43f af1a 	beq.w	8009bd6 <_printf_float+0xb6>
 8009da2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009da6:	4313      	orrs	r3, r2
 8009da8:	d102      	bne.n	8009db0 <_printf_float+0x290>
 8009daa:	6823      	ldr	r3, [r4, #0]
 8009dac:	07d9      	lsls	r1, r3, #31
 8009dae:	d5d8      	bpl.n	8009d62 <_printf_float+0x242>
 8009db0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009db4:	4631      	mov	r1, r6
 8009db6:	4628      	mov	r0, r5
 8009db8:	47b8      	blx	r7
 8009dba:	3001      	adds	r0, #1
 8009dbc:	f43f af0b 	beq.w	8009bd6 <_printf_float+0xb6>
 8009dc0:	f04f 0900 	mov.w	r9, #0
 8009dc4:	f104 0a1a 	add.w	sl, r4, #26
 8009dc8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009dca:	425b      	negs	r3, r3
 8009dcc:	454b      	cmp	r3, r9
 8009dce:	dc01      	bgt.n	8009dd4 <_printf_float+0x2b4>
 8009dd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dd2:	e794      	b.n	8009cfe <_printf_float+0x1de>
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	4652      	mov	r2, sl
 8009dd8:	4631      	mov	r1, r6
 8009dda:	4628      	mov	r0, r5
 8009ddc:	47b8      	blx	r7
 8009dde:	3001      	adds	r0, #1
 8009de0:	f43f aef9 	beq.w	8009bd6 <_printf_float+0xb6>
 8009de4:	f109 0901 	add.w	r9, r9, #1
 8009de8:	e7ee      	b.n	8009dc8 <_printf_float+0x2a8>
 8009dea:	bf00      	nop
 8009dec:	7fefffff 	.word	0x7fefffff
 8009df0:	0800e5e0 	.word	0x0800e5e0
 8009df4:	0800e5e4 	.word	0x0800e5e4
 8009df8:	0800e5ec 	.word	0x0800e5ec
 8009dfc:	0800e5e8 	.word	0x0800e5e8
 8009e00:	0800e5f0 	.word	0x0800e5f0
 8009e04:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e06:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e08:	429a      	cmp	r2, r3
 8009e0a:	bfa8      	it	ge
 8009e0c:	461a      	movge	r2, r3
 8009e0e:	2a00      	cmp	r2, #0
 8009e10:	4691      	mov	r9, r2
 8009e12:	dc37      	bgt.n	8009e84 <_printf_float+0x364>
 8009e14:	f04f 0b00 	mov.w	fp, #0
 8009e18:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e1c:	f104 021a 	add.w	r2, r4, #26
 8009e20:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009e24:	ebaa 0309 	sub.w	r3, sl, r9
 8009e28:	455b      	cmp	r3, fp
 8009e2a:	dc33      	bgt.n	8009e94 <_printf_float+0x374>
 8009e2c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009e30:	429a      	cmp	r2, r3
 8009e32:	db3b      	blt.n	8009eac <_printf_float+0x38c>
 8009e34:	6823      	ldr	r3, [r4, #0]
 8009e36:	07da      	lsls	r2, r3, #31
 8009e38:	d438      	bmi.n	8009eac <_printf_float+0x38c>
 8009e3a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009e3c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8009e3e:	eba3 020a 	sub.w	r2, r3, sl
 8009e42:	eba3 0901 	sub.w	r9, r3, r1
 8009e46:	4591      	cmp	r9, r2
 8009e48:	bfa8      	it	ge
 8009e4a:	4691      	movge	r9, r2
 8009e4c:	f1b9 0f00 	cmp.w	r9, #0
 8009e50:	dc34      	bgt.n	8009ebc <_printf_float+0x39c>
 8009e52:	f04f 0800 	mov.w	r8, #0
 8009e56:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009e5a:	f104 0a1a 	add.w	sl, r4, #26
 8009e5e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8009e62:	1a9b      	subs	r3, r3, r2
 8009e64:	eba3 0309 	sub.w	r3, r3, r9
 8009e68:	4543      	cmp	r3, r8
 8009e6a:	f77f af7a 	ble.w	8009d62 <_printf_float+0x242>
 8009e6e:	2301      	movs	r3, #1
 8009e70:	4652      	mov	r2, sl
 8009e72:	4631      	mov	r1, r6
 8009e74:	4628      	mov	r0, r5
 8009e76:	47b8      	blx	r7
 8009e78:	3001      	adds	r0, #1
 8009e7a:	f43f aeac 	beq.w	8009bd6 <_printf_float+0xb6>
 8009e7e:	f108 0801 	add.w	r8, r8, #1
 8009e82:	e7ec      	b.n	8009e5e <_printf_float+0x33e>
 8009e84:	4613      	mov	r3, r2
 8009e86:	4631      	mov	r1, r6
 8009e88:	4642      	mov	r2, r8
 8009e8a:	4628      	mov	r0, r5
 8009e8c:	47b8      	blx	r7
 8009e8e:	3001      	adds	r0, #1
 8009e90:	d1c0      	bne.n	8009e14 <_printf_float+0x2f4>
 8009e92:	e6a0      	b.n	8009bd6 <_printf_float+0xb6>
 8009e94:	2301      	movs	r3, #1
 8009e96:	4631      	mov	r1, r6
 8009e98:	4628      	mov	r0, r5
 8009e9a:	920b      	str	r2, [sp, #44]	; 0x2c
 8009e9c:	47b8      	blx	r7
 8009e9e:	3001      	adds	r0, #1
 8009ea0:	f43f ae99 	beq.w	8009bd6 <_printf_float+0xb6>
 8009ea4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009ea6:	f10b 0b01 	add.w	fp, fp, #1
 8009eaa:	e7b9      	b.n	8009e20 <_printf_float+0x300>
 8009eac:	4631      	mov	r1, r6
 8009eae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009eb2:	4628      	mov	r0, r5
 8009eb4:	47b8      	blx	r7
 8009eb6:	3001      	adds	r0, #1
 8009eb8:	d1bf      	bne.n	8009e3a <_printf_float+0x31a>
 8009eba:	e68c      	b.n	8009bd6 <_printf_float+0xb6>
 8009ebc:	464b      	mov	r3, r9
 8009ebe:	4631      	mov	r1, r6
 8009ec0:	4628      	mov	r0, r5
 8009ec2:	eb08 020a 	add.w	r2, r8, sl
 8009ec6:	47b8      	blx	r7
 8009ec8:	3001      	adds	r0, #1
 8009eca:	d1c2      	bne.n	8009e52 <_printf_float+0x332>
 8009ecc:	e683      	b.n	8009bd6 <_printf_float+0xb6>
 8009ece:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009ed0:	2a01      	cmp	r2, #1
 8009ed2:	dc01      	bgt.n	8009ed8 <_printf_float+0x3b8>
 8009ed4:	07db      	lsls	r3, r3, #31
 8009ed6:	d537      	bpl.n	8009f48 <_printf_float+0x428>
 8009ed8:	2301      	movs	r3, #1
 8009eda:	4642      	mov	r2, r8
 8009edc:	4631      	mov	r1, r6
 8009ede:	4628      	mov	r0, r5
 8009ee0:	47b8      	blx	r7
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	f43f ae77 	beq.w	8009bd6 <_printf_float+0xb6>
 8009ee8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009eec:	4631      	mov	r1, r6
 8009eee:	4628      	mov	r0, r5
 8009ef0:	47b8      	blx	r7
 8009ef2:	3001      	adds	r0, #1
 8009ef4:	f43f ae6f 	beq.w	8009bd6 <_printf_float+0xb6>
 8009ef8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009efc:	2200      	movs	r2, #0
 8009efe:	2300      	movs	r3, #0
 8009f00:	f7f6 fe7c 	bl	8000bfc <__aeabi_dcmpeq>
 8009f04:	b9d8      	cbnz	r0, 8009f3e <_printf_float+0x41e>
 8009f06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f08:	f108 0201 	add.w	r2, r8, #1
 8009f0c:	3b01      	subs	r3, #1
 8009f0e:	4631      	mov	r1, r6
 8009f10:	4628      	mov	r0, r5
 8009f12:	47b8      	blx	r7
 8009f14:	3001      	adds	r0, #1
 8009f16:	d10e      	bne.n	8009f36 <_printf_float+0x416>
 8009f18:	e65d      	b.n	8009bd6 <_printf_float+0xb6>
 8009f1a:	2301      	movs	r3, #1
 8009f1c:	464a      	mov	r2, r9
 8009f1e:	4631      	mov	r1, r6
 8009f20:	4628      	mov	r0, r5
 8009f22:	47b8      	blx	r7
 8009f24:	3001      	adds	r0, #1
 8009f26:	f43f ae56 	beq.w	8009bd6 <_printf_float+0xb6>
 8009f2a:	f108 0801 	add.w	r8, r8, #1
 8009f2e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009f30:	3b01      	subs	r3, #1
 8009f32:	4543      	cmp	r3, r8
 8009f34:	dcf1      	bgt.n	8009f1a <_printf_float+0x3fa>
 8009f36:	4653      	mov	r3, sl
 8009f38:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009f3c:	e6e0      	b.n	8009d00 <_printf_float+0x1e0>
 8009f3e:	f04f 0800 	mov.w	r8, #0
 8009f42:	f104 091a 	add.w	r9, r4, #26
 8009f46:	e7f2      	b.n	8009f2e <_printf_float+0x40e>
 8009f48:	2301      	movs	r3, #1
 8009f4a:	4642      	mov	r2, r8
 8009f4c:	e7df      	b.n	8009f0e <_printf_float+0x3ee>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	464a      	mov	r2, r9
 8009f52:	4631      	mov	r1, r6
 8009f54:	4628      	mov	r0, r5
 8009f56:	47b8      	blx	r7
 8009f58:	3001      	adds	r0, #1
 8009f5a:	f43f ae3c 	beq.w	8009bd6 <_printf_float+0xb6>
 8009f5e:	f108 0801 	add.w	r8, r8, #1
 8009f62:	68e3      	ldr	r3, [r4, #12]
 8009f64:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8009f66:	1a5b      	subs	r3, r3, r1
 8009f68:	4543      	cmp	r3, r8
 8009f6a:	dcf0      	bgt.n	8009f4e <_printf_float+0x42e>
 8009f6c:	e6fd      	b.n	8009d6a <_printf_float+0x24a>
 8009f6e:	f04f 0800 	mov.w	r8, #0
 8009f72:	f104 0919 	add.w	r9, r4, #25
 8009f76:	e7f4      	b.n	8009f62 <_printf_float+0x442>

08009f78 <_printf_common>:
 8009f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009f7c:	4616      	mov	r6, r2
 8009f7e:	4699      	mov	r9, r3
 8009f80:	688a      	ldr	r2, [r1, #8]
 8009f82:	690b      	ldr	r3, [r1, #16]
 8009f84:	4607      	mov	r7, r0
 8009f86:	4293      	cmp	r3, r2
 8009f88:	bfb8      	it	lt
 8009f8a:	4613      	movlt	r3, r2
 8009f8c:	6033      	str	r3, [r6, #0]
 8009f8e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009f92:	460c      	mov	r4, r1
 8009f94:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009f98:	b10a      	cbz	r2, 8009f9e <_printf_common+0x26>
 8009f9a:	3301      	adds	r3, #1
 8009f9c:	6033      	str	r3, [r6, #0]
 8009f9e:	6823      	ldr	r3, [r4, #0]
 8009fa0:	0699      	lsls	r1, r3, #26
 8009fa2:	bf42      	ittt	mi
 8009fa4:	6833      	ldrmi	r3, [r6, #0]
 8009fa6:	3302      	addmi	r3, #2
 8009fa8:	6033      	strmi	r3, [r6, #0]
 8009faa:	6825      	ldr	r5, [r4, #0]
 8009fac:	f015 0506 	ands.w	r5, r5, #6
 8009fb0:	d106      	bne.n	8009fc0 <_printf_common+0x48>
 8009fb2:	f104 0a19 	add.w	sl, r4, #25
 8009fb6:	68e3      	ldr	r3, [r4, #12]
 8009fb8:	6832      	ldr	r2, [r6, #0]
 8009fba:	1a9b      	subs	r3, r3, r2
 8009fbc:	42ab      	cmp	r3, r5
 8009fbe:	dc28      	bgt.n	800a012 <_printf_common+0x9a>
 8009fc0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009fc4:	1e13      	subs	r3, r2, #0
 8009fc6:	6822      	ldr	r2, [r4, #0]
 8009fc8:	bf18      	it	ne
 8009fca:	2301      	movne	r3, #1
 8009fcc:	0692      	lsls	r2, r2, #26
 8009fce:	d42d      	bmi.n	800a02c <_printf_common+0xb4>
 8009fd0:	4649      	mov	r1, r9
 8009fd2:	4638      	mov	r0, r7
 8009fd4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009fd8:	47c0      	blx	r8
 8009fda:	3001      	adds	r0, #1
 8009fdc:	d020      	beq.n	800a020 <_printf_common+0xa8>
 8009fde:	6823      	ldr	r3, [r4, #0]
 8009fe0:	68e5      	ldr	r5, [r4, #12]
 8009fe2:	f003 0306 	and.w	r3, r3, #6
 8009fe6:	2b04      	cmp	r3, #4
 8009fe8:	bf18      	it	ne
 8009fea:	2500      	movne	r5, #0
 8009fec:	6832      	ldr	r2, [r6, #0]
 8009fee:	f04f 0600 	mov.w	r6, #0
 8009ff2:	68a3      	ldr	r3, [r4, #8]
 8009ff4:	bf08      	it	eq
 8009ff6:	1aad      	subeq	r5, r5, r2
 8009ff8:	6922      	ldr	r2, [r4, #16]
 8009ffa:	bf08      	it	eq
 8009ffc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a000:	4293      	cmp	r3, r2
 800a002:	bfc4      	itt	gt
 800a004:	1a9b      	subgt	r3, r3, r2
 800a006:	18ed      	addgt	r5, r5, r3
 800a008:	341a      	adds	r4, #26
 800a00a:	42b5      	cmp	r5, r6
 800a00c:	d11a      	bne.n	800a044 <_printf_common+0xcc>
 800a00e:	2000      	movs	r0, #0
 800a010:	e008      	b.n	800a024 <_printf_common+0xac>
 800a012:	2301      	movs	r3, #1
 800a014:	4652      	mov	r2, sl
 800a016:	4649      	mov	r1, r9
 800a018:	4638      	mov	r0, r7
 800a01a:	47c0      	blx	r8
 800a01c:	3001      	adds	r0, #1
 800a01e:	d103      	bne.n	800a028 <_printf_common+0xb0>
 800a020:	f04f 30ff 	mov.w	r0, #4294967295
 800a024:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a028:	3501      	adds	r5, #1
 800a02a:	e7c4      	b.n	8009fb6 <_printf_common+0x3e>
 800a02c:	2030      	movs	r0, #48	; 0x30
 800a02e:	18e1      	adds	r1, r4, r3
 800a030:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a034:	1c5a      	adds	r2, r3, #1
 800a036:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a03a:	4422      	add	r2, r4
 800a03c:	3302      	adds	r3, #2
 800a03e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a042:	e7c5      	b.n	8009fd0 <_printf_common+0x58>
 800a044:	2301      	movs	r3, #1
 800a046:	4622      	mov	r2, r4
 800a048:	4649      	mov	r1, r9
 800a04a:	4638      	mov	r0, r7
 800a04c:	47c0      	blx	r8
 800a04e:	3001      	adds	r0, #1
 800a050:	d0e6      	beq.n	800a020 <_printf_common+0xa8>
 800a052:	3601      	adds	r6, #1
 800a054:	e7d9      	b.n	800a00a <_printf_common+0x92>
	...

0800a058 <_printf_i>:
 800a058:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a05c:	7e0f      	ldrb	r7, [r1, #24]
 800a05e:	4691      	mov	r9, r2
 800a060:	2f78      	cmp	r7, #120	; 0x78
 800a062:	4680      	mov	r8, r0
 800a064:	460c      	mov	r4, r1
 800a066:	469a      	mov	sl, r3
 800a068:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a06a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a06e:	d807      	bhi.n	800a080 <_printf_i+0x28>
 800a070:	2f62      	cmp	r7, #98	; 0x62
 800a072:	d80a      	bhi.n	800a08a <_printf_i+0x32>
 800a074:	2f00      	cmp	r7, #0
 800a076:	f000 80d9 	beq.w	800a22c <_printf_i+0x1d4>
 800a07a:	2f58      	cmp	r7, #88	; 0x58
 800a07c:	f000 80a4 	beq.w	800a1c8 <_printf_i+0x170>
 800a080:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a084:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a088:	e03a      	b.n	800a100 <_printf_i+0xa8>
 800a08a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a08e:	2b15      	cmp	r3, #21
 800a090:	d8f6      	bhi.n	800a080 <_printf_i+0x28>
 800a092:	a101      	add	r1, pc, #4	; (adr r1, 800a098 <_printf_i+0x40>)
 800a094:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a098:	0800a0f1 	.word	0x0800a0f1
 800a09c:	0800a105 	.word	0x0800a105
 800a0a0:	0800a081 	.word	0x0800a081
 800a0a4:	0800a081 	.word	0x0800a081
 800a0a8:	0800a081 	.word	0x0800a081
 800a0ac:	0800a081 	.word	0x0800a081
 800a0b0:	0800a105 	.word	0x0800a105
 800a0b4:	0800a081 	.word	0x0800a081
 800a0b8:	0800a081 	.word	0x0800a081
 800a0bc:	0800a081 	.word	0x0800a081
 800a0c0:	0800a081 	.word	0x0800a081
 800a0c4:	0800a213 	.word	0x0800a213
 800a0c8:	0800a135 	.word	0x0800a135
 800a0cc:	0800a1f5 	.word	0x0800a1f5
 800a0d0:	0800a081 	.word	0x0800a081
 800a0d4:	0800a081 	.word	0x0800a081
 800a0d8:	0800a235 	.word	0x0800a235
 800a0dc:	0800a081 	.word	0x0800a081
 800a0e0:	0800a135 	.word	0x0800a135
 800a0e4:	0800a081 	.word	0x0800a081
 800a0e8:	0800a081 	.word	0x0800a081
 800a0ec:	0800a1fd 	.word	0x0800a1fd
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	1d1a      	adds	r2, r3, #4
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	602a      	str	r2, [r5, #0]
 800a0f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a0fc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a100:	2301      	movs	r3, #1
 800a102:	e0a4      	b.n	800a24e <_printf_i+0x1f6>
 800a104:	6820      	ldr	r0, [r4, #0]
 800a106:	6829      	ldr	r1, [r5, #0]
 800a108:	0606      	lsls	r6, r0, #24
 800a10a:	f101 0304 	add.w	r3, r1, #4
 800a10e:	d50a      	bpl.n	800a126 <_printf_i+0xce>
 800a110:	680e      	ldr	r6, [r1, #0]
 800a112:	602b      	str	r3, [r5, #0]
 800a114:	2e00      	cmp	r6, #0
 800a116:	da03      	bge.n	800a120 <_printf_i+0xc8>
 800a118:	232d      	movs	r3, #45	; 0x2d
 800a11a:	4276      	negs	r6, r6
 800a11c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a120:	230a      	movs	r3, #10
 800a122:	485e      	ldr	r0, [pc, #376]	; (800a29c <_printf_i+0x244>)
 800a124:	e019      	b.n	800a15a <_printf_i+0x102>
 800a126:	680e      	ldr	r6, [r1, #0]
 800a128:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a12c:	602b      	str	r3, [r5, #0]
 800a12e:	bf18      	it	ne
 800a130:	b236      	sxthne	r6, r6
 800a132:	e7ef      	b.n	800a114 <_printf_i+0xbc>
 800a134:	682b      	ldr	r3, [r5, #0]
 800a136:	6820      	ldr	r0, [r4, #0]
 800a138:	1d19      	adds	r1, r3, #4
 800a13a:	6029      	str	r1, [r5, #0]
 800a13c:	0601      	lsls	r1, r0, #24
 800a13e:	d501      	bpl.n	800a144 <_printf_i+0xec>
 800a140:	681e      	ldr	r6, [r3, #0]
 800a142:	e002      	b.n	800a14a <_printf_i+0xf2>
 800a144:	0646      	lsls	r6, r0, #25
 800a146:	d5fb      	bpl.n	800a140 <_printf_i+0xe8>
 800a148:	881e      	ldrh	r6, [r3, #0]
 800a14a:	2f6f      	cmp	r7, #111	; 0x6f
 800a14c:	bf0c      	ite	eq
 800a14e:	2308      	moveq	r3, #8
 800a150:	230a      	movne	r3, #10
 800a152:	4852      	ldr	r0, [pc, #328]	; (800a29c <_printf_i+0x244>)
 800a154:	2100      	movs	r1, #0
 800a156:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a15a:	6865      	ldr	r5, [r4, #4]
 800a15c:	2d00      	cmp	r5, #0
 800a15e:	bfa8      	it	ge
 800a160:	6821      	ldrge	r1, [r4, #0]
 800a162:	60a5      	str	r5, [r4, #8]
 800a164:	bfa4      	itt	ge
 800a166:	f021 0104 	bicge.w	r1, r1, #4
 800a16a:	6021      	strge	r1, [r4, #0]
 800a16c:	b90e      	cbnz	r6, 800a172 <_printf_i+0x11a>
 800a16e:	2d00      	cmp	r5, #0
 800a170:	d04d      	beq.n	800a20e <_printf_i+0x1b6>
 800a172:	4615      	mov	r5, r2
 800a174:	fbb6 f1f3 	udiv	r1, r6, r3
 800a178:	fb03 6711 	mls	r7, r3, r1, r6
 800a17c:	5dc7      	ldrb	r7, [r0, r7]
 800a17e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a182:	4637      	mov	r7, r6
 800a184:	42bb      	cmp	r3, r7
 800a186:	460e      	mov	r6, r1
 800a188:	d9f4      	bls.n	800a174 <_printf_i+0x11c>
 800a18a:	2b08      	cmp	r3, #8
 800a18c:	d10b      	bne.n	800a1a6 <_printf_i+0x14e>
 800a18e:	6823      	ldr	r3, [r4, #0]
 800a190:	07de      	lsls	r6, r3, #31
 800a192:	d508      	bpl.n	800a1a6 <_printf_i+0x14e>
 800a194:	6923      	ldr	r3, [r4, #16]
 800a196:	6861      	ldr	r1, [r4, #4]
 800a198:	4299      	cmp	r1, r3
 800a19a:	bfde      	ittt	le
 800a19c:	2330      	movle	r3, #48	; 0x30
 800a19e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a1a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a1a6:	1b52      	subs	r2, r2, r5
 800a1a8:	6122      	str	r2, [r4, #16]
 800a1aa:	464b      	mov	r3, r9
 800a1ac:	4621      	mov	r1, r4
 800a1ae:	4640      	mov	r0, r8
 800a1b0:	f8cd a000 	str.w	sl, [sp]
 800a1b4:	aa03      	add	r2, sp, #12
 800a1b6:	f7ff fedf 	bl	8009f78 <_printf_common>
 800a1ba:	3001      	adds	r0, #1
 800a1bc:	d14c      	bne.n	800a258 <_printf_i+0x200>
 800a1be:	f04f 30ff 	mov.w	r0, #4294967295
 800a1c2:	b004      	add	sp, #16
 800a1c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a1c8:	4834      	ldr	r0, [pc, #208]	; (800a29c <_printf_i+0x244>)
 800a1ca:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a1ce:	6829      	ldr	r1, [r5, #0]
 800a1d0:	6823      	ldr	r3, [r4, #0]
 800a1d2:	f851 6b04 	ldr.w	r6, [r1], #4
 800a1d6:	6029      	str	r1, [r5, #0]
 800a1d8:	061d      	lsls	r5, r3, #24
 800a1da:	d514      	bpl.n	800a206 <_printf_i+0x1ae>
 800a1dc:	07df      	lsls	r7, r3, #31
 800a1de:	bf44      	itt	mi
 800a1e0:	f043 0320 	orrmi.w	r3, r3, #32
 800a1e4:	6023      	strmi	r3, [r4, #0]
 800a1e6:	b91e      	cbnz	r6, 800a1f0 <_printf_i+0x198>
 800a1e8:	6823      	ldr	r3, [r4, #0]
 800a1ea:	f023 0320 	bic.w	r3, r3, #32
 800a1ee:	6023      	str	r3, [r4, #0]
 800a1f0:	2310      	movs	r3, #16
 800a1f2:	e7af      	b.n	800a154 <_printf_i+0xfc>
 800a1f4:	6823      	ldr	r3, [r4, #0]
 800a1f6:	f043 0320 	orr.w	r3, r3, #32
 800a1fa:	6023      	str	r3, [r4, #0]
 800a1fc:	2378      	movs	r3, #120	; 0x78
 800a1fe:	4828      	ldr	r0, [pc, #160]	; (800a2a0 <_printf_i+0x248>)
 800a200:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a204:	e7e3      	b.n	800a1ce <_printf_i+0x176>
 800a206:	0659      	lsls	r1, r3, #25
 800a208:	bf48      	it	mi
 800a20a:	b2b6      	uxthmi	r6, r6
 800a20c:	e7e6      	b.n	800a1dc <_printf_i+0x184>
 800a20e:	4615      	mov	r5, r2
 800a210:	e7bb      	b.n	800a18a <_printf_i+0x132>
 800a212:	682b      	ldr	r3, [r5, #0]
 800a214:	6826      	ldr	r6, [r4, #0]
 800a216:	1d18      	adds	r0, r3, #4
 800a218:	6961      	ldr	r1, [r4, #20]
 800a21a:	6028      	str	r0, [r5, #0]
 800a21c:	0635      	lsls	r5, r6, #24
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	d501      	bpl.n	800a226 <_printf_i+0x1ce>
 800a222:	6019      	str	r1, [r3, #0]
 800a224:	e002      	b.n	800a22c <_printf_i+0x1d4>
 800a226:	0670      	lsls	r0, r6, #25
 800a228:	d5fb      	bpl.n	800a222 <_printf_i+0x1ca>
 800a22a:	8019      	strh	r1, [r3, #0]
 800a22c:	2300      	movs	r3, #0
 800a22e:	4615      	mov	r5, r2
 800a230:	6123      	str	r3, [r4, #16]
 800a232:	e7ba      	b.n	800a1aa <_printf_i+0x152>
 800a234:	682b      	ldr	r3, [r5, #0]
 800a236:	2100      	movs	r1, #0
 800a238:	1d1a      	adds	r2, r3, #4
 800a23a:	602a      	str	r2, [r5, #0]
 800a23c:	681d      	ldr	r5, [r3, #0]
 800a23e:	6862      	ldr	r2, [r4, #4]
 800a240:	4628      	mov	r0, r5
 800a242:	f002 ff01 	bl	800d048 <memchr>
 800a246:	b108      	cbz	r0, 800a24c <_printf_i+0x1f4>
 800a248:	1b40      	subs	r0, r0, r5
 800a24a:	6060      	str	r0, [r4, #4]
 800a24c:	6863      	ldr	r3, [r4, #4]
 800a24e:	6123      	str	r3, [r4, #16]
 800a250:	2300      	movs	r3, #0
 800a252:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a256:	e7a8      	b.n	800a1aa <_printf_i+0x152>
 800a258:	462a      	mov	r2, r5
 800a25a:	4649      	mov	r1, r9
 800a25c:	4640      	mov	r0, r8
 800a25e:	6923      	ldr	r3, [r4, #16]
 800a260:	47d0      	blx	sl
 800a262:	3001      	adds	r0, #1
 800a264:	d0ab      	beq.n	800a1be <_printf_i+0x166>
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	079b      	lsls	r3, r3, #30
 800a26a:	d413      	bmi.n	800a294 <_printf_i+0x23c>
 800a26c:	68e0      	ldr	r0, [r4, #12]
 800a26e:	9b03      	ldr	r3, [sp, #12]
 800a270:	4298      	cmp	r0, r3
 800a272:	bfb8      	it	lt
 800a274:	4618      	movlt	r0, r3
 800a276:	e7a4      	b.n	800a1c2 <_printf_i+0x16a>
 800a278:	2301      	movs	r3, #1
 800a27a:	4632      	mov	r2, r6
 800a27c:	4649      	mov	r1, r9
 800a27e:	4640      	mov	r0, r8
 800a280:	47d0      	blx	sl
 800a282:	3001      	adds	r0, #1
 800a284:	d09b      	beq.n	800a1be <_printf_i+0x166>
 800a286:	3501      	adds	r5, #1
 800a288:	68e3      	ldr	r3, [r4, #12]
 800a28a:	9903      	ldr	r1, [sp, #12]
 800a28c:	1a5b      	subs	r3, r3, r1
 800a28e:	42ab      	cmp	r3, r5
 800a290:	dcf2      	bgt.n	800a278 <_printf_i+0x220>
 800a292:	e7eb      	b.n	800a26c <_printf_i+0x214>
 800a294:	2500      	movs	r5, #0
 800a296:	f104 0619 	add.w	r6, r4, #25
 800a29a:	e7f5      	b.n	800a288 <_printf_i+0x230>
 800a29c:	0800e5f2 	.word	0x0800e5f2
 800a2a0:	0800e603 	.word	0x0800e603

0800a2a4 <_scanf_float>:
 800a2a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2a8:	b087      	sub	sp, #28
 800a2aa:	9303      	str	r3, [sp, #12]
 800a2ac:	688b      	ldr	r3, [r1, #8]
 800a2ae:	4617      	mov	r7, r2
 800a2b0:	1e5a      	subs	r2, r3, #1
 800a2b2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a2b6:	bf85      	ittet	hi
 800a2b8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a2bc:	195b      	addhi	r3, r3, r5
 800a2be:	2300      	movls	r3, #0
 800a2c0:	9302      	strhi	r3, [sp, #8]
 800a2c2:	bf88      	it	hi
 800a2c4:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a2c8:	468b      	mov	fp, r1
 800a2ca:	f04f 0500 	mov.w	r5, #0
 800a2ce:	bf8c      	ite	hi
 800a2d0:	608b      	strhi	r3, [r1, #8]
 800a2d2:	9302      	strls	r3, [sp, #8]
 800a2d4:	680b      	ldr	r3, [r1, #0]
 800a2d6:	4680      	mov	r8, r0
 800a2d8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a2dc:	f84b 3b1c 	str.w	r3, [fp], #28
 800a2e0:	460c      	mov	r4, r1
 800a2e2:	465e      	mov	r6, fp
 800a2e4:	46aa      	mov	sl, r5
 800a2e6:	46a9      	mov	r9, r5
 800a2e8:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a2ec:	9501      	str	r5, [sp, #4]
 800a2ee:	68a2      	ldr	r2, [r4, #8]
 800a2f0:	b152      	cbz	r2, 800a308 <_scanf_float+0x64>
 800a2f2:	683b      	ldr	r3, [r7, #0]
 800a2f4:	781b      	ldrb	r3, [r3, #0]
 800a2f6:	2b4e      	cmp	r3, #78	; 0x4e
 800a2f8:	d864      	bhi.n	800a3c4 <_scanf_float+0x120>
 800a2fa:	2b40      	cmp	r3, #64	; 0x40
 800a2fc:	d83c      	bhi.n	800a378 <_scanf_float+0xd4>
 800a2fe:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a302:	b2c8      	uxtb	r0, r1
 800a304:	280e      	cmp	r0, #14
 800a306:	d93a      	bls.n	800a37e <_scanf_float+0xda>
 800a308:	f1b9 0f00 	cmp.w	r9, #0
 800a30c:	d003      	beq.n	800a316 <_scanf_float+0x72>
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a314:	6023      	str	r3, [r4, #0]
 800a316:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a31a:	f1ba 0f01 	cmp.w	sl, #1
 800a31e:	f200 8113 	bhi.w	800a548 <_scanf_float+0x2a4>
 800a322:	455e      	cmp	r6, fp
 800a324:	f200 8105 	bhi.w	800a532 <_scanf_float+0x28e>
 800a328:	2501      	movs	r5, #1
 800a32a:	4628      	mov	r0, r5
 800a32c:	b007      	add	sp, #28
 800a32e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a332:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a336:	2a0d      	cmp	r2, #13
 800a338:	d8e6      	bhi.n	800a308 <_scanf_float+0x64>
 800a33a:	a101      	add	r1, pc, #4	; (adr r1, 800a340 <_scanf_float+0x9c>)
 800a33c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a340:	0800a47f 	.word	0x0800a47f
 800a344:	0800a309 	.word	0x0800a309
 800a348:	0800a309 	.word	0x0800a309
 800a34c:	0800a309 	.word	0x0800a309
 800a350:	0800a4df 	.word	0x0800a4df
 800a354:	0800a4b7 	.word	0x0800a4b7
 800a358:	0800a309 	.word	0x0800a309
 800a35c:	0800a309 	.word	0x0800a309
 800a360:	0800a48d 	.word	0x0800a48d
 800a364:	0800a309 	.word	0x0800a309
 800a368:	0800a309 	.word	0x0800a309
 800a36c:	0800a309 	.word	0x0800a309
 800a370:	0800a309 	.word	0x0800a309
 800a374:	0800a445 	.word	0x0800a445
 800a378:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a37c:	e7db      	b.n	800a336 <_scanf_float+0x92>
 800a37e:	290e      	cmp	r1, #14
 800a380:	d8c2      	bhi.n	800a308 <_scanf_float+0x64>
 800a382:	a001      	add	r0, pc, #4	; (adr r0, 800a388 <_scanf_float+0xe4>)
 800a384:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a388:	0800a437 	.word	0x0800a437
 800a38c:	0800a309 	.word	0x0800a309
 800a390:	0800a437 	.word	0x0800a437
 800a394:	0800a4cb 	.word	0x0800a4cb
 800a398:	0800a309 	.word	0x0800a309
 800a39c:	0800a3e5 	.word	0x0800a3e5
 800a3a0:	0800a421 	.word	0x0800a421
 800a3a4:	0800a421 	.word	0x0800a421
 800a3a8:	0800a421 	.word	0x0800a421
 800a3ac:	0800a421 	.word	0x0800a421
 800a3b0:	0800a421 	.word	0x0800a421
 800a3b4:	0800a421 	.word	0x0800a421
 800a3b8:	0800a421 	.word	0x0800a421
 800a3bc:	0800a421 	.word	0x0800a421
 800a3c0:	0800a421 	.word	0x0800a421
 800a3c4:	2b6e      	cmp	r3, #110	; 0x6e
 800a3c6:	d809      	bhi.n	800a3dc <_scanf_float+0x138>
 800a3c8:	2b60      	cmp	r3, #96	; 0x60
 800a3ca:	d8b2      	bhi.n	800a332 <_scanf_float+0x8e>
 800a3cc:	2b54      	cmp	r3, #84	; 0x54
 800a3ce:	d077      	beq.n	800a4c0 <_scanf_float+0x21c>
 800a3d0:	2b59      	cmp	r3, #89	; 0x59
 800a3d2:	d199      	bne.n	800a308 <_scanf_float+0x64>
 800a3d4:	2d07      	cmp	r5, #7
 800a3d6:	d197      	bne.n	800a308 <_scanf_float+0x64>
 800a3d8:	2508      	movs	r5, #8
 800a3da:	e029      	b.n	800a430 <_scanf_float+0x18c>
 800a3dc:	2b74      	cmp	r3, #116	; 0x74
 800a3de:	d06f      	beq.n	800a4c0 <_scanf_float+0x21c>
 800a3e0:	2b79      	cmp	r3, #121	; 0x79
 800a3e2:	e7f6      	b.n	800a3d2 <_scanf_float+0x12e>
 800a3e4:	6821      	ldr	r1, [r4, #0]
 800a3e6:	05c8      	lsls	r0, r1, #23
 800a3e8:	d51a      	bpl.n	800a420 <_scanf_float+0x17c>
 800a3ea:	9b02      	ldr	r3, [sp, #8]
 800a3ec:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a3f0:	6021      	str	r1, [r4, #0]
 800a3f2:	f109 0901 	add.w	r9, r9, #1
 800a3f6:	b11b      	cbz	r3, 800a400 <_scanf_float+0x15c>
 800a3f8:	3b01      	subs	r3, #1
 800a3fa:	3201      	adds	r2, #1
 800a3fc:	9302      	str	r3, [sp, #8]
 800a3fe:	60a2      	str	r2, [r4, #8]
 800a400:	68a3      	ldr	r3, [r4, #8]
 800a402:	3b01      	subs	r3, #1
 800a404:	60a3      	str	r3, [r4, #8]
 800a406:	6923      	ldr	r3, [r4, #16]
 800a408:	3301      	adds	r3, #1
 800a40a:	6123      	str	r3, [r4, #16]
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	3b01      	subs	r3, #1
 800a410:	2b00      	cmp	r3, #0
 800a412:	607b      	str	r3, [r7, #4]
 800a414:	f340 8084 	ble.w	800a520 <_scanf_float+0x27c>
 800a418:	683b      	ldr	r3, [r7, #0]
 800a41a:	3301      	adds	r3, #1
 800a41c:	603b      	str	r3, [r7, #0]
 800a41e:	e766      	b.n	800a2ee <_scanf_float+0x4a>
 800a420:	eb1a 0f05 	cmn.w	sl, r5
 800a424:	f47f af70 	bne.w	800a308 <_scanf_float+0x64>
 800a428:	6822      	ldr	r2, [r4, #0]
 800a42a:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a42e:	6022      	str	r2, [r4, #0]
 800a430:	f806 3b01 	strb.w	r3, [r6], #1
 800a434:	e7e4      	b.n	800a400 <_scanf_float+0x15c>
 800a436:	6822      	ldr	r2, [r4, #0]
 800a438:	0610      	lsls	r0, r2, #24
 800a43a:	f57f af65 	bpl.w	800a308 <_scanf_float+0x64>
 800a43e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a442:	e7f4      	b.n	800a42e <_scanf_float+0x18a>
 800a444:	f1ba 0f00 	cmp.w	sl, #0
 800a448:	d10e      	bne.n	800a468 <_scanf_float+0x1c4>
 800a44a:	f1b9 0f00 	cmp.w	r9, #0
 800a44e:	d10e      	bne.n	800a46e <_scanf_float+0x1ca>
 800a450:	6822      	ldr	r2, [r4, #0]
 800a452:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a456:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a45a:	d108      	bne.n	800a46e <_scanf_float+0x1ca>
 800a45c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a460:	f04f 0a01 	mov.w	sl, #1
 800a464:	6022      	str	r2, [r4, #0]
 800a466:	e7e3      	b.n	800a430 <_scanf_float+0x18c>
 800a468:	f1ba 0f02 	cmp.w	sl, #2
 800a46c:	d055      	beq.n	800a51a <_scanf_float+0x276>
 800a46e:	2d01      	cmp	r5, #1
 800a470:	d002      	beq.n	800a478 <_scanf_float+0x1d4>
 800a472:	2d04      	cmp	r5, #4
 800a474:	f47f af48 	bne.w	800a308 <_scanf_float+0x64>
 800a478:	3501      	adds	r5, #1
 800a47a:	b2ed      	uxtb	r5, r5
 800a47c:	e7d8      	b.n	800a430 <_scanf_float+0x18c>
 800a47e:	f1ba 0f01 	cmp.w	sl, #1
 800a482:	f47f af41 	bne.w	800a308 <_scanf_float+0x64>
 800a486:	f04f 0a02 	mov.w	sl, #2
 800a48a:	e7d1      	b.n	800a430 <_scanf_float+0x18c>
 800a48c:	b97d      	cbnz	r5, 800a4ae <_scanf_float+0x20a>
 800a48e:	f1b9 0f00 	cmp.w	r9, #0
 800a492:	f47f af3c 	bne.w	800a30e <_scanf_float+0x6a>
 800a496:	6822      	ldr	r2, [r4, #0]
 800a498:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a49c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a4a0:	f47f af39 	bne.w	800a316 <_scanf_float+0x72>
 800a4a4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a4a8:	2501      	movs	r5, #1
 800a4aa:	6022      	str	r2, [r4, #0]
 800a4ac:	e7c0      	b.n	800a430 <_scanf_float+0x18c>
 800a4ae:	2d03      	cmp	r5, #3
 800a4b0:	d0e2      	beq.n	800a478 <_scanf_float+0x1d4>
 800a4b2:	2d05      	cmp	r5, #5
 800a4b4:	e7de      	b.n	800a474 <_scanf_float+0x1d0>
 800a4b6:	2d02      	cmp	r5, #2
 800a4b8:	f47f af26 	bne.w	800a308 <_scanf_float+0x64>
 800a4bc:	2503      	movs	r5, #3
 800a4be:	e7b7      	b.n	800a430 <_scanf_float+0x18c>
 800a4c0:	2d06      	cmp	r5, #6
 800a4c2:	f47f af21 	bne.w	800a308 <_scanf_float+0x64>
 800a4c6:	2507      	movs	r5, #7
 800a4c8:	e7b2      	b.n	800a430 <_scanf_float+0x18c>
 800a4ca:	6822      	ldr	r2, [r4, #0]
 800a4cc:	0591      	lsls	r1, r2, #22
 800a4ce:	f57f af1b 	bpl.w	800a308 <_scanf_float+0x64>
 800a4d2:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a4d6:	6022      	str	r2, [r4, #0]
 800a4d8:	f8cd 9004 	str.w	r9, [sp, #4]
 800a4dc:	e7a8      	b.n	800a430 <_scanf_float+0x18c>
 800a4de:	6822      	ldr	r2, [r4, #0]
 800a4e0:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a4e4:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a4e8:	d006      	beq.n	800a4f8 <_scanf_float+0x254>
 800a4ea:	0550      	lsls	r0, r2, #21
 800a4ec:	f57f af0c 	bpl.w	800a308 <_scanf_float+0x64>
 800a4f0:	f1b9 0f00 	cmp.w	r9, #0
 800a4f4:	f43f af0f 	beq.w	800a316 <_scanf_float+0x72>
 800a4f8:	0591      	lsls	r1, r2, #22
 800a4fa:	bf58      	it	pl
 800a4fc:	9901      	ldrpl	r1, [sp, #4]
 800a4fe:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a502:	bf58      	it	pl
 800a504:	eba9 0101 	subpl.w	r1, r9, r1
 800a508:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a50c:	f04f 0900 	mov.w	r9, #0
 800a510:	bf58      	it	pl
 800a512:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a516:	6022      	str	r2, [r4, #0]
 800a518:	e78a      	b.n	800a430 <_scanf_float+0x18c>
 800a51a:	f04f 0a03 	mov.w	sl, #3
 800a51e:	e787      	b.n	800a430 <_scanf_float+0x18c>
 800a520:	4639      	mov	r1, r7
 800a522:	4640      	mov	r0, r8
 800a524:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a528:	4798      	blx	r3
 800a52a:	2800      	cmp	r0, #0
 800a52c:	f43f aedf 	beq.w	800a2ee <_scanf_float+0x4a>
 800a530:	e6ea      	b.n	800a308 <_scanf_float+0x64>
 800a532:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a536:	463a      	mov	r2, r7
 800a538:	4640      	mov	r0, r8
 800a53a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a53e:	4798      	blx	r3
 800a540:	6923      	ldr	r3, [r4, #16]
 800a542:	3b01      	subs	r3, #1
 800a544:	6123      	str	r3, [r4, #16]
 800a546:	e6ec      	b.n	800a322 <_scanf_float+0x7e>
 800a548:	1e6b      	subs	r3, r5, #1
 800a54a:	2b06      	cmp	r3, #6
 800a54c:	d825      	bhi.n	800a59a <_scanf_float+0x2f6>
 800a54e:	2d02      	cmp	r5, #2
 800a550:	d836      	bhi.n	800a5c0 <_scanf_float+0x31c>
 800a552:	455e      	cmp	r6, fp
 800a554:	f67f aee8 	bls.w	800a328 <_scanf_float+0x84>
 800a558:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a55c:	463a      	mov	r2, r7
 800a55e:	4640      	mov	r0, r8
 800a560:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a564:	4798      	blx	r3
 800a566:	6923      	ldr	r3, [r4, #16]
 800a568:	3b01      	subs	r3, #1
 800a56a:	6123      	str	r3, [r4, #16]
 800a56c:	e7f1      	b.n	800a552 <_scanf_float+0x2ae>
 800a56e:	9802      	ldr	r0, [sp, #8]
 800a570:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a574:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a578:	463a      	mov	r2, r7
 800a57a:	9002      	str	r0, [sp, #8]
 800a57c:	4640      	mov	r0, r8
 800a57e:	4798      	blx	r3
 800a580:	6923      	ldr	r3, [r4, #16]
 800a582:	3b01      	subs	r3, #1
 800a584:	6123      	str	r3, [r4, #16]
 800a586:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a58a:	fa5f fa8a 	uxtb.w	sl, sl
 800a58e:	f1ba 0f02 	cmp.w	sl, #2
 800a592:	d1ec      	bne.n	800a56e <_scanf_float+0x2ca>
 800a594:	3d03      	subs	r5, #3
 800a596:	b2ed      	uxtb	r5, r5
 800a598:	1b76      	subs	r6, r6, r5
 800a59a:	6823      	ldr	r3, [r4, #0]
 800a59c:	05da      	lsls	r2, r3, #23
 800a59e:	d52f      	bpl.n	800a600 <_scanf_float+0x35c>
 800a5a0:	055b      	lsls	r3, r3, #21
 800a5a2:	d510      	bpl.n	800a5c6 <_scanf_float+0x322>
 800a5a4:	455e      	cmp	r6, fp
 800a5a6:	f67f aebf 	bls.w	800a328 <_scanf_float+0x84>
 800a5aa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a5ae:	463a      	mov	r2, r7
 800a5b0:	4640      	mov	r0, r8
 800a5b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a5b6:	4798      	blx	r3
 800a5b8:	6923      	ldr	r3, [r4, #16]
 800a5ba:	3b01      	subs	r3, #1
 800a5bc:	6123      	str	r3, [r4, #16]
 800a5be:	e7f1      	b.n	800a5a4 <_scanf_float+0x300>
 800a5c0:	46aa      	mov	sl, r5
 800a5c2:	9602      	str	r6, [sp, #8]
 800a5c4:	e7df      	b.n	800a586 <_scanf_float+0x2e2>
 800a5c6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a5ca:	6923      	ldr	r3, [r4, #16]
 800a5cc:	2965      	cmp	r1, #101	; 0x65
 800a5ce:	f103 33ff 	add.w	r3, r3, #4294967295
 800a5d2:	f106 35ff 	add.w	r5, r6, #4294967295
 800a5d6:	6123      	str	r3, [r4, #16]
 800a5d8:	d00c      	beq.n	800a5f4 <_scanf_float+0x350>
 800a5da:	2945      	cmp	r1, #69	; 0x45
 800a5dc:	d00a      	beq.n	800a5f4 <_scanf_float+0x350>
 800a5de:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a5e2:	463a      	mov	r2, r7
 800a5e4:	4640      	mov	r0, r8
 800a5e6:	4798      	blx	r3
 800a5e8:	6923      	ldr	r3, [r4, #16]
 800a5ea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a5ee:	3b01      	subs	r3, #1
 800a5f0:	1eb5      	subs	r5, r6, #2
 800a5f2:	6123      	str	r3, [r4, #16]
 800a5f4:	463a      	mov	r2, r7
 800a5f6:	4640      	mov	r0, r8
 800a5f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a5fc:	4798      	blx	r3
 800a5fe:	462e      	mov	r6, r5
 800a600:	6825      	ldr	r5, [r4, #0]
 800a602:	f015 0510 	ands.w	r5, r5, #16
 800a606:	d155      	bne.n	800a6b4 <_scanf_float+0x410>
 800a608:	7035      	strb	r5, [r6, #0]
 800a60a:	6823      	ldr	r3, [r4, #0]
 800a60c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a614:	d11b      	bne.n	800a64e <_scanf_float+0x3aa>
 800a616:	9b01      	ldr	r3, [sp, #4]
 800a618:	454b      	cmp	r3, r9
 800a61a:	eba3 0209 	sub.w	r2, r3, r9
 800a61e:	d123      	bne.n	800a668 <_scanf_float+0x3c4>
 800a620:	2200      	movs	r2, #0
 800a622:	4659      	mov	r1, fp
 800a624:	4640      	mov	r0, r8
 800a626:	f000 ff1b 	bl	800b460 <_strtod_r>
 800a62a:	6822      	ldr	r2, [r4, #0]
 800a62c:	9b03      	ldr	r3, [sp, #12]
 800a62e:	f012 0f02 	tst.w	r2, #2
 800a632:	4606      	mov	r6, r0
 800a634:	460f      	mov	r7, r1
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	d021      	beq.n	800a67e <_scanf_float+0x3da>
 800a63a:	1d1a      	adds	r2, r3, #4
 800a63c:	9903      	ldr	r1, [sp, #12]
 800a63e:	600a      	str	r2, [r1, #0]
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	e9c3 6700 	strd	r6, r7, [r3]
 800a646:	68e3      	ldr	r3, [r4, #12]
 800a648:	3301      	adds	r3, #1
 800a64a:	60e3      	str	r3, [r4, #12]
 800a64c:	e66d      	b.n	800a32a <_scanf_float+0x86>
 800a64e:	9b04      	ldr	r3, [sp, #16]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d0e5      	beq.n	800a620 <_scanf_float+0x37c>
 800a654:	9905      	ldr	r1, [sp, #20]
 800a656:	230a      	movs	r3, #10
 800a658:	462a      	mov	r2, r5
 800a65a:	4640      	mov	r0, r8
 800a65c:	3101      	adds	r1, #1
 800a65e:	f000 ffdd 	bl	800b61c <_strtol_r>
 800a662:	9b04      	ldr	r3, [sp, #16]
 800a664:	9e05      	ldr	r6, [sp, #20]
 800a666:	1ac2      	subs	r2, r0, r3
 800a668:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a66c:	429e      	cmp	r6, r3
 800a66e:	bf28      	it	cs
 800a670:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a674:	4630      	mov	r0, r6
 800a676:	4910      	ldr	r1, [pc, #64]	; (800a6b8 <_scanf_float+0x414>)
 800a678:	f000 f8c8 	bl	800a80c <siprintf>
 800a67c:	e7d0      	b.n	800a620 <_scanf_float+0x37c>
 800a67e:	f012 0f04 	tst.w	r2, #4
 800a682:	f103 0204 	add.w	r2, r3, #4
 800a686:	d1d9      	bne.n	800a63c <_scanf_float+0x398>
 800a688:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800a68c:	f8cc 2000 	str.w	r2, [ip]
 800a690:	f8d3 8000 	ldr.w	r8, [r3]
 800a694:	4602      	mov	r2, r0
 800a696:	460b      	mov	r3, r1
 800a698:	f7f6 fae2 	bl	8000c60 <__aeabi_dcmpun>
 800a69c:	b128      	cbz	r0, 800a6aa <_scanf_float+0x406>
 800a69e:	4807      	ldr	r0, [pc, #28]	; (800a6bc <_scanf_float+0x418>)
 800a6a0:	f000 f8b0 	bl	800a804 <nanf>
 800a6a4:	f8c8 0000 	str.w	r0, [r8]
 800a6a8:	e7cd      	b.n	800a646 <_scanf_float+0x3a2>
 800a6aa:	4630      	mov	r0, r6
 800a6ac:	4639      	mov	r1, r7
 800a6ae:	f7f6 fb35 	bl	8000d1c <__aeabi_d2f>
 800a6b2:	e7f7      	b.n	800a6a4 <_scanf_float+0x400>
 800a6b4:	2500      	movs	r5, #0
 800a6b6:	e638      	b.n	800a32a <_scanf_float+0x86>
 800a6b8:	0800e614 	.word	0x0800e614
 800a6bc:	0800e71f 	.word	0x0800e71f

0800a6c0 <iprintf>:
 800a6c0:	b40f      	push	{r0, r1, r2, r3}
 800a6c2:	4b0a      	ldr	r3, [pc, #40]	; (800a6ec <iprintf+0x2c>)
 800a6c4:	b513      	push	{r0, r1, r4, lr}
 800a6c6:	681c      	ldr	r4, [r3, #0]
 800a6c8:	b124      	cbz	r4, 800a6d4 <iprintf+0x14>
 800a6ca:	69a3      	ldr	r3, [r4, #24]
 800a6cc:	b913      	cbnz	r3, 800a6d4 <iprintf+0x14>
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f002 f81e 	bl	800c710 <__sinit>
 800a6d4:	ab05      	add	r3, sp, #20
 800a6d6:	4620      	mov	r0, r4
 800a6d8:	9a04      	ldr	r2, [sp, #16]
 800a6da:	68a1      	ldr	r1, [r4, #8]
 800a6dc:	9301      	str	r3, [sp, #4]
 800a6de:	f003 fbed 	bl	800debc <_vfiprintf_r>
 800a6e2:	b002      	add	sp, #8
 800a6e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6e8:	b004      	add	sp, #16
 800a6ea:	4770      	bx	lr
 800a6ec:	20000610 	.word	0x20000610

0800a6f0 <putchar>:
 800a6f0:	b538      	push	{r3, r4, r5, lr}
 800a6f2:	4b08      	ldr	r3, [pc, #32]	; (800a714 <putchar+0x24>)
 800a6f4:	4605      	mov	r5, r0
 800a6f6:	681c      	ldr	r4, [r3, #0]
 800a6f8:	b124      	cbz	r4, 800a704 <putchar+0x14>
 800a6fa:	69a3      	ldr	r3, [r4, #24]
 800a6fc:	b913      	cbnz	r3, 800a704 <putchar+0x14>
 800a6fe:	4620      	mov	r0, r4
 800a700:	f002 f806 	bl	800c710 <__sinit>
 800a704:	4629      	mov	r1, r5
 800a706:	4620      	mov	r0, r4
 800a708:	68a2      	ldr	r2, [r4, #8]
 800a70a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a70e:	f003 bd05 	b.w	800e11c <_putc_r>
 800a712:	bf00      	nop
 800a714:	20000610 	.word	0x20000610

0800a718 <_puts_r>:
 800a718:	b570      	push	{r4, r5, r6, lr}
 800a71a:	460e      	mov	r6, r1
 800a71c:	4605      	mov	r5, r0
 800a71e:	b118      	cbz	r0, 800a728 <_puts_r+0x10>
 800a720:	6983      	ldr	r3, [r0, #24]
 800a722:	b90b      	cbnz	r3, 800a728 <_puts_r+0x10>
 800a724:	f001 fff4 	bl	800c710 <__sinit>
 800a728:	69ab      	ldr	r3, [r5, #24]
 800a72a:	68ac      	ldr	r4, [r5, #8]
 800a72c:	b913      	cbnz	r3, 800a734 <_puts_r+0x1c>
 800a72e:	4628      	mov	r0, r5
 800a730:	f001 ffee 	bl	800c710 <__sinit>
 800a734:	4b2c      	ldr	r3, [pc, #176]	; (800a7e8 <_puts_r+0xd0>)
 800a736:	429c      	cmp	r4, r3
 800a738:	d120      	bne.n	800a77c <_puts_r+0x64>
 800a73a:	686c      	ldr	r4, [r5, #4]
 800a73c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a73e:	07db      	lsls	r3, r3, #31
 800a740:	d405      	bmi.n	800a74e <_puts_r+0x36>
 800a742:	89a3      	ldrh	r3, [r4, #12]
 800a744:	0598      	lsls	r0, r3, #22
 800a746:	d402      	bmi.n	800a74e <_puts_r+0x36>
 800a748:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a74a:	f002 fbfc 	bl	800cf46 <__retarget_lock_acquire_recursive>
 800a74e:	89a3      	ldrh	r3, [r4, #12]
 800a750:	0719      	lsls	r1, r3, #28
 800a752:	d51d      	bpl.n	800a790 <_puts_r+0x78>
 800a754:	6923      	ldr	r3, [r4, #16]
 800a756:	b1db      	cbz	r3, 800a790 <_puts_r+0x78>
 800a758:	3e01      	subs	r6, #1
 800a75a:	68a3      	ldr	r3, [r4, #8]
 800a75c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a760:	3b01      	subs	r3, #1
 800a762:	60a3      	str	r3, [r4, #8]
 800a764:	bb39      	cbnz	r1, 800a7b6 <_puts_r+0x9e>
 800a766:	2b00      	cmp	r3, #0
 800a768:	da38      	bge.n	800a7dc <_puts_r+0xc4>
 800a76a:	4622      	mov	r2, r4
 800a76c:	210a      	movs	r1, #10
 800a76e:	4628      	mov	r0, r5
 800a770:	f000 ff60 	bl	800b634 <__swbuf_r>
 800a774:	3001      	adds	r0, #1
 800a776:	d011      	beq.n	800a79c <_puts_r+0x84>
 800a778:	250a      	movs	r5, #10
 800a77a:	e011      	b.n	800a7a0 <_puts_r+0x88>
 800a77c:	4b1b      	ldr	r3, [pc, #108]	; (800a7ec <_puts_r+0xd4>)
 800a77e:	429c      	cmp	r4, r3
 800a780:	d101      	bne.n	800a786 <_puts_r+0x6e>
 800a782:	68ac      	ldr	r4, [r5, #8]
 800a784:	e7da      	b.n	800a73c <_puts_r+0x24>
 800a786:	4b1a      	ldr	r3, [pc, #104]	; (800a7f0 <_puts_r+0xd8>)
 800a788:	429c      	cmp	r4, r3
 800a78a:	bf08      	it	eq
 800a78c:	68ec      	ldreq	r4, [r5, #12]
 800a78e:	e7d5      	b.n	800a73c <_puts_r+0x24>
 800a790:	4621      	mov	r1, r4
 800a792:	4628      	mov	r0, r5
 800a794:	f000 ffa0 	bl	800b6d8 <__swsetup_r>
 800a798:	2800      	cmp	r0, #0
 800a79a:	d0dd      	beq.n	800a758 <_puts_r+0x40>
 800a79c:	f04f 35ff 	mov.w	r5, #4294967295
 800a7a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a7a2:	07da      	lsls	r2, r3, #31
 800a7a4:	d405      	bmi.n	800a7b2 <_puts_r+0x9a>
 800a7a6:	89a3      	ldrh	r3, [r4, #12]
 800a7a8:	059b      	lsls	r3, r3, #22
 800a7aa:	d402      	bmi.n	800a7b2 <_puts_r+0x9a>
 800a7ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a7ae:	f002 fbcb 	bl	800cf48 <__retarget_lock_release_recursive>
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	bd70      	pop	{r4, r5, r6, pc}
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	da04      	bge.n	800a7c4 <_puts_r+0xac>
 800a7ba:	69a2      	ldr	r2, [r4, #24]
 800a7bc:	429a      	cmp	r2, r3
 800a7be:	dc06      	bgt.n	800a7ce <_puts_r+0xb6>
 800a7c0:	290a      	cmp	r1, #10
 800a7c2:	d004      	beq.n	800a7ce <_puts_r+0xb6>
 800a7c4:	6823      	ldr	r3, [r4, #0]
 800a7c6:	1c5a      	adds	r2, r3, #1
 800a7c8:	6022      	str	r2, [r4, #0]
 800a7ca:	7019      	strb	r1, [r3, #0]
 800a7cc:	e7c5      	b.n	800a75a <_puts_r+0x42>
 800a7ce:	4622      	mov	r2, r4
 800a7d0:	4628      	mov	r0, r5
 800a7d2:	f000 ff2f 	bl	800b634 <__swbuf_r>
 800a7d6:	3001      	adds	r0, #1
 800a7d8:	d1bf      	bne.n	800a75a <_puts_r+0x42>
 800a7da:	e7df      	b.n	800a79c <_puts_r+0x84>
 800a7dc:	250a      	movs	r5, #10
 800a7de:	6823      	ldr	r3, [r4, #0]
 800a7e0:	1c5a      	adds	r2, r3, #1
 800a7e2:	6022      	str	r2, [r4, #0]
 800a7e4:	701d      	strb	r5, [r3, #0]
 800a7e6:	e7db      	b.n	800a7a0 <_puts_r+0x88>
 800a7e8:	0800e8bc 	.word	0x0800e8bc
 800a7ec:	0800e8dc 	.word	0x0800e8dc
 800a7f0:	0800e89c 	.word	0x0800e89c

0800a7f4 <puts>:
 800a7f4:	4b02      	ldr	r3, [pc, #8]	; (800a800 <puts+0xc>)
 800a7f6:	4601      	mov	r1, r0
 800a7f8:	6818      	ldr	r0, [r3, #0]
 800a7fa:	f7ff bf8d 	b.w	800a718 <_puts_r>
 800a7fe:	bf00      	nop
 800a800:	20000610 	.word	0x20000610

0800a804 <nanf>:
 800a804:	4800      	ldr	r0, [pc, #0]	; (800a808 <nanf+0x4>)
 800a806:	4770      	bx	lr
 800a808:	7fc00000 	.word	0x7fc00000

0800a80c <siprintf>:
 800a80c:	b40e      	push	{r1, r2, r3}
 800a80e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a812:	b500      	push	{lr}
 800a814:	b09c      	sub	sp, #112	; 0x70
 800a816:	ab1d      	add	r3, sp, #116	; 0x74
 800a818:	9002      	str	r0, [sp, #8]
 800a81a:	9006      	str	r0, [sp, #24]
 800a81c:	9107      	str	r1, [sp, #28]
 800a81e:	9104      	str	r1, [sp, #16]
 800a820:	4808      	ldr	r0, [pc, #32]	; (800a844 <siprintf+0x38>)
 800a822:	4909      	ldr	r1, [pc, #36]	; (800a848 <siprintf+0x3c>)
 800a824:	f853 2b04 	ldr.w	r2, [r3], #4
 800a828:	9105      	str	r1, [sp, #20]
 800a82a:	6800      	ldr	r0, [r0, #0]
 800a82c:	a902      	add	r1, sp, #8
 800a82e:	9301      	str	r3, [sp, #4]
 800a830:	f003 fa1c 	bl	800dc6c <_svfiprintf_r>
 800a834:	2200      	movs	r2, #0
 800a836:	9b02      	ldr	r3, [sp, #8]
 800a838:	701a      	strb	r2, [r3, #0]
 800a83a:	b01c      	add	sp, #112	; 0x70
 800a83c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a840:	b003      	add	sp, #12
 800a842:	4770      	bx	lr
 800a844:	20000610 	.word	0x20000610
 800a848:	ffff0208 	.word	0xffff0208

0800a84c <sulp>:
 800a84c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a850:	460f      	mov	r7, r1
 800a852:	4690      	mov	r8, r2
 800a854:	f002 ff76 	bl	800d744 <__ulp>
 800a858:	4604      	mov	r4, r0
 800a85a:	460d      	mov	r5, r1
 800a85c:	f1b8 0f00 	cmp.w	r8, #0
 800a860:	d011      	beq.n	800a886 <sulp+0x3a>
 800a862:	f3c7 530a 	ubfx	r3, r7, #20, #11
 800a866:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a86a:	2b00      	cmp	r3, #0
 800a86c:	dd0b      	ble.n	800a886 <sulp+0x3a>
 800a86e:	2400      	movs	r4, #0
 800a870:	051b      	lsls	r3, r3, #20
 800a872:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800a876:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800a87a:	4622      	mov	r2, r4
 800a87c:	462b      	mov	r3, r5
 800a87e:	f7f5 ff55 	bl	800072c <__aeabi_dmul>
 800a882:	4604      	mov	r4, r0
 800a884:	460d      	mov	r5, r1
 800a886:	4620      	mov	r0, r4
 800a888:	4629      	mov	r1, r5
 800a88a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

0800a890 <_strtod_l>:
 800a890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a894:	469b      	mov	fp, r3
 800a896:	2300      	movs	r3, #0
 800a898:	b09f      	sub	sp, #124	; 0x7c
 800a89a:	931a      	str	r3, [sp, #104]	; 0x68
 800a89c:	4b9e      	ldr	r3, [pc, #632]	; (800ab18 <_strtod_l+0x288>)
 800a89e:	4682      	mov	sl, r0
 800a8a0:	681f      	ldr	r7, [r3, #0]
 800a8a2:	460e      	mov	r6, r1
 800a8a4:	4638      	mov	r0, r7
 800a8a6:	9215      	str	r2, [sp, #84]	; 0x54
 800a8a8:	f7f5 fcc8 	bl	800023c <strlen>
 800a8ac:	f04f 0800 	mov.w	r8, #0
 800a8b0:	4604      	mov	r4, r0
 800a8b2:	f04f 0900 	mov.w	r9, #0
 800a8b6:	9619      	str	r6, [sp, #100]	; 0x64
 800a8b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a8ba:	781a      	ldrb	r2, [r3, #0]
 800a8bc:	2a2b      	cmp	r2, #43	; 0x2b
 800a8be:	d04c      	beq.n	800a95a <_strtod_l+0xca>
 800a8c0:	d83a      	bhi.n	800a938 <_strtod_l+0xa8>
 800a8c2:	2a0d      	cmp	r2, #13
 800a8c4:	d833      	bhi.n	800a92e <_strtod_l+0x9e>
 800a8c6:	2a08      	cmp	r2, #8
 800a8c8:	d833      	bhi.n	800a932 <_strtod_l+0xa2>
 800a8ca:	2a00      	cmp	r2, #0
 800a8cc:	d03d      	beq.n	800a94a <_strtod_l+0xba>
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	930a      	str	r3, [sp, #40]	; 0x28
 800a8d2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 800a8d4:	782b      	ldrb	r3, [r5, #0]
 800a8d6:	2b30      	cmp	r3, #48	; 0x30
 800a8d8:	f040 80aa 	bne.w	800aa30 <_strtod_l+0x1a0>
 800a8dc:	786b      	ldrb	r3, [r5, #1]
 800a8de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a8e2:	2b58      	cmp	r3, #88	; 0x58
 800a8e4:	d166      	bne.n	800a9b4 <_strtod_l+0x124>
 800a8e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a8e8:	4650      	mov	r0, sl
 800a8ea:	9301      	str	r3, [sp, #4]
 800a8ec:	ab1a      	add	r3, sp, #104	; 0x68
 800a8ee:	9300      	str	r3, [sp, #0]
 800a8f0:	4a8a      	ldr	r2, [pc, #552]	; (800ab1c <_strtod_l+0x28c>)
 800a8f2:	f8cd b008 	str.w	fp, [sp, #8]
 800a8f6:	ab1b      	add	r3, sp, #108	; 0x6c
 800a8f8:	a919      	add	r1, sp, #100	; 0x64
 800a8fa:	f002 f821 	bl	800c940 <__gethex>
 800a8fe:	f010 0607 	ands.w	r6, r0, #7
 800a902:	4604      	mov	r4, r0
 800a904:	d005      	beq.n	800a912 <_strtod_l+0x82>
 800a906:	2e06      	cmp	r6, #6
 800a908:	d129      	bne.n	800a95e <_strtod_l+0xce>
 800a90a:	2300      	movs	r3, #0
 800a90c:	3501      	adds	r5, #1
 800a90e:	9519      	str	r5, [sp, #100]	; 0x64
 800a910:	930a      	str	r3, [sp, #40]	; 0x28
 800a912:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a914:	2b00      	cmp	r3, #0
 800a916:	f040 858a 	bne.w	800b42e <_strtod_l+0xb9e>
 800a91a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a91c:	b1d3      	cbz	r3, 800a954 <_strtod_l+0xc4>
 800a91e:	4642      	mov	r2, r8
 800a920:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a924:	4610      	mov	r0, r2
 800a926:	4619      	mov	r1, r3
 800a928:	b01f      	add	sp, #124	; 0x7c
 800a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a92e:	2a20      	cmp	r2, #32
 800a930:	d1cd      	bne.n	800a8ce <_strtod_l+0x3e>
 800a932:	3301      	adds	r3, #1
 800a934:	9319      	str	r3, [sp, #100]	; 0x64
 800a936:	e7bf      	b.n	800a8b8 <_strtod_l+0x28>
 800a938:	2a2d      	cmp	r2, #45	; 0x2d
 800a93a:	d1c8      	bne.n	800a8ce <_strtod_l+0x3e>
 800a93c:	2201      	movs	r2, #1
 800a93e:	920a      	str	r2, [sp, #40]	; 0x28
 800a940:	1c5a      	adds	r2, r3, #1
 800a942:	9219      	str	r2, [sp, #100]	; 0x64
 800a944:	785b      	ldrb	r3, [r3, #1]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d1c3      	bne.n	800a8d2 <_strtod_l+0x42>
 800a94a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a94c:	9619      	str	r6, [sp, #100]	; 0x64
 800a94e:	2b00      	cmp	r3, #0
 800a950:	f040 856b 	bne.w	800b42a <_strtod_l+0xb9a>
 800a954:	4642      	mov	r2, r8
 800a956:	464b      	mov	r3, r9
 800a958:	e7e4      	b.n	800a924 <_strtod_l+0x94>
 800a95a:	2200      	movs	r2, #0
 800a95c:	e7ef      	b.n	800a93e <_strtod_l+0xae>
 800a95e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a960:	b13a      	cbz	r2, 800a972 <_strtod_l+0xe2>
 800a962:	2135      	movs	r1, #53	; 0x35
 800a964:	a81c      	add	r0, sp, #112	; 0x70
 800a966:	f002 fff1 	bl	800d94c <__copybits>
 800a96a:	4650      	mov	r0, sl
 800a96c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800a96e:	f002 fbb9 	bl	800d0e4 <_Bfree>
 800a972:	3e01      	subs	r6, #1
 800a974:	2e04      	cmp	r6, #4
 800a976:	d806      	bhi.n	800a986 <_strtod_l+0xf6>
 800a978:	e8df f006 	tbb	[pc, r6]
 800a97c:	1714030a 	.word	0x1714030a
 800a980:	0a          	.byte	0x0a
 800a981:	00          	.byte	0x00
 800a982:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 800a986:	0721      	lsls	r1, r4, #28
 800a988:	d5c3      	bpl.n	800a912 <_strtod_l+0x82>
 800a98a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800a98e:	e7c0      	b.n	800a912 <_strtod_l+0x82>
 800a990:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800a992:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800a996:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800a99a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800a99e:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800a9a2:	e7f0      	b.n	800a986 <_strtod_l+0xf6>
 800a9a4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800ab20 <_strtod_l+0x290>
 800a9a8:	e7ed      	b.n	800a986 <_strtod_l+0xf6>
 800a9aa:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800a9ae:	f04f 38ff 	mov.w	r8, #4294967295
 800a9b2:	e7e8      	b.n	800a986 <_strtod_l+0xf6>
 800a9b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a9b6:	1c5a      	adds	r2, r3, #1
 800a9b8:	9219      	str	r2, [sp, #100]	; 0x64
 800a9ba:	785b      	ldrb	r3, [r3, #1]
 800a9bc:	2b30      	cmp	r3, #48	; 0x30
 800a9be:	d0f9      	beq.n	800a9b4 <_strtod_l+0x124>
 800a9c0:	2b00      	cmp	r3, #0
 800a9c2:	d0a6      	beq.n	800a912 <_strtod_l+0x82>
 800a9c4:	2301      	movs	r3, #1
 800a9c6:	9307      	str	r3, [sp, #28]
 800a9c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800a9ca:	220a      	movs	r2, #10
 800a9cc:	9308      	str	r3, [sp, #32]
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	469b      	mov	fp, r3
 800a9d2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800a9d6:	9819      	ldr	r0, [sp, #100]	; 0x64
 800a9d8:	7805      	ldrb	r5, [r0, #0]
 800a9da:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 800a9de:	b2d9      	uxtb	r1, r3
 800a9e0:	2909      	cmp	r1, #9
 800a9e2:	d927      	bls.n	800aa34 <_strtod_l+0x1a4>
 800a9e4:	4622      	mov	r2, r4
 800a9e6:	4639      	mov	r1, r7
 800a9e8:	f003 fc39 	bl	800e25e <strncmp>
 800a9ec:	2800      	cmp	r0, #0
 800a9ee:	d033      	beq.n	800aa58 <_strtod_l+0x1c8>
 800a9f0:	2000      	movs	r0, #0
 800a9f2:	462a      	mov	r2, r5
 800a9f4:	465c      	mov	r4, fp
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	9004      	str	r0, [sp, #16]
 800a9fa:	2a65      	cmp	r2, #101	; 0x65
 800a9fc:	d001      	beq.n	800aa02 <_strtod_l+0x172>
 800a9fe:	2a45      	cmp	r2, #69	; 0x45
 800aa00:	d114      	bne.n	800aa2c <_strtod_l+0x19c>
 800aa02:	b91c      	cbnz	r4, 800aa0c <_strtod_l+0x17c>
 800aa04:	9a07      	ldr	r2, [sp, #28]
 800aa06:	4302      	orrs	r2, r0
 800aa08:	d09f      	beq.n	800a94a <_strtod_l+0xba>
 800aa0a:	2400      	movs	r4, #0
 800aa0c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800aa0e:	1c72      	adds	r2, r6, #1
 800aa10:	9219      	str	r2, [sp, #100]	; 0x64
 800aa12:	7872      	ldrb	r2, [r6, #1]
 800aa14:	2a2b      	cmp	r2, #43	; 0x2b
 800aa16:	d079      	beq.n	800ab0c <_strtod_l+0x27c>
 800aa18:	2a2d      	cmp	r2, #45	; 0x2d
 800aa1a:	f000 8083 	beq.w	800ab24 <_strtod_l+0x294>
 800aa1e:	2700      	movs	r7, #0
 800aa20:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800aa24:	2909      	cmp	r1, #9
 800aa26:	f240 8083 	bls.w	800ab30 <_strtod_l+0x2a0>
 800aa2a:	9619      	str	r6, [sp, #100]	; 0x64
 800aa2c:	2500      	movs	r5, #0
 800aa2e:	e09f      	b.n	800ab70 <_strtod_l+0x2e0>
 800aa30:	2300      	movs	r3, #0
 800aa32:	e7c8      	b.n	800a9c6 <_strtod_l+0x136>
 800aa34:	f1bb 0f08 	cmp.w	fp, #8
 800aa38:	bfd5      	itete	le
 800aa3a:	9906      	ldrle	r1, [sp, #24]
 800aa3c:	9905      	ldrgt	r1, [sp, #20]
 800aa3e:	fb02 3301 	mlale	r3, r2, r1, r3
 800aa42:	fb02 3301 	mlagt	r3, r2, r1, r3
 800aa46:	f100 0001 	add.w	r0, r0, #1
 800aa4a:	bfd4      	ite	le
 800aa4c:	9306      	strle	r3, [sp, #24]
 800aa4e:	9305      	strgt	r3, [sp, #20]
 800aa50:	f10b 0b01 	add.w	fp, fp, #1
 800aa54:	9019      	str	r0, [sp, #100]	; 0x64
 800aa56:	e7be      	b.n	800a9d6 <_strtod_l+0x146>
 800aa58:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa5a:	191a      	adds	r2, r3, r4
 800aa5c:	9219      	str	r2, [sp, #100]	; 0x64
 800aa5e:	5d1a      	ldrb	r2, [r3, r4]
 800aa60:	f1bb 0f00 	cmp.w	fp, #0
 800aa64:	d036      	beq.n	800aad4 <_strtod_l+0x244>
 800aa66:	465c      	mov	r4, fp
 800aa68:	9004      	str	r0, [sp, #16]
 800aa6a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800aa6e:	2b09      	cmp	r3, #9
 800aa70:	d912      	bls.n	800aa98 <_strtod_l+0x208>
 800aa72:	2301      	movs	r3, #1
 800aa74:	e7c1      	b.n	800a9fa <_strtod_l+0x16a>
 800aa76:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa78:	3001      	adds	r0, #1
 800aa7a:	1c5a      	adds	r2, r3, #1
 800aa7c:	9219      	str	r2, [sp, #100]	; 0x64
 800aa7e:	785a      	ldrb	r2, [r3, #1]
 800aa80:	2a30      	cmp	r2, #48	; 0x30
 800aa82:	d0f8      	beq.n	800aa76 <_strtod_l+0x1e6>
 800aa84:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800aa88:	2b08      	cmp	r3, #8
 800aa8a:	f200 84d5 	bhi.w	800b438 <_strtod_l+0xba8>
 800aa8e:	9004      	str	r0, [sp, #16]
 800aa90:	2000      	movs	r0, #0
 800aa92:	4604      	mov	r4, r0
 800aa94:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aa96:	9308      	str	r3, [sp, #32]
 800aa98:	3a30      	subs	r2, #48	; 0x30
 800aa9a:	f100 0301 	add.w	r3, r0, #1
 800aa9e:	d013      	beq.n	800aac8 <_strtod_l+0x238>
 800aaa0:	9904      	ldr	r1, [sp, #16]
 800aaa2:	1905      	adds	r5, r0, r4
 800aaa4:	4419      	add	r1, r3
 800aaa6:	9104      	str	r1, [sp, #16]
 800aaa8:	4623      	mov	r3, r4
 800aaaa:	210a      	movs	r1, #10
 800aaac:	42ab      	cmp	r3, r5
 800aaae:	d113      	bne.n	800aad8 <_strtod_l+0x248>
 800aab0:	1823      	adds	r3, r4, r0
 800aab2:	2b08      	cmp	r3, #8
 800aab4:	f104 0401 	add.w	r4, r4, #1
 800aab8:	4404      	add	r4, r0
 800aaba:	dc1b      	bgt.n	800aaf4 <_strtod_l+0x264>
 800aabc:	230a      	movs	r3, #10
 800aabe:	9906      	ldr	r1, [sp, #24]
 800aac0:	fb03 2301 	mla	r3, r3, r1, r2
 800aac4:	9306      	str	r3, [sp, #24]
 800aac6:	2300      	movs	r3, #0
 800aac8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aaca:	4618      	mov	r0, r3
 800aacc:	1c51      	adds	r1, r2, #1
 800aace:	9119      	str	r1, [sp, #100]	; 0x64
 800aad0:	7852      	ldrb	r2, [r2, #1]
 800aad2:	e7ca      	b.n	800aa6a <_strtod_l+0x1da>
 800aad4:	4658      	mov	r0, fp
 800aad6:	e7d3      	b.n	800aa80 <_strtod_l+0x1f0>
 800aad8:	2b08      	cmp	r3, #8
 800aada:	dc04      	bgt.n	800aae6 <_strtod_l+0x256>
 800aadc:	9f06      	ldr	r7, [sp, #24]
 800aade:	434f      	muls	r7, r1
 800aae0:	9706      	str	r7, [sp, #24]
 800aae2:	3301      	adds	r3, #1
 800aae4:	e7e2      	b.n	800aaac <_strtod_l+0x21c>
 800aae6:	1c5f      	adds	r7, r3, #1
 800aae8:	2f10      	cmp	r7, #16
 800aaea:	bfde      	ittt	le
 800aaec:	9f05      	ldrle	r7, [sp, #20]
 800aaee:	434f      	mulle	r7, r1
 800aaf0:	9705      	strle	r7, [sp, #20]
 800aaf2:	e7f6      	b.n	800aae2 <_strtod_l+0x252>
 800aaf4:	2c10      	cmp	r4, #16
 800aaf6:	bfdf      	itttt	le
 800aaf8:	230a      	movle	r3, #10
 800aafa:	9905      	ldrle	r1, [sp, #20]
 800aafc:	fb03 2301 	mlale	r3, r3, r1, r2
 800ab00:	9305      	strle	r3, [sp, #20]
 800ab02:	e7e0      	b.n	800aac6 <_strtod_l+0x236>
 800ab04:	2300      	movs	r3, #0
 800ab06:	9304      	str	r3, [sp, #16]
 800ab08:	2301      	movs	r3, #1
 800ab0a:	e77b      	b.n	800aa04 <_strtod_l+0x174>
 800ab0c:	2700      	movs	r7, #0
 800ab0e:	1cb2      	adds	r2, r6, #2
 800ab10:	9219      	str	r2, [sp, #100]	; 0x64
 800ab12:	78b2      	ldrb	r2, [r6, #2]
 800ab14:	e784      	b.n	800aa20 <_strtod_l+0x190>
 800ab16:	bf00      	nop
 800ab18:	0800e964 	.word	0x0800e964
 800ab1c:	0800e61c 	.word	0x0800e61c
 800ab20:	7ff00000 	.word	0x7ff00000
 800ab24:	2701      	movs	r7, #1
 800ab26:	e7f2      	b.n	800ab0e <_strtod_l+0x27e>
 800ab28:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab2a:	1c51      	adds	r1, r2, #1
 800ab2c:	9119      	str	r1, [sp, #100]	; 0x64
 800ab2e:	7852      	ldrb	r2, [r2, #1]
 800ab30:	2a30      	cmp	r2, #48	; 0x30
 800ab32:	d0f9      	beq.n	800ab28 <_strtod_l+0x298>
 800ab34:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800ab38:	2908      	cmp	r1, #8
 800ab3a:	f63f af77 	bhi.w	800aa2c <_strtod_l+0x19c>
 800ab3e:	f04f 0e0a 	mov.w	lr, #10
 800ab42:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 800ab46:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab48:	9209      	str	r2, [sp, #36]	; 0x24
 800ab4a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ab4c:	1c51      	adds	r1, r2, #1
 800ab4e:	9119      	str	r1, [sp, #100]	; 0x64
 800ab50:	7852      	ldrb	r2, [r2, #1]
 800ab52:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 800ab56:	2d09      	cmp	r5, #9
 800ab58:	d935      	bls.n	800abc6 <_strtod_l+0x336>
 800ab5a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800ab5c:	1b49      	subs	r1, r1, r5
 800ab5e:	2908      	cmp	r1, #8
 800ab60:	f644 651f 	movw	r5, #19999	; 0x4e1f
 800ab64:	dc02      	bgt.n	800ab6c <_strtod_l+0x2dc>
 800ab66:	4565      	cmp	r5, ip
 800ab68:	bfa8      	it	ge
 800ab6a:	4665      	movge	r5, ip
 800ab6c:	b107      	cbz	r7, 800ab70 <_strtod_l+0x2e0>
 800ab6e:	426d      	negs	r5, r5
 800ab70:	2c00      	cmp	r4, #0
 800ab72:	d14c      	bne.n	800ac0e <_strtod_l+0x37e>
 800ab74:	9907      	ldr	r1, [sp, #28]
 800ab76:	4301      	orrs	r1, r0
 800ab78:	f47f aecb 	bne.w	800a912 <_strtod_l+0x82>
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	f47f aee4 	bne.w	800a94a <_strtod_l+0xba>
 800ab82:	2a69      	cmp	r2, #105	; 0x69
 800ab84:	d026      	beq.n	800abd4 <_strtod_l+0x344>
 800ab86:	dc23      	bgt.n	800abd0 <_strtod_l+0x340>
 800ab88:	2a49      	cmp	r2, #73	; 0x49
 800ab8a:	d023      	beq.n	800abd4 <_strtod_l+0x344>
 800ab8c:	2a4e      	cmp	r2, #78	; 0x4e
 800ab8e:	f47f aedc 	bne.w	800a94a <_strtod_l+0xba>
 800ab92:	499d      	ldr	r1, [pc, #628]	; (800ae08 <_strtod_l+0x578>)
 800ab94:	a819      	add	r0, sp, #100	; 0x64
 800ab96:	f002 f921 	bl	800cddc <__match>
 800ab9a:	2800      	cmp	r0, #0
 800ab9c:	f43f aed5 	beq.w	800a94a <_strtod_l+0xba>
 800aba0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800aba2:	781b      	ldrb	r3, [r3, #0]
 800aba4:	2b28      	cmp	r3, #40	; 0x28
 800aba6:	d12c      	bne.n	800ac02 <_strtod_l+0x372>
 800aba8:	4998      	ldr	r1, [pc, #608]	; (800ae0c <_strtod_l+0x57c>)
 800abaa:	aa1c      	add	r2, sp, #112	; 0x70
 800abac:	a819      	add	r0, sp, #100	; 0x64
 800abae:	f002 f929 	bl	800ce04 <__hexnan>
 800abb2:	2805      	cmp	r0, #5
 800abb4:	d125      	bne.n	800ac02 <_strtod_l+0x372>
 800abb6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800abb8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800abbc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800abc0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800abc4:	e6a5      	b.n	800a912 <_strtod_l+0x82>
 800abc6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 800abca:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 800abce:	e7bc      	b.n	800ab4a <_strtod_l+0x2ba>
 800abd0:	2a6e      	cmp	r2, #110	; 0x6e
 800abd2:	e7dc      	b.n	800ab8e <_strtod_l+0x2fe>
 800abd4:	498e      	ldr	r1, [pc, #568]	; (800ae10 <_strtod_l+0x580>)
 800abd6:	a819      	add	r0, sp, #100	; 0x64
 800abd8:	f002 f900 	bl	800cddc <__match>
 800abdc:	2800      	cmp	r0, #0
 800abde:	f43f aeb4 	beq.w	800a94a <_strtod_l+0xba>
 800abe2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abe4:	498b      	ldr	r1, [pc, #556]	; (800ae14 <_strtod_l+0x584>)
 800abe6:	3b01      	subs	r3, #1
 800abe8:	a819      	add	r0, sp, #100	; 0x64
 800abea:	9319      	str	r3, [sp, #100]	; 0x64
 800abec:	f002 f8f6 	bl	800cddc <__match>
 800abf0:	b910      	cbnz	r0, 800abf8 <_strtod_l+0x368>
 800abf2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800abf4:	3301      	adds	r3, #1
 800abf6:	9319      	str	r3, [sp, #100]	; 0x64
 800abf8:	f04f 0800 	mov.w	r8, #0
 800abfc:	f8df 9218 	ldr.w	r9, [pc, #536]	; 800ae18 <_strtod_l+0x588>
 800ac00:	e687      	b.n	800a912 <_strtod_l+0x82>
 800ac02:	4886      	ldr	r0, [pc, #536]	; (800ae1c <_strtod_l+0x58c>)
 800ac04:	f003 fad2 	bl	800e1ac <nan>
 800ac08:	4680      	mov	r8, r0
 800ac0a:	4689      	mov	r9, r1
 800ac0c:	e681      	b.n	800a912 <_strtod_l+0x82>
 800ac0e:	9b04      	ldr	r3, [sp, #16]
 800ac10:	f1bb 0f00 	cmp.w	fp, #0
 800ac14:	bf08      	it	eq
 800ac16:	46a3      	moveq	fp, r4
 800ac18:	1aeb      	subs	r3, r5, r3
 800ac1a:	2c10      	cmp	r4, #16
 800ac1c:	9806      	ldr	r0, [sp, #24]
 800ac1e:	4626      	mov	r6, r4
 800ac20:	9307      	str	r3, [sp, #28]
 800ac22:	bfa8      	it	ge
 800ac24:	2610      	movge	r6, #16
 800ac26:	f7f5 fd07 	bl	8000638 <__aeabi_ui2d>
 800ac2a:	2c09      	cmp	r4, #9
 800ac2c:	4680      	mov	r8, r0
 800ac2e:	4689      	mov	r9, r1
 800ac30:	dd13      	ble.n	800ac5a <_strtod_l+0x3ca>
 800ac32:	4b7b      	ldr	r3, [pc, #492]	; (800ae20 <_strtod_l+0x590>)
 800ac34:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ac38:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800ac3c:	f7f5 fd76 	bl	800072c <__aeabi_dmul>
 800ac40:	4680      	mov	r8, r0
 800ac42:	9805      	ldr	r0, [sp, #20]
 800ac44:	4689      	mov	r9, r1
 800ac46:	f7f5 fcf7 	bl	8000638 <__aeabi_ui2d>
 800ac4a:	4602      	mov	r2, r0
 800ac4c:	460b      	mov	r3, r1
 800ac4e:	4640      	mov	r0, r8
 800ac50:	4649      	mov	r1, r9
 800ac52:	f7f5 fbb5 	bl	80003c0 <__adddf3>
 800ac56:	4680      	mov	r8, r0
 800ac58:	4689      	mov	r9, r1
 800ac5a:	2c0f      	cmp	r4, #15
 800ac5c:	dc36      	bgt.n	800accc <_strtod_l+0x43c>
 800ac5e:	9b07      	ldr	r3, [sp, #28]
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	f43f ae56 	beq.w	800a912 <_strtod_l+0x82>
 800ac66:	dd22      	ble.n	800acae <_strtod_l+0x41e>
 800ac68:	2b16      	cmp	r3, #22
 800ac6a:	dc09      	bgt.n	800ac80 <_strtod_l+0x3f0>
 800ac6c:	496c      	ldr	r1, [pc, #432]	; (800ae20 <_strtod_l+0x590>)
 800ac6e:	4642      	mov	r2, r8
 800ac70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ac74:	464b      	mov	r3, r9
 800ac76:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac7a:	f7f5 fd57 	bl	800072c <__aeabi_dmul>
 800ac7e:	e7c3      	b.n	800ac08 <_strtod_l+0x378>
 800ac80:	9a07      	ldr	r2, [sp, #28]
 800ac82:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800ac86:	4293      	cmp	r3, r2
 800ac88:	db20      	blt.n	800accc <_strtod_l+0x43c>
 800ac8a:	4d65      	ldr	r5, [pc, #404]	; (800ae20 <_strtod_l+0x590>)
 800ac8c:	f1c4 040f 	rsb	r4, r4, #15
 800ac90:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800ac94:	4642      	mov	r2, r8
 800ac96:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ac9a:	464b      	mov	r3, r9
 800ac9c:	f7f5 fd46 	bl	800072c <__aeabi_dmul>
 800aca0:	9b07      	ldr	r3, [sp, #28]
 800aca2:	1b1c      	subs	r4, r3, r4
 800aca4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800aca8:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acac:	e7e5      	b.n	800ac7a <_strtod_l+0x3ea>
 800acae:	9b07      	ldr	r3, [sp, #28]
 800acb0:	3316      	adds	r3, #22
 800acb2:	db0b      	blt.n	800accc <_strtod_l+0x43c>
 800acb4:	9b04      	ldr	r3, [sp, #16]
 800acb6:	4640      	mov	r0, r8
 800acb8:	1b5d      	subs	r5, r3, r5
 800acba:	4b59      	ldr	r3, [pc, #356]	; (800ae20 <_strtod_l+0x590>)
 800acbc:	4649      	mov	r1, r9
 800acbe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800acc2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800acc6:	f7f5 fe5b 	bl	8000980 <__aeabi_ddiv>
 800acca:	e79d      	b.n	800ac08 <_strtod_l+0x378>
 800accc:	9b07      	ldr	r3, [sp, #28]
 800acce:	1ba6      	subs	r6, r4, r6
 800acd0:	441e      	add	r6, r3
 800acd2:	2e00      	cmp	r6, #0
 800acd4:	dd74      	ble.n	800adc0 <_strtod_l+0x530>
 800acd6:	f016 030f 	ands.w	r3, r6, #15
 800acda:	d00a      	beq.n	800acf2 <_strtod_l+0x462>
 800acdc:	4950      	ldr	r1, [pc, #320]	; (800ae20 <_strtod_l+0x590>)
 800acde:	4642      	mov	r2, r8
 800ace0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800ace4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ace8:	464b      	mov	r3, r9
 800acea:	f7f5 fd1f 	bl	800072c <__aeabi_dmul>
 800acee:	4680      	mov	r8, r0
 800acf0:	4689      	mov	r9, r1
 800acf2:	f036 060f 	bics.w	r6, r6, #15
 800acf6:	d052      	beq.n	800ad9e <_strtod_l+0x50e>
 800acf8:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800acfc:	dd27      	ble.n	800ad4e <_strtod_l+0x4be>
 800acfe:	f04f 0b00 	mov.w	fp, #0
 800ad02:	f8cd b010 	str.w	fp, [sp, #16]
 800ad06:	f8cd b020 	str.w	fp, [sp, #32]
 800ad0a:	f8cd b018 	str.w	fp, [sp, #24]
 800ad0e:	2322      	movs	r3, #34	; 0x22
 800ad10:	f04f 0800 	mov.w	r8, #0
 800ad14:	f8df 9100 	ldr.w	r9, [pc, #256]	; 800ae18 <_strtod_l+0x588>
 800ad18:	f8ca 3000 	str.w	r3, [sl]
 800ad1c:	9b08      	ldr	r3, [sp, #32]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f43f adf7 	beq.w	800a912 <_strtod_l+0x82>
 800ad24:	4650      	mov	r0, sl
 800ad26:	991a      	ldr	r1, [sp, #104]	; 0x68
 800ad28:	f002 f9dc 	bl	800d0e4 <_Bfree>
 800ad2c:	4650      	mov	r0, sl
 800ad2e:	9906      	ldr	r1, [sp, #24]
 800ad30:	f002 f9d8 	bl	800d0e4 <_Bfree>
 800ad34:	4650      	mov	r0, sl
 800ad36:	9904      	ldr	r1, [sp, #16]
 800ad38:	f002 f9d4 	bl	800d0e4 <_Bfree>
 800ad3c:	4650      	mov	r0, sl
 800ad3e:	9908      	ldr	r1, [sp, #32]
 800ad40:	f002 f9d0 	bl	800d0e4 <_Bfree>
 800ad44:	4659      	mov	r1, fp
 800ad46:	4650      	mov	r0, sl
 800ad48:	f002 f9cc 	bl	800d0e4 <_Bfree>
 800ad4c:	e5e1      	b.n	800a912 <_strtod_l+0x82>
 800ad4e:	4b35      	ldr	r3, [pc, #212]	; (800ae24 <_strtod_l+0x594>)
 800ad50:	4640      	mov	r0, r8
 800ad52:	9305      	str	r3, [sp, #20]
 800ad54:	2300      	movs	r3, #0
 800ad56:	4649      	mov	r1, r9
 800ad58:	461f      	mov	r7, r3
 800ad5a:	1136      	asrs	r6, r6, #4
 800ad5c:	2e01      	cmp	r6, #1
 800ad5e:	dc21      	bgt.n	800ada4 <_strtod_l+0x514>
 800ad60:	b10b      	cbz	r3, 800ad66 <_strtod_l+0x4d6>
 800ad62:	4680      	mov	r8, r0
 800ad64:	4689      	mov	r9, r1
 800ad66:	4b2f      	ldr	r3, [pc, #188]	; (800ae24 <_strtod_l+0x594>)
 800ad68:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800ad6c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800ad70:	4642      	mov	r2, r8
 800ad72:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ad76:	464b      	mov	r3, r9
 800ad78:	f7f5 fcd8 	bl	800072c <__aeabi_dmul>
 800ad7c:	4b26      	ldr	r3, [pc, #152]	; (800ae18 <_strtod_l+0x588>)
 800ad7e:	460a      	mov	r2, r1
 800ad80:	400b      	ands	r3, r1
 800ad82:	4929      	ldr	r1, [pc, #164]	; (800ae28 <_strtod_l+0x598>)
 800ad84:	4680      	mov	r8, r0
 800ad86:	428b      	cmp	r3, r1
 800ad88:	d8b9      	bhi.n	800acfe <_strtod_l+0x46e>
 800ad8a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ad8e:	428b      	cmp	r3, r1
 800ad90:	bf86      	itte	hi
 800ad92:	f04f 38ff 	movhi.w	r8, #4294967295
 800ad96:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800ae2c <_strtod_l+0x59c>
 800ad9a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800ad9e:	2300      	movs	r3, #0
 800ada0:	9305      	str	r3, [sp, #20]
 800ada2:	e07f      	b.n	800aea4 <_strtod_l+0x614>
 800ada4:	07f2      	lsls	r2, r6, #31
 800ada6:	d505      	bpl.n	800adb4 <_strtod_l+0x524>
 800ada8:	9b05      	ldr	r3, [sp, #20]
 800adaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adae:	f7f5 fcbd 	bl	800072c <__aeabi_dmul>
 800adb2:	2301      	movs	r3, #1
 800adb4:	9a05      	ldr	r2, [sp, #20]
 800adb6:	3701      	adds	r7, #1
 800adb8:	3208      	adds	r2, #8
 800adba:	1076      	asrs	r6, r6, #1
 800adbc:	9205      	str	r2, [sp, #20]
 800adbe:	e7cd      	b.n	800ad5c <_strtod_l+0x4cc>
 800adc0:	d0ed      	beq.n	800ad9e <_strtod_l+0x50e>
 800adc2:	4276      	negs	r6, r6
 800adc4:	f016 020f 	ands.w	r2, r6, #15
 800adc8:	d00a      	beq.n	800ade0 <_strtod_l+0x550>
 800adca:	4b15      	ldr	r3, [pc, #84]	; (800ae20 <_strtod_l+0x590>)
 800adcc:	4640      	mov	r0, r8
 800adce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800add2:	4649      	mov	r1, r9
 800add4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800add8:	f7f5 fdd2 	bl	8000980 <__aeabi_ddiv>
 800addc:	4680      	mov	r8, r0
 800adde:	4689      	mov	r9, r1
 800ade0:	1136      	asrs	r6, r6, #4
 800ade2:	d0dc      	beq.n	800ad9e <_strtod_l+0x50e>
 800ade4:	2e1f      	cmp	r6, #31
 800ade6:	dd23      	ble.n	800ae30 <_strtod_l+0x5a0>
 800ade8:	f04f 0b00 	mov.w	fp, #0
 800adec:	f8cd b010 	str.w	fp, [sp, #16]
 800adf0:	f8cd b020 	str.w	fp, [sp, #32]
 800adf4:	f8cd b018 	str.w	fp, [sp, #24]
 800adf8:	2322      	movs	r3, #34	; 0x22
 800adfa:	f04f 0800 	mov.w	r8, #0
 800adfe:	f04f 0900 	mov.w	r9, #0
 800ae02:	f8ca 3000 	str.w	r3, [sl]
 800ae06:	e789      	b.n	800ad1c <_strtod_l+0x48c>
 800ae08:	0800e5ed 	.word	0x0800e5ed
 800ae0c:	0800e630 	.word	0x0800e630
 800ae10:	0800e5e5 	.word	0x0800e5e5
 800ae14:	0800e824 	.word	0x0800e824
 800ae18:	7ff00000 	.word	0x7ff00000
 800ae1c:	0800e71f 	.word	0x0800e71f
 800ae20:	0800ea00 	.word	0x0800ea00
 800ae24:	0800e9d8 	.word	0x0800e9d8
 800ae28:	7ca00000 	.word	0x7ca00000
 800ae2c:	7fefffff 	.word	0x7fefffff
 800ae30:	f016 0310 	ands.w	r3, r6, #16
 800ae34:	bf18      	it	ne
 800ae36:	236a      	movne	r3, #106	; 0x6a
 800ae38:	4640      	mov	r0, r8
 800ae3a:	9305      	str	r3, [sp, #20]
 800ae3c:	4649      	mov	r1, r9
 800ae3e:	2300      	movs	r3, #0
 800ae40:	4fb0      	ldr	r7, [pc, #704]	; (800b104 <_strtod_l+0x874>)
 800ae42:	07f2      	lsls	r2, r6, #31
 800ae44:	d504      	bpl.n	800ae50 <_strtod_l+0x5c0>
 800ae46:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ae4a:	f7f5 fc6f 	bl	800072c <__aeabi_dmul>
 800ae4e:	2301      	movs	r3, #1
 800ae50:	1076      	asrs	r6, r6, #1
 800ae52:	f107 0708 	add.w	r7, r7, #8
 800ae56:	d1f4      	bne.n	800ae42 <_strtod_l+0x5b2>
 800ae58:	b10b      	cbz	r3, 800ae5e <_strtod_l+0x5ce>
 800ae5a:	4680      	mov	r8, r0
 800ae5c:	4689      	mov	r9, r1
 800ae5e:	9b05      	ldr	r3, [sp, #20]
 800ae60:	b1c3      	cbz	r3, 800ae94 <_strtod_l+0x604>
 800ae62:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800ae66:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	4649      	mov	r1, r9
 800ae6e:	dd11      	ble.n	800ae94 <_strtod_l+0x604>
 800ae70:	2b1f      	cmp	r3, #31
 800ae72:	f340 8127 	ble.w	800b0c4 <_strtod_l+0x834>
 800ae76:	2b34      	cmp	r3, #52	; 0x34
 800ae78:	bfd8      	it	le
 800ae7a:	f04f 33ff 	movle.w	r3, #4294967295
 800ae7e:	f04f 0800 	mov.w	r8, #0
 800ae82:	bfcf      	iteee	gt
 800ae84:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800ae88:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800ae8c:	fa03 f202 	lslle.w	r2, r3, r2
 800ae90:	ea02 0901 	andle.w	r9, r2, r1
 800ae94:	2200      	movs	r2, #0
 800ae96:	2300      	movs	r3, #0
 800ae98:	4640      	mov	r0, r8
 800ae9a:	4649      	mov	r1, r9
 800ae9c:	f7f5 feae 	bl	8000bfc <__aeabi_dcmpeq>
 800aea0:	2800      	cmp	r0, #0
 800aea2:	d1a1      	bne.n	800ade8 <_strtod_l+0x558>
 800aea4:	9b06      	ldr	r3, [sp, #24]
 800aea6:	465a      	mov	r2, fp
 800aea8:	9300      	str	r3, [sp, #0]
 800aeaa:	4650      	mov	r0, sl
 800aeac:	4623      	mov	r3, r4
 800aeae:	9908      	ldr	r1, [sp, #32]
 800aeb0:	f002 f980 	bl	800d1b4 <__s2b>
 800aeb4:	9008      	str	r0, [sp, #32]
 800aeb6:	2800      	cmp	r0, #0
 800aeb8:	f43f af21 	beq.w	800acfe <_strtod_l+0x46e>
 800aebc:	9b04      	ldr	r3, [sp, #16]
 800aebe:	f04f 0b00 	mov.w	fp, #0
 800aec2:	1b5d      	subs	r5, r3, r5
 800aec4:	9b07      	ldr	r3, [sp, #28]
 800aec6:	f8cd b010 	str.w	fp, [sp, #16]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	bfb4      	ite	lt
 800aece:	462b      	movlt	r3, r5
 800aed0:	2300      	movge	r3, #0
 800aed2:	930e      	str	r3, [sp, #56]	; 0x38
 800aed4:	9b07      	ldr	r3, [sp, #28]
 800aed6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800aeda:	9314      	str	r3, [sp, #80]	; 0x50
 800aedc:	9b08      	ldr	r3, [sp, #32]
 800aede:	4650      	mov	r0, sl
 800aee0:	6859      	ldr	r1, [r3, #4]
 800aee2:	f002 f8bf 	bl	800d064 <_Balloc>
 800aee6:	9006      	str	r0, [sp, #24]
 800aee8:	2800      	cmp	r0, #0
 800aeea:	f43f af10 	beq.w	800ad0e <_strtod_l+0x47e>
 800aeee:	9b08      	ldr	r3, [sp, #32]
 800aef0:	300c      	adds	r0, #12
 800aef2:	691a      	ldr	r2, [r3, #16]
 800aef4:	f103 010c 	add.w	r1, r3, #12
 800aef8:	3202      	adds	r2, #2
 800aefa:	0092      	lsls	r2, r2, #2
 800aefc:	f7fe fd5c 	bl	80099b8 <memcpy>
 800af00:	ab1c      	add	r3, sp, #112	; 0x70
 800af02:	9301      	str	r3, [sp, #4]
 800af04:	ab1b      	add	r3, sp, #108	; 0x6c
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	4642      	mov	r2, r8
 800af0a:	464b      	mov	r3, r9
 800af0c:	4650      	mov	r0, sl
 800af0e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 800af12:	f002 fc91 	bl	800d838 <__d2b>
 800af16:	901a      	str	r0, [sp, #104]	; 0x68
 800af18:	2800      	cmp	r0, #0
 800af1a:	f43f aef8 	beq.w	800ad0e <_strtod_l+0x47e>
 800af1e:	2101      	movs	r1, #1
 800af20:	4650      	mov	r0, sl
 800af22:	f002 f9df 	bl	800d2e4 <__i2b>
 800af26:	4603      	mov	r3, r0
 800af28:	9004      	str	r0, [sp, #16]
 800af2a:	2800      	cmp	r0, #0
 800af2c:	f43f aeef 	beq.w	800ad0e <_strtod_l+0x47e>
 800af30:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800af32:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800af34:	2d00      	cmp	r5, #0
 800af36:	bfab      	itete	ge
 800af38:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800af3a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800af3c:	18ee      	addge	r6, r5, r3
 800af3e:	1b5c      	sublt	r4, r3, r5
 800af40:	9b05      	ldr	r3, [sp, #20]
 800af42:	bfa8      	it	ge
 800af44:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 800af46:	eba5 0503 	sub.w	r5, r5, r3
 800af4a:	4415      	add	r5, r2
 800af4c:	4b6e      	ldr	r3, [pc, #440]	; (800b108 <_strtod_l+0x878>)
 800af4e:	f105 35ff 	add.w	r5, r5, #4294967295
 800af52:	bfb8      	it	lt
 800af54:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 800af56:	429d      	cmp	r5, r3
 800af58:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800af5c:	f280 80c4 	bge.w	800b0e8 <_strtod_l+0x858>
 800af60:	1b5b      	subs	r3, r3, r5
 800af62:	2b1f      	cmp	r3, #31
 800af64:	f04f 0701 	mov.w	r7, #1
 800af68:	eba2 0203 	sub.w	r2, r2, r3
 800af6c:	f300 80b1 	bgt.w	800b0d2 <_strtod_l+0x842>
 800af70:	2500      	movs	r5, #0
 800af72:	fa07 f303 	lsl.w	r3, r7, r3
 800af76:	930f      	str	r3, [sp, #60]	; 0x3c
 800af78:	18b7      	adds	r7, r6, r2
 800af7a:	9b05      	ldr	r3, [sp, #20]
 800af7c:	42be      	cmp	r6, r7
 800af7e:	4414      	add	r4, r2
 800af80:	441c      	add	r4, r3
 800af82:	4633      	mov	r3, r6
 800af84:	bfa8      	it	ge
 800af86:	463b      	movge	r3, r7
 800af88:	42a3      	cmp	r3, r4
 800af8a:	bfa8      	it	ge
 800af8c:	4623      	movge	r3, r4
 800af8e:	2b00      	cmp	r3, #0
 800af90:	bfc2      	ittt	gt
 800af92:	1aff      	subgt	r7, r7, r3
 800af94:	1ae4      	subgt	r4, r4, r3
 800af96:	1af6      	subgt	r6, r6, r3
 800af98:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	dd17      	ble.n	800afce <_strtod_l+0x73e>
 800af9e:	461a      	mov	r2, r3
 800afa0:	4650      	mov	r0, sl
 800afa2:	9904      	ldr	r1, [sp, #16]
 800afa4:	f002 fa5c 	bl	800d460 <__pow5mult>
 800afa8:	9004      	str	r0, [sp, #16]
 800afaa:	2800      	cmp	r0, #0
 800afac:	f43f aeaf 	beq.w	800ad0e <_strtod_l+0x47e>
 800afb0:	4601      	mov	r1, r0
 800afb2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800afb4:	4650      	mov	r0, sl
 800afb6:	f002 f9ab 	bl	800d310 <__multiply>
 800afba:	9009      	str	r0, [sp, #36]	; 0x24
 800afbc:	2800      	cmp	r0, #0
 800afbe:	f43f aea6 	beq.w	800ad0e <_strtod_l+0x47e>
 800afc2:	4650      	mov	r0, sl
 800afc4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800afc6:	f002 f88d 	bl	800d0e4 <_Bfree>
 800afca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800afcc:	931a      	str	r3, [sp, #104]	; 0x68
 800afce:	2f00      	cmp	r7, #0
 800afd0:	f300 808e 	bgt.w	800b0f0 <_strtod_l+0x860>
 800afd4:	9b07      	ldr	r3, [sp, #28]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	dd08      	ble.n	800afec <_strtod_l+0x75c>
 800afda:	4650      	mov	r0, sl
 800afdc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800afde:	9906      	ldr	r1, [sp, #24]
 800afe0:	f002 fa3e 	bl	800d460 <__pow5mult>
 800afe4:	9006      	str	r0, [sp, #24]
 800afe6:	2800      	cmp	r0, #0
 800afe8:	f43f ae91 	beq.w	800ad0e <_strtod_l+0x47e>
 800afec:	2c00      	cmp	r4, #0
 800afee:	dd08      	ble.n	800b002 <_strtod_l+0x772>
 800aff0:	4622      	mov	r2, r4
 800aff2:	4650      	mov	r0, sl
 800aff4:	9906      	ldr	r1, [sp, #24]
 800aff6:	f002 fa8d 	bl	800d514 <__lshift>
 800affa:	9006      	str	r0, [sp, #24]
 800affc:	2800      	cmp	r0, #0
 800affe:	f43f ae86 	beq.w	800ad0e <_strtod_l+0x47e>
 800b002:	2e00      	cmp	r6, #0
 800b004:	dd08      	ble.n	800b018 <_strtod_l+0x788>
 800b006:	4632      	mov	r2, r6
 800b008:	4650      	mov	r0, sl
 800b00a:	9904      	ldr	r1, [sp, #16]
 800b00c:	f002 fa82 	bl	800d514 <__lshift>
 800b010:	9004      	str	r0, [sp, #16]
 800b012:	2800      	cmp	r0, #0
 800b014:	f43f ae7b 	beq.w	800ad0e <_strtod_l+0x47e>
 800b018:	4650      	mov	r0, sl
 800b01a:	9a06      	ldr	r2, [sp, #24]
 800b01c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b01e:	f002 fb05 	bl	800d62c <__mdiff>
 800b022:	4683      	mov	fp, r0
 800b024:	2800      	cmp	r0, #0
 800b026:	f43f ae72 	beq.w	800ad0e <_strtod_l+0x47e>
 800b02a:	2400      	movs	r4, #0
 800b02c:	68c3      	ldr	r3, [r0, #12]
 800b02e:	9904      	ldr	r1, [sp, #16]
 800b030:	60c4      	str	r4, [r0, #12]
 800b032:	930b      	str	r3, [sp, #44]	; 0x2c
 800b034:	f002 fade 	bl	800d5f4 <__mcmp>
 800b038:	42a0      	cmp	r0, r4
 800b03a:	da6b      	bge.n	800b114 <_strtod_l+0x884>
 800b03c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b03e:	ea53 0308 	orrs.w	r3, r3, r8
 800b042:	f040 8091 	bne.w	800b168 <_strtod_l+0x8d8>
 800b046:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	f040 808c 	bne.w	800b168 <_strtod_l+0x8d8>
 800b050:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b054:	0d1b      	lsrs	r3, r3, #20
 800b056:	051b      	lsls	r3, r3, #20
 800b058:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b05c:	f240 8084 	bls.w	800b168 <_strtod_l+0x8d8>
 800b060:	f8db 3014 	ldr.w	r3, [fp, #20]
 800b064:	b91b      	cbnz	r3, 800b06e <_strtod_l+0x7de>
 800b066:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b06a:	2b01      	cmp	r3, #1
 800b06c:	dd7c      	ble.n	800b168 <_strtod_l+0x8d8>
 800b06e:	4659      	mov	r1, fp
 800b070:	2201      	movs	r2, #1
 800b072:	4650      	mov	r0, sl
 800b074:	f002 fa4e 	bl	800d514 <__lshift>
 800b078:	9904      	ldr	r1, [sp, #16]
 800b07a:	4683      	mov	fp, r0
 800b07c:	f002 faba 	bl	800d5f4 <__mcmp>
 800b080:	2800      	cmp	r0, #0
 800b082:	dd71      	ble.n	800b168 <_strtod_l+0x8d8>
 800b084:	9905      	ldr	r1, [sp, #20]
 800b086:	464b      	mov	r3, r9
 800b088:	4a20      	ldr	r2, [pc, #128]	; (800b10c <_strtod_l+0x87c>)
 800b08a:	2900      	cmp	r1, #0
 800b08c:	f000 808c 	beq.w	800b1a8 <_strtod_l+0x918>
 800b090:	ea02 0109 	and.w	r1, r2, r9
 800b094:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b098:	f300 8086 	bgt.w	800b1a8 <_strtod_l+0x918>
 800b09c:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b0a0:	f77f aeaa 	ble.w	800adf8 <_strtod_l+0x568>
 800b0a4:	4640      	mov	r0, r8
 800b0a6:	4649      	mov	r1, r9
 800b0a8:	4b19      	ldr	r3, [pc, #100]	; (800b110 <_strtod_l+0x880>)
 800b0aa:	2200      	movs	r2, #0
 800b0ac:	f7f5 fb3e 	bl	800072c <__aeabi_dmul>
 800b0b0:	460b      	mov	r3, r1
 800b0b2:	4303      	orrs	r3, r0
 800b0b4:	bf08      	it	eq
 800b0b6:	2322      	moveq	r3, #34	; 0x22
 800b0b8:	4680      	mov	r8, r0
 800b0ba:	4689      	mov	r9, r1
 800b0bc:	bf08      	it	eq
 800b0be:	f8ca 3000 	streq.w	r3, [sl]
 800b0c2:	e62f      	b.n	800ad24 <_strtod_l+0x494>
 800b0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800b0c8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0cc:	ea03 0808 	and.w	r8, r3, r8
 800b0d0:	e6e0      	b.n	800ae94 <_strtod_l+0x604>
 800b0d2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 800b0d6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800b0da:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800b0de:	35e2      	adds	r5, #226	; 0xe2
 800b0e0:	fa07 f505 	lsl.w	r5, r7, r5
 800b0e4:	970f      	str	r7, [sp, #60]	; 0x3c
 800b0e6:	e747      	b.n	800af78 <_strtod_l+0x6e8>
 800b0e8:	2301      	movs	r3, #1
 800b0ea:	2500      	movs	r5, #0
 800b0ec:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0ee:	e743      	b.n	800af78 <_strtod_l+0x6e8>
 800b0f0:	463a      	mov	r2, r7
 800b0f2:	4650      	mov	r0, sl
 800b0f4:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b0f6:	f002 fa0d 	bl	800d514 <__lshift>
 800b0fa:	901a      	str	r0, [sp, #104]	; 0x68
 800b0fc:	2800      	cmp	r0, #0
 800b0fe:	f47f af69 	bne.w	800afd4 <_strtod_l+0x744>
 800b102:	e604      	b.n	800ad0e <_strtod_l+0x47e>
 800b104:	0800e648 	.word	0x0800e648
 800b108:	fffffc02 	.word	0xfffffc02
 800b10c:	7ff00000 	.word	0x7ff00000
 800b110:	39500000 	.word	0x39500000
 800b114:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800b118:	d165      	bne.n	800b1e6 <_strtod_l+0x956>
 800b11a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b11c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b120:	b35a      	cbz	r2, 800b17a <_strtod_l+0x8ea>
 800b122:	4a99      	ldr	r2, [pc, #612]	; (800b388 <_strtod_l+0xaf8>)
 800b124:	4293      	cmp	r3, r2
 800b126:	d12b      	bne.n	800b180 <_strtod_l+0x8f0>
 800b128:	9b05      	ldr	r3, [sp, #20]
 800b12a:	4641      	mov	r1, r8
 800b12c:	b303      	cbz	r3, 800b170 <_strtod_l+0x8e0>
 800b12e:	464a      	mov	r2, r9
 800b130:	4b96      	ldr	r3, [pc, #600]	; (800b38c <_strtod_l+0xafc>)
 800b132:	4013      	ands	r3, r2
 800b134:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b138:	f04f 32ff 	mov.w	r2, #4294967295
 800b13c:	d81b      	bhi.n	800b176 <_strtod_l+0x8e6>
 800b13e:	0d1b      	lsrs	r3, r3, #20
 800b140:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b144:	fa02 f303 	lsl.w	r3, r2, r3
 800b148:	4299      	cmp	r1, r3
 800b14a:	d119      	bne.n	800b180 <_strtod_l+0x8f0>
 800b14c:	4b90      	ldr	r3, [pc, #576]	; (800b390 <_strtod_l+0xb00>)
 800b14e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b150:	429a      	cmp	r2, r3
 800b152:	d102      	bne.n	800b15a <_strtod_l+0x8ca>
 800b154:	3101      	adds	r1, #1
 800b156:	f43f adda 	beq.w	800ad0e <_strtod_l+0x47e>
 800b15a:	f04f 0800 	mov.w	r8, #0
 800b15e:	4b8b      	ldr	r3, [pc, #556]	; (800b38c <_strtod_l+0xafc>)
 800b160:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b162:	401a      	ands	r2, r3
 800b164:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 800b168:	9b05      	ldr	r3, [sp, #20]
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d19a      	bne.n	800b0a4 <_strtod_l+0x814>
 800b16e:	e5d9      	b.n	800ad24 <_strtod_l+0x494>
 800b170:	f04f 33ff 	mov.w	r3, #4294967295
 800b174:	e7e8      	b.n	800b148 <_strtod_l+0x8b8>
 800b176:	4613      	mov	r3, r2
 800b178:	e7e6      	b.n	800b148 <_strtod_l+0x8b8>
 800b17a:	ea53 0308 	orrs.w	r3, r3, r8
 800b17e:	d081      	beq.n	800b084 <_strtod_l+0x7f4>
 800b180:	b1e5      	cbz	r5, 800b1bc <_strtod_l+0x92c>
 800b182:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b184:	421d      	tst	r5, r3
 800b186:	d0ef      	beq.n	800b168 <_strtod_l+0x8d8>
 800b188:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b18a:	4640      	mov	r0, r8
 800b18c:	4649      	mov	r1, r9
 800b18e:	9a05      	ldr	r2, [sp, #20]
 800b190:	b1c3      	cbz	r3, 800b1c4 <_strtod_l+0x934>
 800b192:	f7ff fb5b 	bl	800a84c <sulp>
 800b196:	4602      	mov	r2, r0
 800b198:	460b      	mov	r3, r1
 800b19a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b19e:	f7f5 f90f 	bl	80003c0 <__adddf3>
 800b1a2:	4680      	mov	r8, r0
 800b1a4:	4689      	mov	r9, r1
 800b1a6:	e7df      	b.n	800b168 <_strtod_l+0x8d8>
 800b1a8:	4013      	ands	r3, r2
 800b1aa:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b1ae:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800b1b2:	f04f 38ff 	mov.w	r8, #4294967295
 800b1b6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800b1ba:	e7d5      	b.n	800b168 <_strtod_l+0x8d8>
 800b1bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b1be:	ea13 0f08 	tst.w	r3, r8
 800b1c2:	e7e0      	b.n	800b186 <_strtod_l+0x8f6>
 800b1c4:	f7ff fb42 	bl	800a84c <sulp>
 800b1c8:	4602      	mov	r2, r0
 800b1ca:	460b      	mov	r3, r1
 800b1cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b1d0:	f7f5 f8f4 	bl	80003bc <__aeabi_dsub>
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	2300      	movs	r3, #0
 800b1d8:	4680      	mov	r8, r0
 800b1da:	4689      	mov	r9, r1
 800b1dc:	f7f5 fd0e 	bl	8000bfc <__aeabi_dcmpeq>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	d0c1      	beq.n	800b168 <_strtod_l+0x8d8>
 800b1e4:	e608      	b.n	800adf8 <_strtod_l+0x568>
 800b1e6:	4658      	mov	r0, fp
 800b1e8:	9904      	ldr	r1, [sp, #16]
 800b1ea:	f002 fb81 	bl	800d8f0 <__ratio>
 800b1ee:	2200      	movs	r2, #0
 800b1f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b1f4:	4606      	mov	r6, r0
 800b1f6:	460f      	mov	r7, r1
 800b1f8:	f7f5 fd14 	bl	8000c24 <__aeabi_dcmple>
 800b1fc:	2800      	cmp	r0, #0
 800b1fe:	d070      	beq.n	800b2e2 <_strtod_l+0xa52>
 800b200:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b202:	2b00      	cmp	r3, #0
 800b204:	d042      	beq.n	800b28c <_strtod_l+0x9fc>
 800b206:	2600      	movs	r6, #0
 800b208:	4f62      	ldr	r7, [pc, #392]	; (800b394 <_strtod_l+0xb04>)
 800b20a:	4d62      	ldr	r5, [pc, #392]	; (800b394 <_strtod_l+0xb04>)
 800b20c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b20e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b212:	0d1b      	lsrs	r3, r3, #20
 800b214:	051b      	lsls	r3, r3, #20
 800b216:	930f      	str	r3, [sp, #60]	; 0x3c
 800b218:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b21a:	4b5f      	ldr	r3, [pc, #380]	; (800b398 <_strtod_l+0xb08>)
 800b21c:	429a      	cmp	r2, r3
 800b21e:	f040 80c3 	bne.w	800b3a8 <_strtod_l+0xb18>
 800b222:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b224:	4640      	mov	r0, r8
 800b226:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800b22a:	4649      	mov	r1, r9
 800b22c:	f002 fa8a 	bl	800d744 <__ulp>
 800b230:	4602      	mov	r2, r0
 800b232:	460b      	mov	r3, r1
 800b234:	4630      	mov	r0, r6
 800b236:	4639      	mov	r1, r7
 800b238:	f7f5 fa78 	bl	800072c <__aeabi_dmul>
 800b23c:	4642      	mov	r2, r8
 800b23e:	464b      	mov	r3, r9
 800b240:	f7f5 f8be 	bl	80003c0 <__adddf3>
 800b244:	460b      	mov	r3, r1
 800b246:	4951      	ldr	r1, [pc, #324]	; (800b38c <_strtod_l+0xafc>)
 800b248:	4a54      	ldr	r2, [pc, #336]	; (800b39c <_strtod_l+0xb0c>)
 800b24a:	4019      	ands	r1, r3
 800b24c:	4291      	cmp	r1, r2
 800b24e:	4680      	mov	r8, r0
 800b250:	d95d      	bls.n	800b30e <_strtod_l+0xa7e>
 800b252:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b254:	4b4e      	ldr	r3, [pc, #312]	; (800b390 <_strtod_l+0xb00>)
 800b256:	429a      	cmp	r2, r3
 800b258:	d103      	bne.n	800b262 <_strtod_l+0x9d2>
 800b25a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b25c:	3301      	adds	r3, #1
 800b25e:	f43f ad56 	beq.w	800ad0e <_strtod_l+0x47e>
 800b262:	f04f 38ff 	mov.w	r8, #4294967295
 800b266:	f8df 9128 	ldr.w	r9, [pc, #296]	; 800b390 <_strtod_l+0xb00>
 800b26a:	4650      	mov	r0, sl
 800b26c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800b26e:	f001 ff39 	bl	800d0e4 <_Bfree>
 800b272:	4650      	mov	r0, sl
 800b274:	9906      	ldr	r1, [sp, #24]
 800b276:	f001 ff35 	bl	800d0e4 <_Bfree>
 800b27a:	4650      	mov	r0, sl
 800b27c:	9904      	ldr	r1, [sp, #16]
 800b27e:	f001 ff31 	bl	800d0e4 <_Bfree>
 800b282:	4659      	mov	r1, fp
 800b284:	4650      	mov	r0, sl
 800b286:	f001 ff2d 	bl	800d0e4 <_Bfree>
 800b28a:	e627      	b.n	800aedc <_strtod_l+0x64c>
 800b28c:	f1b8 0f00 	cmp.w	r8, #0
 800b290:	d119      	bne.n	800b2c6 <_strtod_l+0xa36>
 800b292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b298:	b9e3      	cbnz	r3, 800b2d4 <_strtod_l+0xa44>
 800b29a:	2200      	movs	r2, #0
 800b29c:	4630      	mov	r0, r6
 800b29e:	4639      	mov	r1, r7
 800b2a0:	4b3c      	ldr	r3, [pc, #240]	; (800b394 <_strtod_l+0xb04>)
 800b2a2:	f7f5 fcb5 	bl	8000c10 <__aeabi_dcmplt>
 800b2a6:	b9c8      	cbnz	r0, 800b2dc <_strtod_l+0xa4c>
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	4630      	mov	r0, r6
 800b2ac:	4639      	mov	r1, r7
 800b2ae:	4b3c      	ldr	r3, [pc, #240]	; (800b3a0 <_strtod_l+0xb10>)
 800b2b0:	f7f5 fa3c 	bl	800072c <__aeabi_dmul>
 800b2b4:	4604      	mov	r4, r0
 800b2b6:	460d      	mov	r5, r1
 800b2b8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800b2bc:	9416      	str	r4, [sp, #88]	; 0x58
 800b2be:	9317      	str	r3, [sp, #92]	; 0x5c
 800b2c0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 800b2c4:	e7a2      	b.n	800b20c <_strtod_l+0x97c>
 800b2c6:	f1b8 0f01 	cmp.w	r8, #1
 800b2ca:	d103      	bne.n	800b2d4 <_strtod_l+0xa44>
 800b2cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	f43f ad92 	beq.w	800adf8 <_strtod_l+0x568>
 800b2d4:	2600      	movs	r6, #0
 800b2d6:	2400      	movs	r4, #0
 800b2d8:	4f32      	ldr	r7, [pc, #200]	; (800b3a4 <_strtod_l+0xb14>)
 800b2da:	e796      	b.n	800b20a <_strtod_l+0x97a>
 800b2dc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b2de:	4d30      	ldr	r5, [pc, #192]	; (800b3a0 <_strtod_l+0xb10>)
 800b2e0:	e7ea      	b.n	800b2b8 <_strtod_l+0xa28>
 800b2e2:	4b2f      	ldr	r3, [pc, #188]	; (800b3a0 <_strtod_l+0xb10>)
 800b2e4:	2200      	movs	r2, #0
 800b2e6:	4630      	mov	r0, r6
 800b2e8:	4639      	mov	r1, r7
 800b2ea:	f7f5 fa1f 	bl	800072c <__aeabi_dmul>
 800b2ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b2f0:	4604      	mov	r4, r0
 800b2f2:	460d      	mov	r5, r1
 800b2f4:	b933      	cbnz	r3, 800b304 <_strtod_l+0xa74>
 800b2f6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b2fa:	9010      	str	r0, [sp, #64]	; 0x40
 800b2fc:	9311      	str	r3, [sp, #68]	; 0x44
 800b2fe:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800b302:	e783      	b.n	800b20c <_strtod_l+0x97c>
 800b304:	4602      	mov	r2, r0
 800b306:	460b      	mov	r3, r1
 800b308:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800b30c:	e7f7      	b.n	800b2fe <_strtod_l+0xa6e>
 800b30e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800b312:	9b05      	ldr	r3, [sp, #20]
 800b314:	2b00      	cmp	r3, #0
 800b316:	d1a8      	bne.n	800b26a <_strtod_l+0x9da>
 800b318:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b31c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b31e:	0d1b      	lsrs	r3, r3, #20
 800b320:	051b      	lsls	r3, r3, #20
 800b322:	429a      	cmp	r2, r3
 800b324:	d1a1      	bne.n	800b26a <_strtod_l+0x9da>
 800b326:	4620      	mov	r0, r4
 800b328:	4629      	mov	r1, r5
 800b32a:	f7f5 fef1 	bl	8001110 <__aeabi_d2lz>
 800b32e:	f7f5 f9cf 	bl	80006d0 <__aeabi_l2d>
 800b332:	4602      	mov	r2, r0
 800b334:	460b      	mov	r3, r1
 800b336:	4620      	mov	r0, r4
 800b338:	4629      	mov	r1, r5
 800b33a:	f7f5 f83f 	bl	80003bc <__aeabi_dsub>
 800b33e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b340:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b344:	ea43 0308 	orr.w	r3, r3, r8
 800b348:	4313      	orrs	r3, r2
 800b34a:	4604      	mov	r4, r0
 800b34c:	460d      	mov	r5, r1
 800b34e:	d066      	beq.n	800b41e <_strtod_l+0xb8e>
 800b350:	a309      	add	r3, pc, #36	; (adr r3, 800b378 <_strtod_l+0xae8>)
 800b352:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b356:	f7f5 fc5b 	bl	8000c10 <__aeabi_dcmplt>
 800b35a:	2800      	cmp	r0, #0
 800b35c:	f47f ace2 	bne.w	800ad24 <_strtod_l+0x494>
 800b360:	a307      	add	r3, pc, #28	; (adr r3, 800b380 <_strtod_l+0xaf0>)
 800b362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b366:	4620      	mov	r0, r4
 800b368:	4629      	mov	r1, r5
 800b36a:	f7f5 fc6f 	bl	8000c4c <__aeabi_dcmpgt>
 800b36e:	2800      	cmp	r0, #0
 800b370:	f43f af7b 	beq.w	800b26a <_strtod_l+0x9da>
 800b374:	e4d6      	b.n	800ad24 <_strtod_l+0x494>
 800b376:	bf00      	nop
 800b378:	94a03595 	.word	0x94a03595
 800b37c:	3fdfffff 	.word	0x3fdfffff
 800b380:	35afe535 	.word	0x35afe535
 800b384:	3fe00000 	.word	0x3fe00000
 800b388:	000fffff 	.word	0x000fffff
 800b38c:	7ff00000 	.word	0x7ff00000
 800b390:	7fefffff 	.word	0x7fefffff
 800b394:	3ff00000 	.word	0x3ff00000
 800b398:	7fe00000 	.word	0x7fe00000
 800b39c:	7c9fffff 	.word	0x7c9fffff
 800b3a0:	3fe00000 	.word	0x3fe00000
 800b3a4:	bff00000 	.word	0xbff00000
 800b3a8:	9b05      	ldr	r3, [sp, #20]
 800b3aa:	b313      	cbz	r3, 800b3f2 <_strtod_l+0xb62>
 800b3ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b3ae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b3b2:	d81e      	bhi.n	800b3f2 <_strtod_l+0xb62>
 800b3b4:	a326      	add	r3, pc, #152	; (adr r3, 800b450 <_strtod_l+0xbc0>)
 800b3b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4629      	mov	r1, r5
 800b3be:	f7f5 fc31 	bl	8000c24 <__aeabi_dcmple>
 800b3c2:	b190      	cbz	r0, 800b3ea <_strtod_l+0xb5a>
 800b3c4:	4629      	mov	r1, r5
 800b3c6:	4620      	mov	r0, r4
 800b3c8:	f7f5 fc88 	bl	8000cdc <__aeabi_d2uiz>
 800b3cc:	2801      	cmp	r0, #1
 800b3ce:	bf38      	it	cc
 800b3d0:	2001      	movcc	r0, #1
 800b3d2:	f7f5 f931 	bl	8000638 <__aeabi_ui2d>
 800b3d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b3d8:	4604      	mov	r4, r0
 800b3da:	460d      	mov	r5, r1
 800b3dc:	b9d3      	cbnz	r3, 800b414 <_strtod_l+0xb84>
 800b3de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b3e2:	9012      	str	r0, [sp, #72]	; 0x48
 800b3e4:	9313      	str	r3, [sp, #76]	; 0x4c
 800b3e6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800b3ea:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800b3ec:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 800b3f0:	1a9f      	subs	r7, r3, r2
 800b3f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b3f6:	f002 f9a5 	bl	800d744 <__ulp>
 800b3fa:	4602      	mov	r2, r0
 800b3fc:	460b      	mov	r3, r1
 800b3fe:	4630      	mov	r0, r6
 800b400:	4639      	mov	r1, r7
 800b402:	f7f5 f993 	bl	800072c <__aeabi_dmul>
 800b406:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b40a:	f7f4 ffd9 	bl	80003c0 <__adddf3>
 800b40e:	4680      	mov	r8, r0
 800b410:	4689      	mov	r9, r1
 800b412:	e77e      	b.n	800b312 <_strtod_l+0xa82>
 800b414:	4602      	mov	r2, r0
 800b416:	460b      	mov	r3, r1
 800b418:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800b41c:	e7e3      	b.n	800b3e6 <_strtod_l+0xb56>
 800b41e:	a30e      	add	r3, pc, #56	; (adr r3, 800b458 <_strtod_l+0xbc8>)
 800b420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b424:	f7f5 fbf4 	bl	8000c10 <__aeabi_dcmplt>
 800b428:	e7a1      	b.n	800b36e <_strtod_l+0xade>
 800b42a:	2300      	movs	r3, #0
 800b42c:	930a      	str	r3, [sp, #40]	; 0x28
 800b42e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b430:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800b432:	6013      	str	r3, [r2, #0]
 800b434:	f7ff ba71 	b.w	800a91a <_strtod_l+0x8a>
 800b438:	2a65      	cmp	r2, #101	; 0x65
 800b43a:	f43f ab63 	beq.w	800ab04 <_strtod_l+0x274>
 800b43e:	2a45      	cmp	r2, #69	; 0x45
 800b440:	f43f ab60 	beq.w	800ab04 <_strtod_l+0x274>
 800b444:	2301      	movs	r3, #1
 800b446:	f7ff bb95 	b.w	800ab74 <_strtod_l+0x2e4>
 800b44a:	bf00      	nop
 800b44c:	f3af 8000 	nop.w
 800b450:	ffc00000 	.word	0xffc00000
 800b454:	41dfffff 	.word	0x41dfffff
 800b458:	94a03595 	.word	0x94a03595
 800b45c:	3fcfffff 	.word	0x3fcfffff

0800b460 <_strtod_r>:
 800b460:	4b01      	ldr	r3, [pc, #4]	; (800b468 <_strtod_r+0x8>)
 800b462:	f7ff ba15 	b.w	800a890 <_strtod_l>
 800b466:	bf00      	nop
 800b468:	20000678 	.word	0x20000678

0800b46c <strtok>:
 800b46c:	4b16      	ldr	r3, [pc, #88]	; (800b4c8 <strtok+0x5c>)
 800b46e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b472:	681f      	ldr	r7, [r3, #0]
 800b474:	4605      	mov	r5, r0
 800b476:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 800b478:	460e      	mov	r6, r1
 800b47a:	b9ec      	cbnz	r4, 800b4b8 <strtok+0x4c>
 800b47c:	2050      	movs	r0, #80	; 0x50
 800b47e:	f001 fdc9 	bl	800d014 <malloc>
 800b482:	4602      	mov	r2, r0
 800b484:	65b8      	str	r0, [r7, #88]	; 0x58
 800b486:	b920      	cbnz	r0, 800b492 <strtok+0x26>
 800b488:	2157      	movs	r1, #87	; 0x57
 800b48a:	4b10      	ldr	r3, [pc, #64]	; (800b4cc <strtok+0x60>)
 800b48c:	4810      	ldr	r0, [pc, #64]	; (800b4d0 <strtok+0x64>)
 800b48e:	f000 f991 	bl	800b7b4 <__assert_func>
 800b492:	e9c0 4400 	strd	r4, r4, [r0]
 800b496:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800b49a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800b49e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800b4a2:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800b4a6:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800b4aa:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800b4ae:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800b4b2:	6184      	str	r4, [r0, #24]
 800b4b4:	7704      	strb	r4, [r0, #28]
 800b4b6:	6244      	str	r4, [r0, #36]	; 0x24
 800b4b8:	4631      	mov	r1, r6
 800b4ba:	4628      	mov	r0, r5
 800b4bc:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800b4be:	2301      	movs	r3, #1
 800b4c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4c4:	f000 b806 	b.w	800b4d4 <__strtok_r>
 800b4c8:	20000610 	.word	0x20000610
 800b4cc:	0800e670 	.word	0x0800e670
 800b4d0:	0800e687 	.word	0x0800e687

0800b4d4 <__strtok_r>:
 800b4d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b4d6:	b908      	cbnz	r0, 800b4dc <__strtok_r+0x8>
 800b4d8:	6810      	ldr	r0, [r2, #0]
 800b4da:	b188      	cbz	r0, 800b500 <__strtok_r+0x2c>
 800b4dc:	4604      	mov	r4, r0
 800b4de:	460f      	mov	r7, r1
 800b4e0:	4620      	mov	r0, r4
 800b4e2:	f814 5b01 	ldrb.w	r5, [r4], #1
 800b4e6:	f817 6b01 	ldrb.w	r6, [r7], #1
 800b4ea:	b91e      	cbnz	r6, 800b4f4 <__strtok_r+0x20>
 800b4ec:	b965      	cbnz	r5, 800b508 <__strtok_r+0x34>
 800b4ee:	4628      	mov	r0, r5
 800b4f0:	6015      	str	r5, [r2, #0]
 800b4f2:	e005      	b.n	800b500 <__strtok_r+0x2c>
 800b4f4:	42b5      	cmp	r5, r6
 800b4f6:	d1f6      	bne.n	800b4e6 <__strtok_r+0x12>
 800b4f8:	2b00      	cmp	r3, #0
 800b4fa:	d1f0      	bne.n	800b4de <__strtok_r+0xa>
 800b4fc:	6014      	str	r4, [r2, #0]
 800b4fe:	7003      	strb	r3, [r0, #0]
 800b500:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b502:	461c      	mov	r4, r3
 800b504:	e00c      	b.n	800b520 <__strtok_r+0x4c>
 800b506:	b915      	cbnz	r5, 800b50e <__strtok_r+0x3a>
 800b508:	460e      	mov	r6, r1
 800b50a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b50e:	f816 5b01 	ldrb.w	r5, [r6], #1
 800b512:	42ab      	cmp	r3, r5
 800b514:	d1f7      	bne.n	800b506 <__strtok_r+0x32>
 800b516:	2b00      	cmp	r3, #0
 800b518:	d0f3      	beq.n	800b502 <__strtok_r+0x2e>
 800b51a:	2300      	movs	r3, #0
 800b51c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800b520:	6014      	str	r4, [r2, #0]
 800b522:	e7ed      	b.n	800b500 <__strtok_r+0x2c>

0800b524 <_strtol_l.constprop.0>:
 800b524:	2b01      	cmp	r3, #1
 800b526:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b52a:	4680      	mov	r8, r0
 800b52c:	d001      	beq.n	800b532 <_strtol_l.constprop.0+0xe>
 800b52e:	2b24      	cmp	r3, #36	; 0x24
 800b530:	d906      	bls.n	800b540 <_strtol_l.constprop.0+0x1c>
 800b532:	f7fe fa17 	bl	8009964 <__errno>
 800b536:	2316      	movs	r3, #22
 800b538:	6003      	str	r3, [r0, #0]
 800b53a:	2000      	movs	r0, #0
 800b53c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b540:	460d      	mov	r5, r1
 800b542:	4f35      	ldr	r7, [pc, #212]	; (800b618 <_strtol_l.constprop.0+0xf4>)
 800b544:	4628      	mov	r0, r5
 800b546:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b54a:	5de6      	ldrb	r6, [r4, r7]
 800b54c:	f016 0608 	ands.w	r6, r6, #8
 800b550:	d1f8      	bne.n	800b544 <_strtol_l.constprop.0+0x20>
 800b552:	2c2d      	cmp	r4, #45	; 0x2d
 800b554:	d12f      	bne.n	800b5b6 <_strtol_l.constprop.0+0x92>
 800b556:	2601      	movs	r6, #1
 800b558:	782c      	ldrb	r4, [r5, #0]
 800b55a:	1c85      	adds	r5, r0, #2
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d057      	beq.n	800b610 <_strtol_l.constprop.0+0xec>
 800b560:	2b10      	cmp	r3, #16
 800b562:	d109      	bne.n	800b578 <_strtol_l.constprop.0+0x54>
 800b564:	2c30      	cmp	r4, #48	; 0x30
 800b566:	d107      	bne.n	800b578 <_strtol_l.constprop.0+0x54>
 800b568:	7828      	ldrb	r0, [r5, #0]
 800b56a:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b56e:	2858      	cmp	r0, #88	; 0x58
 800b570:	d149      	bne.n	800b606 <_strtol_l.constprop.0+0xe2>
 800b572:	2310      	movs	r3, #16
 800b574:	786c      	ldrb	r4, [r5, #1]
 800b576:	3502      	adds	r5, #2
 800b578:	2700      	movs	r7, #0
 800b57a:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800b57e:	f10e 3eff 	add.w	lr, lr, #4294967295
 800b582:	fbbe f9f3 	udiv	r9, lr, r3
 800b586:	4638      	mov	r0, r7
 800b588:	fb03 ea19 	mls	sl, r3, r9, lr
 800b58c:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b590:	f1bc 0f09 	cmp.w	ip, #9
 800b594:	d814      	bhi.n	800b5c0 <_strtol_l.constprop.0+0x9c>
 800b596:	4664      	mov	r4, ip
 800b598:	42a3      	cmp	r3, r4
 800b59a:	dd22      	ble.n	800b5e2 <_strtol_l.constprop.0+0xbe>
 800b59c:	2f00      	cmp	r7, #0
 800b59e:	db1d      	blt.n	800b5dc <_strtol_l.constprop.0+0xb8>
 800b5a0:	4581      	cmp	r9, r0
 800b5a2:	d31b      	bcc.n	800b5dc <_strtol_l.constprop.0+0xb8>
 800b5a4:	d101      	bne.n	800b5aa <_strtol_l.constprop.0+0x86>
 800b5a6:	45a2      	cmp	sl, r4
 800b5a8:	db18      	blt.n	800b5dc <_strtol_l.constprop.0+0xb8>
 800b5aa:	2701      	movs	r7, #1
 800b5ac:	fb00 4003 	mla	r0, r0, r3, r4
 800b5b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b5b4:	e7ea      	b.n	800b58c <_strtol_l.constprop.0+0x68>
 800b5b6:	2c2b      	cmp	r4, #43	; 0x2b
 800b5b8:	bf04      	itt	eq
 800b5ba:	782c      	ldrbeq	r4, [r5, #0]
 800b5bc:	1c85      	addeq	r5, r0, #2
 800b5be:	e7cd      	b.n	800b55c <_strtol_l.constprop.0+0x38>
 800b5c0:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b5c4:	f1bc 0f19 	cmp.w	ip, #25
 800b5c8:	d801      	bhi.n	800b5ce <_strtol_l.constprop.0+0xaa>
 800b5ca:	3c37      	subs	r4, #55	; 0x37
 800b5cc:	e7e4      	b.n	800b598 <_strtol_l.constprop.0+0x74>
 800b5ce:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b5d2:	f1bc 0f19 	cmp.w	ip, #25
 800b5d6:	d804      	bhi.n	800b5e2 <_strtol_l.constprop.0+0xbe>
 800b5d8:	3c57      	subs	r4, #87	; 0x57
 800b5da:	e7dd      	b.n	800b598 <_strtol_l.constprop.0+0x74>
 800b5dc:	f04f 37ff 	mov.w	r7, #4294967295
 800b5e0:	e7e6      	b.n	800b5b0 <_strtol_l.constprop.0+0x8c>
 800b5e2:	2f00      	cmp	r7, #0
 800b5e4:	da07      	bge.n	800b5f6 <_strtol_l.constprop.0+0xd2>
 800b5e6:	2322      	movs	r3, #34	; 0x22
 800b5e8:	4670      	mov	r0, lr
 800b5ea:	f8c8 3000 	str.w	r3, [r8]
 800b5ee:	2a00      	cmp	r2, #0
 800b5f0:	d0a4      	beq.n	800b53c <_strtol_l.constprop.0+0x18>
 800b5f2:	1e69      	subs	r1, r5, #1
 800b5f4:	e005      	b.n	800b602 <_strtol_l.constprop.0+0xde>
 800b5f6:	b106      	cbz	r6, 800b5fa <_strtol_l.constprop.0+0xd6>
 800b5f8:	4240      	negs	r0, r0
 800b5fa:	2a00      	cmp	r2, #0
 800b5fc:	d09e      	beq.n	800b53c <_strtol_l.constprop.0+0x18>
 800b5fe:	2f00      	cmp	r7, #0
 800b600:	d1f7      	bne.n	800b5f2 <_strtol_l.constprop.0+0xce>
 800b602:	6011      	str	r1, [r2, #0]
 800b604:	e79a      	b.n	800b53c <_strtol_l.constprop.0+0x18>
 800b606:	2430      	movs	r4, #48	; 0x30
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d1b5      	bne.n	800b578 <_strtol_l.constprop.0+0x54>
 800b60c:	2308      	movs	r3, #8
 800b60e:	e7b3      	b.n	800b578 <_strtol_l.constprop.0+0x54>
 800b610:	2c30      	cmp	r4, #48	; 0x30
 800b612:	d0a9      	beq.n	800b568 <_strtol_l.constprop.0+0x44>
 800b614:	230a      	movs	r3, #10
 800b616:	e7af      	b.n	800b578 <_strtol_l.constprop.0+0x54>
 800b618:	0800e721 	.word	0x0800e721

0800b61c <_strtol_r>:
 800b61c:	f7ff bf82 	b.w	800b524 <_strtol_l.constprop.0>

0800b620 <strtol>:
 800b620:	4613      	mov	r3, r2
 800b622:	460a      	mov	r2, r1
 800b624:	4601      	mov	r1, r0
 800b626:	4802      	ldr	r0, [pc, #8]	; (800b630 <strtol+0x10>)
 800b628:	6800      	ldr	r0, [r0, #0]
 800b62a:	f7ff bf7b 	b.w	800b524 <_strtol_l.constprop.0>
 800b62e:	bf00      	nop
 800b630:	20000610 	.word	0x20000610

0800b634 <__swbuf_r>:
 800b634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b636:	460e      	mov	r6, r1
 800b638:	4614      	mov	r4, r2
 800b63a:	4605      	mov	r5, r0
 800b63c:	b118      	cbz	r0, 800b646 <__swbuf_r+0x12>
 800b63e:	6983      	ldr	r3, [r0, #24]
 800b640:	b90b      	cbnz	r3, 800b646 <__swbuf_r+0x12>
 800b642:	f001 f865 	bl	800c710 <__sinit>
 800b646:	4b21      	ldr	r3, [pc, #132]	; (800b6cc <__swbuf_r+0x98>)
 800b648:	429c      	cmp	r4, r3
 800b64a:	d12b      	bne.n	800b6a4 <__swbuf_r+0x70>
 800b64c:	686c      	ldr	r4, [r5, #4]
 800b64e:	69a3      	ldr	r3, [r4, #24]
 800b650:	60a3      	str	r3, [r4, #8]
 800b652:	89a3      	ldrh	r3, [r4, #12]
 800b654:	071a      	lsls	r2, r3, #28
 800b656:	d52f      	bpl.n	800b6b8 <__swbuf_r+0x84>
 800b658:	6923      	ldr	r3, [r4, #16]
 800b65a:	b36b      	cbz	r3, 800b6b8 <__swbuf_r+0x84>
 800b65c:	6923      	ldr	r3, [r4, #16]
 800b65e:	6820      	ldr	r0, [r4, #0]
 800b660:	b2f6      	uxtb	r6, r6
 800b662:	1ac0      	subs	r0, r0, r3
 800b664:	6963      	ldr	r3, [r4, #20]
 800b666:	4637      	mov	r7, r6
 800b668:	4283      	cmp	r3, r0
 800b66a:	dc04      	bgt.n	800b676 <__swbuf_r+0x42>
 800b66c:	4621      	mov	r1, r4
 800b66e:	4628      	mov	r0, r5
 800b670:	f000 ffba 	bl	800c5e8 <_fflush_r>
 800b674:	bb30      	cbnz	r0, 800b6c4 <__swbuf_r+0x90>
 800b676:	68a3      	ldr	r3, [r4, #8]
 800b678:	3001      	adds	r0, #1
 800b67a:	3b01      	subs	r3, #1
 800b67c:	60a3      	str	r3, [r4, #8]
 800b67e:	6823      	ldr	r3, [r4, #0]
 800b680:	1c5a      	adds	r2, r3, #1
 800b682:	6022      	str	r2, [r4, #0]
 800b684:	701e      	strb	r6, [r3, #0]
 800b686:	6963      	ldr	r3, [r4, #20]
 800b688:	4283      	cmp	r3, r0
 800b68a:	d004      	beq.n	800b696 <__swbuf_r+0x62>
 800b68c:	89a3      	ldrh	r3, [r4, #12]
 800b68e:	07db      	lsls	r3, r3, #31
 800b690:	d506      	bpl.n	800b6a0 <__swbuf_r+0x6c>
 800b692:	2e0a      	cmp	r6, #10
 800b694:	d104      	bne.n	800b6a0 <__swbuf_r+0x6c>
 800b696:	4621      	mov	r1, r4
 800b698:	4628      	mov	r0, r5
 800b69a:	f000 ffa5 	bl	800c5e8 <_fflush_r>
 800b69e:	b988      	cbnz	r0, 800b6c4 <__swbuf_r+0x90>
 800b6a0:	4638      	mov	r0, r7
 800b6a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6a4:	4b0a      	ldr	r3, [pc, #40]	; (800b6d0 <__swbuf_r+0x9c>)
 800b6a6:	429c      	cmp	r4, r3
 800b6a8:	d101      	bne.n	800b6ae <__swbuf_r+0x7a>
 800b6aa:	68ac      	ldr	r4, [r5, #8]
 800b6ac:	e7cf      	b.n	800b64e <__swbuf_r+0x1a>
 800b6ae:	4b09      	ldr	r3, [pc, #36]	; (800b6d4 <__swbuf_r+0xa0>)
 800b6b0:	429c      	cmp	r4, r3
 800b6b2:	bf08      	it	eq
 800b6b4:	68ec      	ldreq	r4, [r5, #12]
 800b6b6:	e7ca      	b.n	800b64e <__swbuf_r+0x1a>
 800b6b8:	4621      	mov	r1, r4
 800b6ba:	4628      	mov	r0, r5
 800b6bc:	f000 f80c 	bl	800b6d8 <__swsetup_r>
 800b6c0:	2800      	cmp	r0, #0
 800b6c2:	d0cb      	beq.n	800b65c <__swbuf_r+0x28>
 800b6c4:	f04f 37ff 	mov.w	r7, #4294967295
 800b6c8:	e7ea      	b.n	800b6a0 <__swbuf_r+0x6c>
 800b6ca:	bf00      	nop
 800b6cc:	0800e8bc 	.word	0x0800e8bc
 800b6d0:	0800e8dc 	.word	0x0800e8dc
 800b6d4:	0800e89c 	.word	0x0800e89c

0800b6d8 <__swsetup_r>:
 800b6d8:	4b32      	ldr	r3, [pc, #200]	; (800b7a4 <__swsetup_r+0xcc>)
 800b6da:	b570      	push	{r4, r5, r6, lr}
 800b6dc:	681d      	ldr	r5, [r3, #0]
 800b6de:	4606      	mov	r6, r0
 800b6e0:	460c      	mov	r4, r1
 800b6e2:	b125      	cbz	r5, 800b6ee <__swsetup_r+0x16>
 800b6e4:	69ab      	ldr	r3, [r5, #24]
 800b6e6:	b913      	cbnz	r3, 800b6ee <__swsetup_r+0x16>
 800b6e8:	4628      	mov	r0, r5
 800b6ea:	f001 f811 	bl	800c710 <__sinit>
 800b6ee:	4b2e      	ldr	r3, [pc, #184]	; (800b7a8 <__swsetup_r+0xd0>)
 800b6f0:	429c      	cmp	r4, r3
 800b6f2:	d10f      	bne.n	800b714 <__swsetup_r+0x3c>
 800b6f4:	686c      	ldr	r4, [r5, #4]
 800b6f6:	89a3      	ldrh	r3, [r4, #12]
 800b6f8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b6fc:	0719      	lsls	r1, r3, #28
 800b6fe:	d42c      	bmi.n	800b75a <__swsetup_r+0x82>
 800b700:	06dd      	lsls	r5, r3, #27
 800b702:	d411      	bmi.n	800b728 <__swsetup_r+0x50>
 800b704:	2309      	movs	r3, #9
 800b706:	6033      	str	r3, [r6, #0]
 800b708:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b70c:	f04f 30ff 	mov.w	r0, #4294967295
 800b710:	81a3      	strh	r3, [r4, #12]
 800b712:	e03e      	b.n	800b792 <__swsetup_r+0xba>
 800b714:	4b25      	ldr	r3, [pc, #148]	; (800b7ac <__swsetup_r+0xd4>)
 800b716:	429c      	cmp	r4, r3
 800b718:	d101      	bne.n	800b71e <__swsetup_r+0x46>
 800b71a:	68ac      	ldr	r4, [r5, #8]
 800b71c:	e7eb      	b.n	800b6f6 <__swsetup_r+0x1e>
 800b71e:	4b24      	ldr	r3, [pc, #144]	; (800b7b0 <__swsetup_r+0xd8>)
 800b720:	429c      	cmp	r4, r3
 800b722:	bf08      	it	eq
 800b724:	68ec      	ldreq	r4, [r5, #12]
 800b726:	e7e6      	b.n	800b6f6 <__swsetup_r+0x1e>
 800b728:	0758      	lsls	r0, r3, #29
 800b72a:	d512      	bpl.n	800b752 <__swsetup_r+0x7a>
 800b72c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b72e:	b141      	cbz	r1, 800b742 <__swsetup_r+0x6a>
 800b730:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b734:	4299      	cmp	r1, r3
 800b736:	d002      	beq.n	800b73e <__swsetup_r+0x66>
 800b738:	4630      	mov	r0, r6
 800b73a:	f002 f95f 	bl	800d9fc <_free_r>
 800b73e:	2300      	movs	r3, #0
 800b740:	6363      	str	r3, [r4, #52]	; 0x34
 800b742:	89a3      	ldrh	r3, [r4, #12]
 800b744:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b748:	81a3      	strh	r3, [r4, #12]
 800b74a:	2300      	movs	r3, #0
 800b74c:	6063      	str	r3, [r4, #4]
 800b74e:	6923      	ldr	r3, [r4, #16]
 800b750:	6023      	str	r3, [r4, #0]
 800b752:	89a3      	ldrh	r3, [r4, #12]
 800b754:	f043 0308 	orr.w	r3, r3, #8
 800b758:	81a3      	strh	r3, [r4, #12]
 800b75a:	6923      	ldr	r3, [r4, #16]
 800b75c:	b94b      	cbnz	r3, 800b772 <__swsetup_r+0x9a>
 800b75e:	89a3      	ldrh	r3, [r4, #12]
 800b760:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b764:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b768:	d003      	beq.n	800b772 <__swsetup_r+0x9a>
 800b76a:	4621      	mov	r1, r4
 800b76c:	4630      	mov	r0, r6
 800b76e:	f001 fc11 	bl	800cf94 <__smakebuf_r>
 800b772:	89a0      	ldrh	r0, [r4, #12]
 800b774:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b778:	f010 0301 	ands.w	r3, r0, #1
 800b77c:	d00a      	beq.n	800b794 <__swsetup_r+0xbc>
 800b77e:	2300      	movs	r3, #0
 800b780:	60a3      	str	r3, [r4, #8]
 800b782:	6963      	ldr	r3, [r4, #20]
 800b784:	425b      	negs	r3, r3
 800b786:	61a3      	str	r3, [r4, #24]
 800b788:	6923      	ldr	r3, [r4, #16]
 800b78a:	b943      	cbnz	r3, 800b79e <__swsetup_r+0xc6>
 800b78c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b790:	d1ba      	bne.n	800b708 <__swsetup_r+0x30>
 800b792:	bd70      	pop	{r4, r5, r6, pc}
 800b794:	0781      	lsls	r1, r0, #30
 800b796:	bf58      	it	pl
 800b798:	6963      	ldrpl	r3, [r4, #20]
 800b79a:	60a3      	str	r3, [r4, #8]
 800b79c:	e7f4      	b.n	800b788 <__swsetup_r+0xb0>
 800b79e:	2000      	movs	r0, #0
 800b7a0:	e7f7      	b.n	800b792 <__swsetup_r+0xba>
 800b7a2:	bf00      	nop
 800b7a4:	20000610 	.word	0x20000610
 800b7a8:	0800e8bc 	.word	0x0800e8bc
 800b7ac:	0800e8dc 	.word	0x0800e8dc
 800b7b0:	0800e89c 	.word	0x0800e89c

0800b7b4 <__assert_func>:
 800b7b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b7b6:	4614      	mov	r4, r2
 800b7b8:	461a      	mov	r2, r3
 800b7ba:	4b09      	ldr	r3, [pc, #36]	; (800b7e0 <__assert_func+0x2c>)
 800b7bc:	4605      	mov	r5, r0
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	68d8      	ldr	r0, [r3, #12]
 800b7c2:	b14c      	cbz	r4, 800b7d8 <__assert_func+0x24>
 800b7c4:	4b07      	ldr	r3, [pc, #28]	; (800b7e4 <__assert_func+0x30>)
 800b7c6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b7ca:	9100      	str	r1, [sp, #0]
 800b7cc:	462b      	mov	r3, r5
 800b7ce:	4906      	ldr	r1, [pc, #24]	; (800b7e8 <__assert_func+0x34>)
 800b7d0:	f001 f81c 	bl	800c80c <fiprintf>
 800b7d4:	f002 fd76 	bl	800e2c4 <abort>
 800b7d8:	4b04      	ldr	r3, [pc, #16]	; (800b7ec <__assert_func+0x38>)
 800b7da:	461c      	mov	r4, r3
 800b7dc:	e7f3      	b.n	800b7c6 <__assert_func+0x12>
 800b7de:	bf00      	nop
 800b7e0:	20000610 	.word	0x20000610
 800b7e4:	0800e6e4 	.word	0x0800e6e4
 800b7e8:	0800e6f1 	.word	0x0800e6f1
 800b7ec:	0800e71f 	.word	0x0800e71f

0800b7f0 <quorem>:
 800b7f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7f4:	6903      	ldr	r3, [r0, #16]
 800b7f6:	690c      	ldr	r4, [r1, #16]
 800b7f8:	4607      	mov	r7, r0
 800b7fa:	42a3      	cmp	r3, r4
 800b7fc:	f2c0 8082 	blt.w	800b904 <quorem+0x114>
 800b800:	3c01      	subs	r4, #1
 800b802:	f100 0514 	add.w	r5, r0, #20
 800b806:	f101 0814 	add.w	r8, r1, #20
 800b80a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b80e:	9301      	str	r3, [sp, #4]
 800b810:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b814:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b818:	3301      	adds	r3, #1
 800b81a:	429a      	cmp	r2, r3
 800b81c:	fbb2 f6f3 	udiv	r6, r2, r3
 800b820:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800b824:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b828:	d331      	bcc.n	800b88e <quorem+0x9e>
 800b82a:	f04f 0e00 	mov.w	lr, #0
 800b82e:	4640      	mov	r0, r8
 800b830:	46ac      	mov	ip, r5
 800b832:	46f2      	mov	sl, lr
 800b834:	f850 2b04 	ldr.w	r2, [r0], #4
 800b838:	b293      	uxth	r3, r2
 800b83a:	fb06 e303 	mla	r3, r6, r3, lr
 800b83e:	0c12      	lsrs	r2, r2, #16
 800b840:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800b844:	b29b      	uxth	r3, r3
 800b846:	fb06 e202 	mla	r2, r6, r2, lr
 800b84a:	ebaa 0303 	sub.w	r3, sl, r3
 800b84e:	f8dc a000 	ldr.w	sl, [ip]
 800b852:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800b856:	fa1f fa8a 	uxth.w	sl, sl
 800b85a:	4453      	add	r3, sl
 800b85c:	f8dc a000 	ldr.w	sl, [ip]
 800b860:	b292      	uxth	r2, r2
 800b862:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800b866:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b86a:	b29b      	uxth	r3, r3
 800b86c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b870:	4581      	cmp	r9, r0
 800b872:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800b876:	f84c 3b04 	str.w	r3, [ip], #4
 800b87a:	d2db      	bcs.n	800b834 <quorem+0x44>
 800b87c:	f855 300b 	ldr.w	r3, [r5, fp]
 800b880:	b92b      	cbnz	r3, 800b88e <quorem+0x9e>
 800b882:	9b01      	ldr	r3, [sp, #4]
 800b884:	3b04      	subs	r3, #4
 800b886:	429d      	cmp	r5, r3
 800b888:	461a      	mov	r2, r3
 800b88a:	d32f      	bcc.n	800b8ec <quorem+0xfc>
 800b88c:	613c      	str	r4, [r7, #16]
 800b88e:	4638      	mov	r0, r7
 800b890:	f001 feb0 	bl	800d5f4 <__mcmp>
 800b894:	2800      	cmp	r0, #0
 800b896:	db25      	blt.n	800b8e4 <quorem+0xf4>
 800b898:	4628      	mov	r0, r5
 800b89a:	f04f 0c00 	mov.w	ip, #0
 800b89e:	3601      	adds	r6, #1
 800b8a0:	f858 1b04 	ldr.w	r1, [r8], #4
 800b8a4:	f8d0 e000 	ldr.w	lr, [r0]
 800b8a8:	b28b      	uxth	r3, r1
 800b8aa:	ebac 0303 	sub.w	r3, ip, r3
 800b8ae:	fa1f f28e 	uxth.w	r2, lr
 800b8b2:	4413      	add	r3, r2
 800b8b4:	0c0a      	lsrs	r2, r1, #16
 800b8b6:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800b8ba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800b8be:	b29b      	uxth	r3, r3
 800b8c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b8c4:	45c1      	cmp	r9, r8
 800b8c6:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800b8ca:	f840 3b04 	str.w	r3, [r0], #4
 800b8ce:	d2e7      	bcs.n	800b8a0 <quorem+0xb0>
 800b8d0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b8d4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b8d8:	b922      	cbnz	r2, 800b8e4 <quorem+0xf4>
 800b8da:	3b04      	subs	r3, #4
 800b8dc:	429d      	cmp	r5, r3
 800b8de:	461a      	mov	r2, r3
 800b8e0:	d30a      	bcc.n	800b8f8 <quorem+0x108>
 800b8e2:	613c      	str	r4, [r7, #16]
 800b8e4:	4630      	mov	r0, r6
 800b8e6:	b003      	add	sp, #12
 800b8e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8ec:	6812      	ldr	r2, [r2, #0]
 800b8ee:	3b04      	subs	r3, #4
 800b8f0:	2a00      	cmp	r2, #0
 800b8f2:	d1cb      	bne.n	800b88c <quorem+0x9c>
 800b8f4:	3c01      	subs	r4, #1
 800b8f6:	e7c6      	b.n	800b886 <quorem+0x96>
 800b8f8:	6812      	ldr	r2, [r2, #0]
 800b8fa:	3b04      	subs	r3, #4
 800b8fc:	2a00      	cmp	r2, #0
 800b8fe:	d1f0      	bne.n	800b8e2 <quorem+0xf2>
 800b900:	3c01      	subs	r4, #1
 800b902:	e7eb      	b.n	800b8dc <quorem+0xec>
 800b904:	2000      	movs	r0, #0
 800b906:	e7ee      	b.n	800b8e6 <quorem+0xf6>

0800b908 <_dtoa_r>:
 800b908:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b90c:	4616      	mov	r6, r2
 800b90e:	461f      	mov	r7, r3
 800b910:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b912:	b099      	sub	sp, #100	; 0x64
 800b914:	4605      	mov	r5, r0
 800b916:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800b91a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800b91e:	b974      	cbnz	r4, 800b93e <_dtoa_r+0x36>
 800b920:	2010      	movs	r0, #16
 800b922:	f001 fb77 	bl	800d014 <malloc>
 800b926:	4602      	mov	r2, r0
 800b928:	6268      	str	r0, [r5, #36]	; 0x24
 800b92a:	b920      	cbnz	r0, 800b936 <_dtoa_r+0x2e>
 800b92c:	21ea      	movs	r1, #234	; 0xea
 800b92e:	4ba8      	ldr	r3, [pc, #672]	; (800bbd0 <_dtoa_r+0x2c8>)
 800b930:	48a8      	ldr	r0, [pc, #672]	; (800bbd4 <_dtoa_r+0x2cc>)
 800b932:	f7ff ff3f 	bl	800b7b4 <__assert_func>
 800b936:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b93a:	6004      	str	r4, [r0, #0]
 800b93c:	60c4      	str	r4, [r0, #12]
 800b93e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b940:	6819      	ldr	r1, [r3, #0]
 800b942:	b151      	cbz	r1, 800b95a <_dtoa_r+0x52>
 800b944:	685a      	ldr	r2, [r3, #4]
 800b946:	2301      	movs	r3, #1
 800b948:	4093      	lsls	r3, r2
 800b94a:	604a      	str	r2, [r1, #4]
 800b94c:	608b      	str	r3, [r1, #8]
 800b94e:	4628      	mov	r0, r5
 800b950:	f001 fbc8 	bl	800d0e4 <_Bfree>
 800b954:	2200      	movs	r2, #0
 800b956:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800b958:	601a      	str	r2, [r3, #0]
 800b95a:	1e3b      	subs	r3, r7, #0
 800b95c:	bfaf      	iteee	ge
 800b95e:	2300      	movge	r3, #0
 800b960:	2201      	movlt	r2, #1
 800b962:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800b966:	9305      	strlt	r3, [sp, #20]
 800b968:	bfa8      	it	ge
 800b96a:	f8c8 3000 	strge.w	r3, [r8]
 800b96e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800b972:	4b99      	ldr	r3, [pc, #612]	; (800bbd8 <_dtoa_r+0x2d0>)
 800b974:	bfb8      	it	lt
 800b976:	f8c8 2000 	strlt.w	r2, [r8]
 800b97a:	ea33 0309 	bics.w	r3, r3, r9
 800b97e:	d119      	bne.n	800b9b4 <_dtoa_r+0xac>
 800b980:	f242 730f 	movw	r3, #9999	; 0x270f
 800b984:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b986:	6013      	str	r3, [r2, #0]
 800b988:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b98c:	4333      	orrs	r3, r6
 800b98e:	f000 857f 	beq.w	800c490 <_dtoa_r+0xb88>
 800b992:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b994:	b953      	cbnz	r3, 800b9ac <_dtoa_r+0xa4>
 800b996:	4b91      	ldr	r3, [pc, #580]	; (800bbdc <_dtoa_r+0x2d4>)
 800b998:	e022      	b.n	800b9e0 <_dtoa_r+0xd8>
 800b99a:	4b91      	ldr	r3, [pc, #580]	; (800bbe0 <_dtoa_r+0x2d8>)
 800b99c:	9303      	str	r3, [sp, #12]
 800b99e:	3308      	adds	r3, #8
 800b9a0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800b9a2:	6013      	str	r3, [r2, #0]
 800b9a4:	9803      	ldr	r0, [sp, #12]
 800b9a6:	b019      	add	sp, #100	; 0x64
 800b9a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b9ac:	4b8b      	ldr	r3, [pc, #556]	; (800bbdc <_dtoa_r+0x2d4>)
 800b9ae:	9303      	str	r3, [sp, #12]
 800b9b0:	3303      	adds	r3, #3
 800b9b2:	e7f5      	b.n	800b9a0 <_dtoa_r+0x98>
 800b9b4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800b9b8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 800b9bc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800b9c0:	2200      	movs	r2, #0
 800b9c2:	2300      	movs	r3, #0
 800b9c4:	f7f5 f91a 	bl	8000bfc <__aeabi_dcmpeq>
 800b9c8:	4680      	mov	r8, r0
 800b9ca:	b158      	cbz	r0, 800b9e4 <_dtoa_r+0xdc>
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800b9d0:	6013      	str	r3, [r2, #0]
 800b9d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	f000 8558 	beq.w	800c48a <_dtoa_r+0xb82>
 800b9da:	4882      	ldr	r0, [pc, #520]	; (800bbe4 <_dtoa_r+0x2dc>)
 800b9dc:	6018      	str	r0, [r3, #0]
 800b9de:	1e43      	subs	r3, r0, #1
 800b9e0:	9303      	str	r3, [sp, #12]
 800b9e2:	e7df      	b.n	800b9a4 <_dtoa_r+0x9c>
 800b9e4:	ab16      	add	r3, sp, #88	; 0x58
 800b9e6:	9301      	str	r3, [sp, #4]
 800b9e8:	ab17      	add	r3, sp, #92	; 0x5c
 800b9ea:	9300      	str	r3, [sp, #0]
 800b9ec:	4628      	mov	r0, r5
 800b9ee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800b9f2:	f001 ff21 	bl	800d838 <__d2b>
 800b9f6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800b9fa:	4683      	mov	fp, r0
 800b9fc:	2c00      	cmp	r4, #0
 800b9fe:	d07f      	beq.n	800bb00 <_dtoa_r+0x1f8>
 800ba00:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ba04:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba06:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800ba0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ba0e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800ba12:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800ba16:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800ba1a:	2200      	movs	r2, #0
 800ba1c:	4b72      	ldr	r3, [pc, #456]	; (800bbe8 <_dtoa_r+0x2e0>)
 800ba1e:	f7f4 fccd 	bl	80003bc <__aeabi_dsub>
 800ba22:	a365      	add	r3, pc, #404	; (adr r3, 800bbb8 <_dtoa_r+0x2b0>)
 800ba24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba28:	f7f4 fe80 	bl	800072c <__aeabi_dmul>
 800ba2c:	a364      	add	r3, pc, #400	; (adr r3, 800bbc0 <_dtoa_r+0x2b8>)
 800ba2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba32:	f7f4 fcc5 	bl	80003c0 <__adddf3>
 800ba36:	4606      	mov	r6, r0
 800ba38:	4620      	mov	r0, r4
 800ba3a:	460f      	mov	r7, r1
 800ba3c:	f7f4 fe0c 	bl	8000658 <__aeabi_i2d>
 800ba40:	a361      	add	r3, pc, #388	; (adr r3, 800bbc8 <_dtoa_r+0x2c0>)
 800ba42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba46:	f7f4 fe71 	bl	800072c <__aeabi_dmul>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	4630      	mov	r0, r6
 800ba50:	4639      	mov	r1, r7
 800ba52:	f7f4 fcb5 	bl	80003c0 <__adddf3>
 800ba56:	4606      	mov	r6, r0
 800ba58:	460f      	mov	r7, r1
 800ba5a:	f7f5 f917 	bl	8000c8c <__aeabi_d2iz>
 800ba5e:	2200      	movs	r2, #0
 800ba60:	4682      	mov	sl, r0
 800ba62:	2300      	movs	r3, #0
 800ba64:	4630      	mov	r0, r6
 800ba66:	4639      	mov	r1, r7
 800ba68:	f7f5 f8d2 	bl	8000c10 <__aeabi_dcmplt>
 800ba6c:	b148      	cbz	r0, 800ba82 <_dtoa_r+0x17a>
 800ba6e:	4650      	mov	r0, sl
 800ba70:	f7f4 fdf2 	bl	8000658 <__aeabi_i2d>
 800ba74:	4632      	mov	r2, r6
 800ba76:	463b      	mov	r3, r7
 800ba78:	f7f5 f8c0 	bl	8000bfc <__aeabi_dcmpeq>
 800ba7c:	b908      	cbnz	r0, 800ba82 <_dtoa_r+0x17a>
 800ba7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ba82:	f1ba 0f16 	cmp.w	sl, #22
 800ba86:	d858      	bhi.n	800bb3a <_dtoa_r+0x232>
 800ba88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ba8c:	4b57      	ldr	r3, [pc, #348]	; (800bbec <_dtoa_r+0x2e4>)
 800ba8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ba92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba96:	f7f5 f8bb 	bl	8000c10 <__aeabi_dcmplt>
 800ba9a:	2800      	cmp	r0, #0
 800ba9c:	d04f      	beq.n	800bb3e <_dtoa_r+0x236>
 800ba9e:	2300      	movs	r3, #0
 800baa0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800baa4:	930f      	str	r3, [sp, #60]	; 0x3c
 800baa6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800baa8:	1b1c      	subs	r4, r3, r4
 800baaa:	1e63      	subs	r3, r4, #1
 800baac:	9309      	str	r3, [sp, #36]	; 0x24
 800baae:	bf49      	itett	mi
 800bab0:	f1c4 0301 	rsbmi	r3, r4, #1
 800bab4:	2300      	movpl	r3, #0
 800bab6:	9306      	strmi	r3, [sp, #24]
 800bab8:	2300      	movmi	r3, #0
 800baba:	bf54      	ite	pl
 800babc:	9306      	strpl	r3, [sp, #24]
 800babe:	9309      	strmi	r3, [sp, #36]	; 0x24
 800bac0:	f1ba 0f00 	cmp.w	sl, #0
 800bac4:	db3d      	blt.n	800bb42 <_dtoa_r+0x23a>
 800bac6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bac8:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800bacc:	4453      	add	r3, sl
 800bace:	9309      	str	r3, [sp, #36]	; 0x24
 800bad0:	2300      	movs	r3, #0
 800bad2:	930a      	str	r3, [sp, #40]	; 0x28
 800bad4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bad6:	2b09      	cmp	r3, #9
 800bad8:	f200 808c 	bhi.w	800bbf4 <_dtoa_r+0x2ec>
 800badc:	2b05      	cmp	r3, #5
 800bade:	bfc4      	itt	gt
 800bae0:	3b04      	subgt	r3, #4
 800bae2:	9322      	strgt	r3, [sp, #136]	; 0x88
 800bae4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800bae6:	bfc8      	it	gt
 800bae8:	2400      	movgt	r4, #0
 800baea:	f1a3 0302 	sub.w	r3, r3, #2
 800baee:	bfd8      	it	le
 800baf0:	2401      	movle	r4, #1
 800baf2:	2b03      	cmp	r3, #3
 800baf4:	f200 808a 	bhi.w	800bc0c <_dtoa_r+0x304>
 800baf8:	e8df f003 	tbb	[pc, r3]
 800bafc:	5b4d4f2d 	.word	0x5b4d4f2d
 800bb00:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800bb04:	441c      	add	r4, r3
 800bb06:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800bb0a:	2b20      	cmp	r3, #32
 800bb0c:	bfc3      	ittte	gt
 800bb0e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bb12:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 800bb16:	fa09 f303 	lslgt.w	r3, r9, r3
 800bb1a:	f1c3 0320 	rsble	r3, r3, #32
 800bb1e:	bfc6      	itte	gt
 800bb20:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bb24:	4318      	orrgt	r0, r3
 800bb26:	fa06 f003 	lslle.w	r0, r6, r3
 800bb2a:	f7f4 fd85 	bl	8000638 <__aeabi_ui2d>
 800bb2e:	2301      	movs	r3, #1
 800bb30:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800bb34:	3c01      	subs	r4, #1
 800bb36:	9313      	str	r3, [sp, #76]	; 0x4c
 800bb38:	e76f      	b.n	800ba1a <_dtoa_r+0x112>
 800bb3a:	2301      	movs	r3, #1
 800bb3c:	e7b2      	b.n	800baa4 <_dtoa_r+0x19c>
 800bb3e:	900f      	str	r0, [sp, #60]	; 0x3c
 800bb40:	e7b1      	b.n	800baa6 <_dtoa_r+0x19e>
 800bb42:	9b06      	ldr	r3, [sp, #24]
 800bb44:	eba3 030a 	sub.w	r3, r3, sl
 800bb48:	9306      	str	r3, [sp, #24]
 800bb4a:	f1ca 0300 	rsb	r3, sl, #0
 800bb4e:	930a      	str	r3, [sp, #40]	; 0x28
 800bb50:	2300      	movs	r3, #0
 800bb52:	930e      	str	r3, [sp, #56]	; 0x38
 800bb54:	e7be      	b.n	800bad4 <_dtoa_r+0x1cc>
 800bb56:	2300      	movs	r3, #0
 800bb58:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	dc58      	bgt.n	800bc12 <_dtoa_r+0x30a>
 800bb60:	f04f 0901 	mov.w	r9, #1
 800bb64:	464b      	mov	r3, r9
 800bb66:	f8cd 9020 	str.w	r9, [sp, #32]
 800bb6a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 800bb6e:	2200      	movs	r2, #0
 800bb70:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800bb72:	6042      	str	r2, [r0, #4]
 800bb74:	2204      	movs	r2, #4
 800bb76:	f102 0614 	add.w	r6, r2, #20
 800bb7a:	429e      	cmp	r6, r3
 800bb7c:	6841      	ldr	r1, [r0, #4]
 800bb7e:	d94e      	bls.n	800bc1e <_dtoa_r+0x316>
 800bb80:	4628      	mov	r0, r5
 800bb82:	f001 fa6f 	bl	800d064 <_Balloc>
 800bb86:	9003      	str	r0, [sp, #12]
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d14c      	bne.n	800bc26 <_dtoa_r+0x31e>
 800bb8c:	4602      	mov	r2, r0
 800bb8e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bb92:	4b17      	ldr	r3, [pc, #92]	; (800bbf0 <_dtoa_r+0x2e8>)
 800bb94:	e6cc      	b.n	800b930 <_dtoa_r+0x28>
 800bb96:	2301      	movs	r3, #1
 800bb98:	e7de      	b.n	800bb58 <_dtoa_r+0x250>
 800bb9a:	2300      	movs	r3, #0
 800bb9c:	930b      	str	r3, [sp, #44]	; 0x2c
 800bb9e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bba0:	eb0a 0903 	add.w	r9, sl, r3
 800bba4:	f109 0301 	add.w	r3, r9, #1
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	9308      	str	r3, [sp, #32]
 800bbac:	bfb8      	it	lt
 800bbae:	2301      	movlt	r3, #1
 800bbb0:	e7dd      	b.n	800bb6e <_dtoa_r+0x266>
 800bbb2:	2301      	movs	r3, #1
 800bbb4:	e7f2      	b.n	800bb9c <_dtoa_r+0x294>
 800bbb6:	bf00      	nop
 800bbb8:	636f4361 	.word	0x636f4361
 800bbbc:	3fd287a7 	.word	0x3fd287a7
 800bbc0:	8b60c8b3 	.word	0x8b60c8b3
 800bbc4:	3fc68a28 	.word	0x3fc68a28
 800bbc8:	509f79fb 	.word	0x509f79fb
 800bbcc:	3fd34413 	.word	0x3fd34413
 800bbd0:	0800e670 	.word	0x0800e670
 800bbd4:	0800e82e 	.word	0x0800e82e
 800bbd8:	7ff00000 	.word	0x7ff00000
 800bbdc:	0800e82a 	.word	0x0800e82a
 800bbe0:	0800e821 	.word	0x0800e821
 800bbe4:	0800e5f1 	.word	0x0800e5f1
 800bbe8:	3ff80000 	.word	0x3ff80000
 800bbec:	0800ea00 	.word	0x0800ea00
 800bbf0:	0800e889 	.word	0x0800e889
 800bbf4:	2401      	movs	r4, #1
 800bbf6:	2300      	movs	r3, #0
 800bbf8:	940b      	str	r4, [sp, #44]	; 0x2c
 800bbfa:	9322      	str	r3, [sp, #136]	; 0x88
 800bbfc:	f04f 39ff 	mov.w	r9, #4294967295
 800bc00:	2200      	movs	r2, #0
 800bc02:	2312      	movs	r3, #18
 800bc04:	f8cd 9020 	str.w	r9, [sp, #32]
 800bc08:	9223      	str	r2, [sp, #140]	; 0x8c
 800bc0a:	e7b0      	b.n	800bb6e <_dtoa_r+0x266>
 800bc0c:	2301      	movs	r3, #1
 800bc0e:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc10:	e7f4      	b.n	800bbfc <_dtoa_r+0x2f4>
 800bc12:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 800bc16:	464b      	mov	r3, r9
 800bc18:	f8cd 9020 	str.w	r9, [sp, #32]
 800bc1c:	e7a7      	b.n	800bb6e <_dtoa_r+0x266>
 800bc1e:	3101      	adds	r1, #1
 800bc20:	6041      	str	r1, [r0, #4]
 800bc22:	0052      	lsls	r2, r2, #1
 800bc24:	e7a7      	b.n	800bb76 <_dtoa_r+0x26e>
 800bc26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bc28:	9a03      	ldr	r2, [sp, #12]
 800bc2a:	601a      	str	r2, [r3, #0]
 800bc2c:	9b08      	ldr	r3, [sp, #32]
 800bc2e:	2b0e      	cmp	r3, #14
 800bc30:	f200 80a8 	bhi.w	800bd84 <_dtoa_r+0x47c>
 800bc34:	2c00      	cmp	r4, #0
 800bc36:	f000 80a5 	beq.w	800bd84 <_dtoa_r+0x47c>
 800bc3a:	f1ba 0f00 	cmp.w	sl, #0
 800bc3e:	dd34      	ble.n	800bcaa <_dtoa_r+0x3a2>
 800bc40:	4a9a      	ldr	r2, [pc, #616]	; (800beac <_dtoa_r+0x5a4>)
 800bc42:	f00a 030f 	and.w	r3, sl, #15
 800bc46:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800bc4a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800bc4e:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bc52:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800bc56:	ea4f 142a 	mov.w	r4, sl, asr #4
 800bc5a:	d016      	beq.n	800bc8a <_dtoa_r+0x382>
 800bc5c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bc60:	4b93      	ldr	r3, [pc, #588]	; (800beb0 <_dtoa_r+0x5a8>)
 800bc62:	2703      	movs	r7, #3
 800bc64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bc68:	f7f4 fe8a 	bl	8000980 <__aeabi_ddiv>
 800bc6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc70:	f004 040f 	and.w	r4, r4, #15
 800bc74:	4e8e      	ldr	r6, [pc, #568]	; (800beb0 <_dtoa_r+0x5a8>)
 800bc76:	b954      	cbnz	r4, 800bc8e <_dtoa_r+0x386>
 800bc78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bc7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc80:	f7f4 fe7e 	bl	8000980 <__aeabi_ddiv>
 800bc84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc88:	e029      	b.n	800bcde <_dtoa_r+0x3d6>
 800bc8a:	2702      	movs	r7, #2
 800bc8c:	e7f2      	b.n	800bc74 <_dtoa_r+0x36c>
 800bc8e:	07e1      	lsls	r1, r4, #31
 800bc90:	d508      	bpl.n	800bca4 <_dtoa_r+0x39c>
 800bc92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bc96:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bc9a:	f7f4 fd47 	bl	800072c <__aeabi_dmul>
 800bc9e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bca2:	3701      	adds	r7, #1
 800bca4:	1064      	asrs	r4, r4, #1
 800bca6:	3608      	adds	r6, #8
 800bca8:	e7e5      	b.n	800bc76 <_dtoa_r+0x36e>
 800bcaa:	f000 80a5 	beq.w	800bdf8 <_dtoa_r+0x4f0>
 800bcae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800bcb2:	f1ca 0400 	rsb	r4, sl, #0
 800bcb6:	4b7d      	ldr	r3, [pc, #500]	; (800beac <_dtoa_r+0x5a4>)
 800bcb8:	f004 020f 	and.w	r2, r4, #15
 800bcbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bcc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcc4:	f7f4 fd32 	bl	800072c <__aeabi_dmul>
 800bcc8:	2702      	movs	r7, #2
 800bcca:	2300      	movs	r3, #0
 800bccc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bcd0:	4e77      	ldr	r6, [pc, #476]	; (800beb0 <_dtoa_r+0x5a8>)
 800bcd2:	1124      	asrs	r4, r4, #4
 800bcd4:	2c00      	cmp	r4, #0
 800bcd6:	f040 8084 	bne.w	800bde2 <_dtoa_r+0x4da>
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	d1d2      	bne.n	800bc84 <_dtoa_r+0x37c>
 800bcde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	f000 808b 	beq.w	800bdfc <_dtoa_r+0x4f4>
 800bce6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800bcea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800bcee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	4b6f      	ldr	r3, [pc, #444]	; (800beb4 <_dtoa_r+0x5ac>)
 800bcf6:	f7f4 ff8b 	bl	8000c10 <__aeabi_dcmplt>
 800bcfa:	2800      	cmp	r0, #0
 800bcfc:	d07e      	beq.n	800bdfc <_dtoa_r+0x4f4>
 800bcfe:	9b08      	ldr	r3, [sp, #32]
 800bd00:	2b00      	cmp	r3, #0
 800bd02:	d07b      	beq.n	800bdfc <_dtoa_r+0x4f4>
 800bd04:	f1b9 0f00 	cmp.w	r9, #0
 800bd08:	dd38      	ble.n	800bd7c <_dtoa_r+0x474>
 800bd0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bd0e:	2200      	movs	r2, #0
 800bd10:	4b69      	ldr	r3, [pc, #420]	; (800beb8 <_dtoa_r+0x5b0>)
 800bd12:	f7f4 fd0b 	bl	800072c <__aeabi_dmul>
 800bd16:	464c      	mov	r4, r9
 800bd18:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bd1c:	f10a 38ff 	add.w	r8, sl, #4294967295
 800bd20:	3701      	adds	r7, #1
 800bd22:	4638      	mov	r0, r7
 800bd24:	f7f4 fc98 	bl	8000658 <__aeabi_i2d>
 800bd28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd2c:	f7f4 fcfe 	bl	800072c <__aeabi_dmul>
 800bd30:	2200      	movs	r2, #0
 800bd32:	4b62      	ldr	r3, [pc, #392]	; (800bebc <_dtoa_r+0x5b4>)
 800bd34:	f7f4 fb44 	bl	80003c0 <__adddf3>
 800bd38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800bd3c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bd40:	9611      	str	r6, [sp, #68]	; 0x44
 800bd42:	2c00      	cmp	r4, #0
 800bd44:	d15d      	bne.n	800be02 <_dtoa_r+0x4fa>
 800bd46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd4a:	2200      	movs	r2, #0
 800bd4c:	4b5c      	ldr	r3, [pc, #368]	; (800bec0 <_dtoa_r+0x5b8>)
 800bd4e:	f7f4 fb35 	bl	80003bc <__aeabi_dsub>
 800bd52:	4602      	mov	r2, r0
 800bd54:	460b      	mov	r3, r1
 800bd56:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd5a:	4633      	mov	r3, r6
 800bd5c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd5e:	f7f4 ff75 	bl	8000c4c <__aeabi_dcmpgt>
 800bd62:	2800      	cmp	r0, #0
 800bd64:	f040 829c 	bne.w	800c2a0 <_dtoa_r+0x998>
 800bd68:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd6c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bd6e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800bd72:	f7f4 ff4d 	bl	8000c10 <__aeabi_dcmplt>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	f040 8290 	bne.w	800c29c <_dtoa_r+0x994>
 800bd7c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 800bd80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bd84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	f2c0 8152 	blt.w	800c030 <_dtoa_r+0x728>
 800bd8c:	f1ba 0f0e 	cmp.w	sl, #14
 800bd90:	f300 814e 	bgt.w	800c030 <_dtoa_r+0x728>
 800bd94:	4b45      	ldr	r3, [pc, #276]	; (800beac <_dtoa_r+0x5a4>)
 800bd96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800bd9a:	e9d3 3400 	ldrd	r3, r4, [r3]
 800bd9e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800bda2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	f280 80db 	bge.w	800bf60 <_dtoa_r+0x658>
 800bdaa:	9b08      	ldr	r3, [sp, #32]
 800bdac:	2b00      	cmp	r3, #0
 800bdae:	f300 80d7 	bgt.w	800bf60 <_dtoa_r+0x658>
 800bdb2:	f040 8272 	bne.w	800c29a <_dtoa_r+0x992>
 800bdb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800bdba:	2200      	movs	r2, #0
 800bdbc:	4b40      	ldr	r3, [pc, #256]	; (800bec0 <_dtoa_r+0x5b8>)
 800bdbe:	f7f4 fcb5 	bl	800072c <__aeabi_dmul>
 800bdc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdc6:	f7f4 ff37 	bl	8000c38 <__aeabi_dcmpge>
 800bdca:	9c08      	ldr	r4, [sp, #32]
 800bdcc:	4626      	mov	r6, r4
 800bdce:	2800      	cmp	r0, #0
 800bdd0:	f040 8248 	bne.w	800c264 <_dtoa_r+0x95c>
 800bdd4:	2331      	movs	r3, #49	; 0x31
 800bdd6:	9f03      	ldr	r7, [sp, #12]
 800bdd8:	f10a 0a01 	add.w	sl, sl, #1
 800bddc:	f807 3b01 	strb.w	r3, [r7], #1
 800bde0:	e244      	b.n	800c26c <_dtoa_r+0x964>
 800bde2:	07e2      	lsls	r2, r4, #31
 800bde4:	d505      	bpl.n	800bdf2 <_dtoa_r+0x4ea>
 800bde6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800bdea:	f7f4 fc9f 	bl	800072c <__aeabi_dmul>
 800bdee:	2301      	movs	r3, #1
 800bdf0:	3701      	adds	r7, #1
 800bdf2:	1064      	asrs	r4, r4, #1
 800bdf4:	3608      	adds	r6, #8
 800bdf6:	e76d      	b.n	800bcd4 <_dtoa_r+0x3cc>
 800bdf8:	2702      	movs	r7, #2
 800bdfa:	e770      	b.n	800bcde <_dtoa_r+0x3d6>
 800bdfc:	46d0      	mov	r8, sl
 800bdfe:	9c08      	ldr	r4, [sp, #32]
 800be00:	e78f      	b.n	800bd22 <_dtoa_r+0x41a>
 800be02:	9903      	ldr	r1, [sp, #12]
 800be04:	4b29      	ldr	r3, [pc, #164]	; (800beac <_dtoa_r+0x5a4>)
 800be06:	4421      	add	r1, r4
 800be08:	9112      	str	r1, [sp, #72]	; 0x48
 800be0a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800be0c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800be10:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 800be14:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800be18:	2900      	cmp	r1, #0
 800be1a:	d055      	beq.n	800bec8 <_dtoa_r+0x5c0>
 800be1c:	2000      	movs	r0, #0
 800be1e:	4929      	ldr	r1, [pc, #164]	; (800bec4 <_dtoa_r+0x5bc>)
 800be20:	f7f4 fdae 	bl	8000980 <__aeabi_ddiv>
 800be24:	463b      	mov	r3, r7
 800be26:	4632      	mov	r2, r6
 800be28:	f7f4 fac8 	bl	80003bc <__aeabi_dsub>
 800be2c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800be30:	9f03      	ldr	r7, [sp, #12]
 800be32:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be36:	f7f4 ff29 	bl	8000c8c <__aeabi_d2iz>
 800be3a:	4604      	mov	r4, r0
 800be3c:	f7f4 fc0c 	bl	8000658 <__aeabi_i2d>
 800be40:	4602      	mov	r2, r0
 800be42:	460b      	mov	r3, r1
 800be44:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be48:	f7f4 fab8 	bl	80003bc <__aeabi_dsub>
 800be4c:	4602      	mov	r2, r0
 800be4e:	460b      	mov	r3, r1
 800be50:	3430      	adds	r4, #48	; 0x30
 800be52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be56:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800be5a:	f807 4b01 	strb.w	r4, [r7], #1
 800be5e:	f7f4 fed7 	bl	8000c10 <__aeabi_dcmplt>
 800be62:	2800      	cmp	r0, #0
 800be64:	d174      	bne.n	800bf50 <_dtoa_r+0x648>
 800be66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800be6a:	2000      	movs	r0, #0
 800be6c:	4911      	ldr	r1, [pc, #68]	; (800beb4 <_dtoa_r+0x5ac>)
 800be6e:	f7f4 faa5 	bl	80003bc <__aeabi_dsub>
 800be72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800be76:	f7f4 fecb 	bl	8000c10 <__aeabi_dcmplt>
 800be7a:	2800      	cmp	r0, #0
 800be7c:	f040 80b7 	bne.w	800bfee <_dtoa_r+0x6e6>
 800be80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be82:	429f      	cmp	r7, r3
 800be84:	f43f af7a 	beq.w	800bd7c <_dtoa_r+0x474>
 800be88:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800be8c:	2200      	movs	r2, #0
 800be8e:	4b0a      	ldr	r3, [pc, #40]	; (800beb8 <_dtoa_r+0x5b0>)
 800be90:	f7f4 fc4c 	bl	800072c <__aeabi_dmul>
 800be94:	2200      	movs	r2, #0
 800be96:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800be9a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be9e:	4b06      	ldr	r3, [pc, #24]	; (800beb8 <_dtoa_r+0x5b0>)
 800bea0:	f7f4 fc44 	bl	800072c <__aeabi_dmul>
 800bea4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bea8:	e7c3      	b.n	800be32 <_dtoa_r+0x52a>
 800beaa:	bf00      	nop
 800beac:	0800ea00 	.word	0x0800ea00
 800beb0:	0800e9d8 	.word	0x0800e9d8
 800beb4:	3ff00000 	.word	0x3ff00000
 800beb8:	40240000 	.word	0x40240000
 800bebc:	401c0000 	.word	0x401c0000
 800bec0:	40140000 	.word	0x40140000
 800bec4:	3fe00000 	.word	0x3fe00000
 800bec8:	4630      	mov	r0, r6
 800beca:	4639      	mov	r1, r7
 800becc:	f7f4 fc2e 	bl	800072c <__aeabi_dmul>
 800bed0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bed2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800bed6:	9c03      	ldr	r4, [sp, #12]
 800bed8:	9314      	str	r3, [sp, #80]	; 0x50
 800beda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bede:	f7f4 fed5 	bl	8000c8c <__aeabi_d2iz>
 800bee2:	9015      	str	r0, [sp, #84]	; 0x54
 800bee4:	f7f4 fbb8 	bl	8000658 <__aeabi_i2d>
 800bee8:	4602      	mov	r2, r0
 800beea:	460b      	mov	r3, r1
 800beec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bef0:	f7f4 fa64 	bl	80003bc <__aeabi_dsub>
 800bef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bef6:	4606      	mov	r6, r0
 800bef8:	3330      	adds	r3, #48	; 0x30
 800befa:	f804 3b01 	strb.w	r3, [r4], #1
 800befe:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bf00:	460f      	mov	r7, r1
 800bf02:	429c      	cmp	r4, r3
 800bf04:	f04f 0200 	mov.w	r2, #0
 800bf08:	d124      	bne.n	800bf54 <_dtoa_r+0x64c>
 800bf0a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800bf0e:	4bb0      	ldr	r3, [pc, #704]	; (800c1d0 <_dtoa_r+0x8c8>)
 800bf10:	f7f4 fa56 	bl	80003c0 <__adddf3>
 800bf14:	4602      	mov	r2, r0
 800bf16:	460b      	mov	r3, r1
 800bf18:	4630      	mov	r0, r6
 800bf1a:	4639      	mov	r1, r7
 800bf1c:	f7f4 fe96 	bl	8000c4c <__aeabi_dcmpgt>
 800bf20:	2800      	cmp	r0, #0
 800bf22:	d163      	bne.n	800bfec <_dtoa_r+0x6e4>
 800bf24:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800bf28:	2000      	movs	r0, #0
 800bf2a:	49a9      	ldr	r1, [pc, #676]	; (800c1d0 <_dtoa_r+0x8c8>)
 800bf2c:	f7f4 fa46 	bl	80003bc <__aeabi_dsub>
 800bf30:	4602      	mov	r2, r0
 800bf32:	460b      	mov	r3, r1
 800bf34:	4630      	mov	r0, r6
 800bf36:	4639      	mov	r1, r7
 800bf38:	f7f4 fe6a 	bl	8000c10 <__aeabi_dcmplt>
 800bf3c:	2800      	cmp	r0, #0
 800bf3e:	f43f af1d 	beq.w	800bd7c <_dtoa_r+0x474>
 800bf42:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800bf44:	1e7b      	subs	r3, r7, #1
 800bf46:	9314      	str	r3, [sp, #80]	; 0x50
 800bf48:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800bf4c:	2b30      	cmp	r3, #48	; 0x30
 800bf4e:	d0f8      	beq.n	800bf42 <_dtoa_r+0x63a>
 800bf50:	46c2      	mov	sl, r8
 800bf52:	e03b      	b.n	800bfcc <_dtoa_r+0x6c4>
 800bf54:	4b9f      	ldr	r3, [pc, #636]	; (800c1d4 <_dtoa_r+0x8cc>)
 800bf56:	f7f4 fbe9 	bl	800072c <__aeabi_dmul>
 800bf5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bf5e:	e7bc      	b.n	800beda <_dtoa_r+0x5d2>
 800bf60:	9f03      	ldr	r7, [sp, #12]
 800bf62:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 800bf66:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf6a:	4640      	mov	r0, r8
 800bf6c:	4649      	mov	r1, r9
 800bf6e:	f7f4 fd07 	bl	8000980 <__aeabi_ddiv>
 800bf72:	f7f4 fe8b 	bl	8000c8c <__aeabi_d2iz>
 800bf76:	4604      	mov	r4, r0
 800bf78:	f7f4 fb6e 	bl	8000658 <__aeabi_i2d>
 800bf7c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bf80:	f7f4 fbd4 	bl	800072c <__aeabi_dmul>
 800bf84:	4602      	mov	r2, r0
 800bf86:	460b      	mov	r3, r1
 800bf88:	4640      	mov	r0, r8
 800bf8a:	4649      	mov	r1, r9
 800bf8c:	f7f4 fa16 	bl	80003bc <__aeabi_dsub>
 800bf90:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800bf94:	f807 6b01 	strb.w	r6, [r7], #1
 800bf98:	9e03      	ldr	r6, [sp, #12]
 800bf9a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800bf9e:	1bbe      	subs	r6, r7, r6
 800bfa0:	45b4      	cmp	ip, r6
 800bfa2:	4602      	mov	r2, r0
 800bfa4:	460b      	mov	r3, r1
 800bfa6:	d136      	bne.n	800c016 <_dtoa_r+0x70e>
 800bfa8:	f7f4 fa0a 	bl	80003c0 <__adddf3>
 800bfac:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bfb0:	4680      	mov	r8, r0
 800bfb2:	4689      	mov	r9, r1
 800bfb4:	f7f4 fe4a 	bl	8000c4c <__aeabi_dcmpgt>
 800bfb8:	bb58      	cbnz	r0, 800c012 <_dtoa_r+0x70a>
 800bfba:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800bfbe:	4640      	mov	r0, r8
 800bfc0:	4649      	mov	r1, r9
 800bfc2:	f7f4 fe1b 	bl	8000bfc <__aeabi_dcmpeq>
 800bfc6:	b108      	cbz	r0, 800bfcc <_dtoa_r+0x6c4>
 800bfc8:	07e1      	lsls	r1, r4, #31
 800bfca:	d422      	bmi.n	800c012 <_dtoa_r+0x70a>
 800bfcc:	4628      	mov	r0, r5
 800bfce:	4659      	mov	r1, fp
 800bfd0:	f001 f888 	bl	800d0e4 <_Bfree>
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	703b      	strb	r3, [r7, #0]
 800bfd8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800bfda:	f10a 0001 	add.w	r0, sl, #1
 800bfde:	6018      	str	r0, [r3, #0]
 800bfe0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800bfe2:	2b00      	cmp	r3, #0
 800bfe4:	f43f acde 	beq.w	800b9a4 <_dtoa_r+0x9c>
 800bfe8:	601f      	str	r7, [r3, #0]
 800bfea:	e4db      	b.n	800b9a4 <_dtoa_r+0x9c>
 800bfec:	4627      	mov	r7, r4
 800bfee:	463b      	mov	r3, r7
 800bff0:	461f      	mov	r7, r3
 800bff2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bff6:	2a39      	cmp	r2, #57	; 0x39
 800bff8:	d107      	bne.n	800c00a <_dtoa_r+0x702>
 800bffa:	9a03      	ldr	r2, [sp, #12]
 800bffc:	429a      	cmp	r2, r3
 800bffe:	d1f7      	bne.n	800bff0 <_dtoa_r+0x6e8>
 800c000:	2230      	movs	r2, #48	; 0x30
 800c002:	9903      	ldr	r1, [sp, #12]
 800c004:	f108 0801 	add.w	r8, r8, #1
 800c008:	700a      	strb	r2, [r1, #0]
 800c00a:	781a      	ldrb	r2, [r3, #0]
 800c00c:	3201      	adds	r2, #1
 800c00e:	701a      	strb	r2, [r3, #0]
 800c010:	e79e      	b.n	800bf50 <_dtoa_r+0x648>
 800c012:	46d0      	mov	r8, sl
 800c014:	e7eb      	b.n	800bfee <_dtoa_r+0x6e6>
 800c016:	2200      	movs	r2, #0
 800c018:	4b6e      	ldr	r3, [pc, #440]	; (800c1d4 <_dtoa_r+0x8cc>)
 800c01a:	f7f4 fb87 	bl	800072c <__aeabi_dmul>
 800c01e:	2200      	movs	r2, #0
 800c020:	2300      	movs	r3, #0
 800c022:	4680      	mov	r8, r0
 800c024:	4689      	mov	r9, r1
 800c026:	f7f4 fde9 	bl	8000bfc <__aeabi_dcmpeq>
 800c02a:	2800      	cmp	r0, #0
 800c02c:	d09b      	beq.n	800bf66 <_dtoa_r+0x65e>
 800c02e:	e7cd      	b.n	800bfcc <_dtoa_r+0x6c4>
 800c030:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c032:	2a00      	cmp	r2, #0
 800c034:	f000 80d0 	beq.w	800c1d8 <_dtoa_r+0x8d0>
 800c038:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c03a:	2a01      	cmp	r2, #1
 800c03c:	f300 80ae 	bgt.w	800c19c <_dtoa_r+0x894>
 800c040:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c042:	2a00      	cmp	r2, #0
 800c044:	f000 80a6 	beq.w	800c194 <_dtoa_r+0x88c>
 800c048:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c04c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c04e:	9f06      	ldr	r7, [sp, #24]
 800c050:	9a06      	ldr	r2, [sp, #24]
 800c052:	2101      	movs	r1, #1
 800c054:	441a      	add	r2, r3
 800c056:	9206      	str	r2, [sp, #24]
 800c058:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c05a:	4628      	mov	r0, r5
 800c05c:	441a      	add	r2, r3
 800c05e:	9209      	str	r2, [sp, #36]	; 0x24
 800c060:	f001 f940 	bl	800d2e4 <__i2b>
 800c064:	4606      	mov	r6, r0
 800c066:	2f00      	cmp	r7, #0
 800c068:	dd0c      	ble.n	800c084 <_dtoa_r+0x77c>
 800c06a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c06c:	2b00      	cmp	r3, #0
 800c06e:	dd09      	ble.n	800c084 <_dtoa_r+0x77c>
 800c070:	42bb      	cmp	r3, r7
 800c072:	bfa8      	it	ge
 800c074:	463b      	movge	r3, r7
 800c076:	9a06      	ldr	r2, [sp, #24]
 800c078:	1aff      	subs	r7, r7, r3
 800c07a:	1ad2      	subs	r2, r2, r3
 800c07c:	9206      	str	r2, [sp, #24]
 800c07e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c080:	1ad3      	subs	r3, r2, r3
 800c082:	9309      	str	r3, [sp, #36]	; 0x24
 800c084:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c086:	b1f3      	cbz	r3, 800c0c6 <_dtoa_r+0x7be>
 800c088:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c08a:	2b00      	cmp	r3, #0
 800c08c:	f000 80a8 	beq.w	800c1e0 <_dtoa_r+0x8d8>
 800c090:	2c00      	cmp	r4, #0
 800c092:	dd10      	ble.n	800c0b6 <_dtoa_r+0x7ae>
 800c094:	4631      	mov	r1, r6
 800c096:	4622      	mov	r2, r4
 800c098:	4628      	mov	r0, r5
 800c09a:	f001 f9e1 	bl	800d460 <__pow5mult>
 800c09e:	465a      	mov	r2, fp
 800c0a0:	4601      	mov	r1, r0
 800c0a2:	4606      	mov	r6, r0
 800c0a4:	4628      	mov	r0, r5
 800c0a6:	f001 f933 	bl	800d310 <__multiply>
 800c0aa:	4680      	mov	r8, r0
 800c0ac:	4659      	mov	r1, fp
 800c0ae:	4628      	mov	r0, r5
 800c0b0:	f001 f818 	bl	800d0e4 <_Bfree>
 800c0b4:	46c3      	mov	fp, r8
 800c0b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0b8:	1b1a      	subs	r2, r3, r4
 800c0ba:	d004      	beq.n	800c0c6 <_dtoa_r+0x7be>
 800c0bc:	4659      	mov	r1, fp
 800c0be:	4628      	mov	r0, r5
 800c0c0:	f001 f9ce 	bl	800d460 <__pow5mult>
 800c0c4:	4683      	mov	fp, r0
 800c0c6:	2101      	movs	r1, #1
 800c0c8:	4628      	mov	r0, r5
 800c0ca:	f001 f90b 	bl	800d2e4 <__i2b>
 800c0ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0d0:	4604      	mov	r4, r0
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	f340 8086 	ble.w	800c1e4 <_dtoa_r+0x8dc>
 800c0d8:	461a      	mov	r2, r3
 800c0da:	4601      	mov	r1, r0
 800c0dc:	4628      	mov	r0, r5
 800c0de:	f001 f9bf 	bl	800d460 <__pow5mult>
 800c0e2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c0e4:	4604      	mov	r4, r0
 800c0e6:	2b01      	cmp	r3, #1
 800c0e8:	dd7f      	ble.n	800c1ea <_dtoa_r+0x8e2>
 800c0ea:	f04f 0800 	mov.w	r8, #0
 800c0ee:	6923      	ldr	r3, [r4, #16]
 800c0f0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c0f4:	6918      	ldr	r0, [r3, #16]
 800c0f6:	f001 f8a7 	bl	800d248 <__hi0bits>
 800c0fa:	f1c0 0020 	rsb	r0, r0, #32
 800c0fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c100:	4418      	add	r0, r3
 800c102:	f010 001f 	ands.w	r0, r0, #31
 800c106:	f000 8092 	beq.w	800c22e <_dtoa_r+0x926>
 800c10a:	f1c0 0320 	rsb	r3, r0, #32
 800c10e:	2b04      	cmp	r3, #4
 800c110:	f340 808a 	ble.w	800c228 <_dtoa_r+0x920>
 800c114:	f1c0 001c 	rsb	r0, r0, #28
 800c118:	9b06      	ldr	r3, [sp, #24]
 800c11a:	4407      	add	r7, r0
 800c11c:	4403      	add	r3, r0
 800c11e:	9306      	str	r3, [sp, #24]
 800c120:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c122:	4403      	add	r3, r0
 800c124:	9309      	str	r3, [sp, #36]	; 0x24
 800c126:	9b06      	ldr	r3, [sp, #24]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	dd05      	ble.n	800c138 <_dtoa_r+0x830>
 800c12c:	4659      	mov	r1, fp
 800c12e:	461a      	mov	r2, r3
 800c130:	4628      	mov	r0, r5
 800c132:	f001 f9ef 	bl	800d514 <__lshift>
 800c136:	4683      	mov	fp, r0
 800c138:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c13a:	2b00      	cmp	r3, #0
 800c13c:	dd05      	ble.n	800c14a <_dtoa_r+0x842>
 800c13e:	4621      	mov	r1, r4
 800c140:	461a      	mov	r2, r3
 800c142:	4628      	mov	r0, r5
 800c144:	f001 f9e6 	bl	800d514 <__lshift>
 800c148:	4604      	mov	r4, r0
 800c14a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	d070      	beq.n	800c232 <_dtoa_r+0x92a>
 800c150:	4621      	mov	r1, r4
 800c152:	4658      	mov	r0, fp
 800c154:	f001 fa4e 	bl	800d5f4 <__mcmp>
 800c158:	2800      	cmp	r0, #0
 800c15a:	da6a      	bge.n	800c232 <_dtoa_r+0x92a>
 800c15c:	2300      	movs	r3, #0
 800c15e:	4659      	mov	r1, fp
 800c160:	220a      	movs	r2, #10
 800c162:	4628      	mov	r0, r5
 800c164:	f000 ffe0 	bl	800d128 <__multadd>
 800c168:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c16a:	4683      	mov	fp, r0
 800c16c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c170:	2b00      	cmp	r3, #0
 800c172:	f000 8194 	beq.w	800c49e <_dtoa_r+0xb96>
 800c176:	4631      	mov	r1, r6
 800c178:	2300      	movs	r3, #0
 800c17a:	220a      	movs	r2, #10
 800c17c:	4628      	mov	r0, r5
 800c17e:	f000 ffd3 	bl	800d128 <__multadd>
 800c182:	f1b9 0f00 	cmp.w	r9, #0
 800c186:	4606      	mov	r6, r0
 800c188:	f300 8093 	bgt.w	800c2b2 <_dtoa_r+0x9aa>
 800c18c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c18e:	2b02      	cmp	r3, #2
 800c190:	dc57      	bgt.n	800c242 <_dtoa_r+0x93a>
 800c192:	e08e      	b.n	800c2b2 <_dtoa_r+0x9aa>
 800c194:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800c196:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c19a:	e757      	b.n	800c04c <_dtoa_r+0x744>
 800c19c:	9b08      	ldr	r3, [sp, #32]
 800c19e:	1e5c      	subs	r4, r3, #1
 800c1a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c1a2:	42a3      	cmp	r3, r4
 800c1a4:	bfb7      	itett	lt
 800c1a6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c1a8:	1b1c      	subge	r4, r3, r4
 800c1aa:	1ae2      	sublt	r2, r4, r3
 800c1ac:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800c1ae:	bfbe      	ittt	lt
 800c1b0:	940a      	strlt	r4, [sp, #40]	; 0x28
 800c1b2:	189b      	addlt	r3, r3, r2
 800c1b4:	930e      	strlt	r3, [sp, #56]	; 0x38
 800c1b6:	9b08      	ldr	r3, [sp, #32]
 800c1b8:	bfb8      	it	lt
 800c1ba:	2400      	movlt	r4, #0
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	bfbb      	ittet	lt
 800c1c0:	9b06      	ldrlt	r3, [sp, #24]
 800c1c2:	9a08      	ldrlt	r2, [sp, #32]
 800c1c4:	9f06      	ldrge	r7, [sp, #24]
 800c1c6:	1a9f      	sublt	r7, r3, r2
 800c1c8:	bfac      	ite	ge
 800c1ca:	9b08      	ldrge	r3, [sp, #32]
 800c1cc:	2300      	movlt	r3, #0
 800c1ce:	e73f      	b.n	800c050 <_dtoa_r+0x748>
 800c1d0:	3fe00000 	.word	0x3fe00000
 800c1d4:	40240000 	.word	0x40240000
 800c1d8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800c1da:	9f06      	ldr	r7, [sp, #24]
 800c1dc:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 800c1de:	e742      	b.n	800c066 <_dtoa_r+0x75e>
 800c1e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c1e2:	e76b      	b.n	800c0bc <_dtoa_r+0x7b4>
 800c1e4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c1e6:	2b01      	cmp	r3, #1
 800c1e8:	dc19      	bgt.n	800c21e <_dtoa_r+0x916>
 800c1ea:	9b04      	ldr	r3, [sp, #16]
 800c1ec:	b9bb      	cbnz	r3, 800c21e <_dtoa_r+0x916>
 800c1ee:	9b05      	ldr	r3, [sp, #20]
 800c1f0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c1f4:	b99b      	cbnz	r3, 800c21e <_dtoa_r+0x916>
 800c1f6:	9b05      	ldr	r3, [sp, #20]
 800c1f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c1fc:	0d1b      	lsrs	r3, r3, #20
 800c1fe:	051b      	lsls	r3, r3, #20
 800c200:	b183      	cbz	r3, 800c224 <_dtoa_r+0x91c>
 800c202:	f04f 0801 	mov.w	r8, #1
 800c206:	9b06      	ldr	r3, [sp, #24]
 800c208:	3301      	adds	r3, #1
 800c20a:	9306      	str	r3, [sp, #24]
 800c20c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c20e:	3301      	adds	r3, #1
 800c210:	9309      	str	r3, [sp, #36]	; 0x24
 800c212:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c214:	2b00      	cmp	r3, #0
 800c216:	f47f af6a 	bne.w	800c0ee <_dtoa_r+0x7e6>
 800c21a:	2001      	movs	r0, #1
 800c21c:	e76f      	b.n	800c0fe <_dtoa_r+0x7f6>
 800c21e:	f04f 0800 	mov.w	r8, #0
 800c222:	e7f6      	b.n	800c212 <_dtoa_r+0x90a>
 800c224:	4698      	mov	r8, r3
 800c226:	e7f4      	b.n	800c212 <_dtoa_r+0x90a>
 800c228:	f43f af7d 	beq.w	800c126 <_dtoa_r+0x81e>
 800c22c:	4618      	mov	r0, r3
 800c22e:	301c      	adds	r0, #28
 800c230:	e772      	b.n	800c118 <_dtoa_r+0x810>
 800c232:	9b08      	ldr	r3, [sp, #32]
 800c234:	2b00      	cmp	r3, #0
 800c236:	dc36      	bgt.n	800c2a6 <_dtoa_r+0x99e>
 800c238:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c23a:	2b02      	cmp	r3, #2
 800c23c:	dd33      	ble.n	800c2a6 <_dtoa_r+0x99e>
 800c23e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c242:	f1b9 0f00 	cmp.w	r9, #0
 800c246:	d10d      	bne.n	800c264 <_dtoa_r+0x95c>
 800c248:	4621      	mov	r1, r4
 800c24a:	464b      	mov	r3, r9
 800c24c:	2205      	movs	r2, #5
 800c24e:	4628      	mov	r0, r5
 800c250:	f000 ff6a 	bl	800d128 <__multadd>
 800c254:	4601      	mov	r1, r0
 800c256:	4604      	mov	r4, r0
 800c258:	4658      	mov	r0, fp
 800c25a:	f001 f9cb 	bl	800d5f4 <__mcmp>
 800c25e:	2800      	cmp	r0, #0
 800c260:	f73f adb8 	bgt.w	800bdd4 <_dtoa_r+0x4cc>
 800c264:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c266:	9f03      	ldr	r7, [sp, #12]
 800c268:	ea6f 0a03 	mvn.w	sl, r3
 800c26c:	f04f 0800 	mov.w	r8, #0
 800c270:	4621      	mov	r1, r4
 800c272:	4628      	mov	r0, r5
 800c274:	f000 ff36 	bl	800d0e4 <_Bfree>
 800c278:	2e00      	cmp	r6, #0
 800c27a:	f43f aea7 	beq.w	800bfcc <_dtoa_r+0x6c4>
 800c27e:	f1b8 0f00 	cmp.w	r8, #0
 800c282:	d005      	beq.n	800c290 <_dtoa_r+0x988>
 800c284:	45b0      	cmp	r8, r6
 800c286:	d003      	beq.n	800c290 <_dtoa_r+0x988>
 800c288:	4641      	mov	r1, r8
 800c28a:	4628      	mov	r0, r5
 800c28c:	f000 ff2a 	bl	800d0e4 <_Bfree>
 800c290:	4631      	mov	r1, r6
 800c292:	4628      	mov	r0, r5
 800c294:	f000 ff26 	bl	800d0e4 <_Bfree>
 800c298:	e698      	b.n	800bfcc <_dtoa_r+0x6c4>
 800c29a:	2400      	movs	r4, #0
 800c29c:	4626      	mov	r6, r4
 800c29e:	e7e1      	b.n	800c264 <_dtoa_r+0x95c>
 800c2a0:	46c2      	mov	sl, r8
 800c2a2:	4626      	mov	r6, r4
 800c2a4:	e596      	b.n	800bdd4 <_dtoa_r+0x4cc>
 800c2a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c2a8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	f000 80fd 	beq.w	800c4ac <_dtoa_r+0xba4>
 800c2b2:	2f00      	cmp	r7, #0
 800c2b4:	dd05      	ble.n	800c2c2 <_dtoa_r+0x9ba>
 800c2b6:	4631      	mov	r1, r6
 800c2b8:	463a      	mov	r2, r7
 800c2ba:	4628      	mov	r0, r5
 800c2bc:	f001 f92a 	bl	800d514 <__lshift>
 800c2c0:	4606      	mov	r6, r0
 800c2c2:	f1b8 0f00 	cmp.w	r8, #0
 800c2c6:	d05c      	beq.n	800c382 <_dtoa_r+0xa7a>
 800c2c8:	4628      	mov	r0, r5
 800c2ca:	6871      	ldr	r1, [r6, #4]
 800c2cc:	f000 feca 	bl	800d064 <_Balloc>
 800c2d0:	4607      	mov	r7, r0
 800c2d2:	b928      	cbnz	r0, 800c2e0 <_dtoa_r+0x9d8>
 800c2d4:	4602      	mov	r2, r0
 800c2d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c2da:	4b7f      	ldr	r3, [pc, #508]	; (800c4d8 <_dtoa_r+0xbd0>)
 800c2dc:	f7ff bb28 	b.w	800b930 <_dtoa_r+0x28>
 800c2e0:	6932      	ldr	r2, [r6, #16]
 800c2e2:	f106 010c 	add.w	r1, r6, #12
 800c2e6:	3202      	adds	r2, #2
 800c2e8:	0092      	lsls	r2, r2, #2
 800c2ea:	300c      	adds	r0, #12
 800c2ec:	f7fd fb64 	bl	80099b8 <memcpy>
 800c2f0:	2201      	movs	r2, #1
 800c2f2:	4639      	mov	r1, r7
 800c2f4:	4628      	mov	r0, r5
 800c2f6:	f001 f90d 	bl	800d514 <__lshift>
 800c2fa:	46b0      	mov	r8, r6
 800c2fc:	4606      	mov	r6, r0
 800c2fe:	9b03      	ldr	r3, [sp, #12]
 800c300:	3301      	adds	r3, #1
 800c302:	9308      	str	r3, [sp, #32]
 800c304:	9b03      	ldr	r3, [sp, #12]
 800c306:	444b      	add	r3, r9
 800c308:	930a      	str	r3, [sp, #40]	; 0x28
 800c30a:	9b04      	ldr	r3, [sp, #16]
 800c30c:	f003 0301 	and.w	r3, r3, #1
 800c310:	9309      	str	r3, [sp, #36]	; 0x24
 800c312:	9b08      	ldr	r3, [sp, #32]
 800c314:	4621      	mov	r1, r4
 800c316:	3b01      	subs	r3, #1
 800c318:	4658      	mov	r0, fp
 800c31a:	9304      	str	r3, [sp, #16]
 800c31c:	f7ff fa68 	bl	800b7f0 <quorem>
 800c320:	4603      	mov	r3, r0
 800c322:	4641      	mov	r1, r8
 800c324:	3330      	adds	r3, #48	; 0x30
 800c326:	9006      	str	r0, [sp, #24]
 800c328:	4658      	mov	r0, fp
 800c32a:	930b      	str	r3, [sp, #44]	; 0x2c
 800c32c:	f001 f962 	bl	800d5f4 <__mcmp>
 800c330:	4632      	mov	r2, r6
 800c332:	4681      	mov	r9, r0
 800c334:	4621      	mov	r1, r4
 800c336:	4628      	mov	r0, r5
 800c338:	f001 f978 	bl	800d62c <__mdiff>
 800c33c:	68c2      	ldr	r2, [r0, #12]
 800c33e:	4607      	mov	r7, r0
 800c340:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c342:	bb02      	cbnz	r2, 800c386 <_dtoa_r+0xa7e>
 800c344:	4601      	mov	r1, r0
 800c346:	4658      	mov	r0, fp
 800c348:	f001 f954 	bl	800d5f4 <__mcmp>
 800c34c:	4602      	mov	r2, r0
 800c34e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c350:	4639      	mov	r1, r7
 800c352:	4628      	mov	r0, r5
 800c354:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 800c358:	f000 fec4 	bl	800d0e4 <_Bfree>
 800c35c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c35e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c360:	9f08      	ldr	r7, [sp, #32]
 800c362:	ea43 0102 	orr.w	r1, r3, r2
 800c366:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c368:	430b      	orrs	r3, r1
 800c36a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c36c:	d10d      	bne.n	800c38a <_dtoa_r+0xa82>
 800c36e:	2b39      	cmp	r3, #57	; 0x39
 800c370:	d029      	beq.n	800c3c6 <_dtoa_r+0xabe>
 800c372:	f1b9 0f00 	cmp.w	r9, #0
 800c376:	dd01      	ble.n	800c37c <_dtoa_r+0xa74>
 800c378:	9b06      	ldr	r3, [sp, #24]
 800c37a:	3331      	adds	r3, #49	; 0x31
 800c37c:	9a04      	ldr	r2, [sp, #16]
 800c37e:	7013      	strb	r3, [r2, #0]
 800c380:	e776      	b.n	800c270 <_dtoa_r+0x968>
 800c382:	4630      	mov	r0, r6
 800c384:	e7b9      	b.n	800c2fa <_dtoa_r+0x9f2>
 800c386:	2201      	movs	r2, #1
 800c388:	e7e2      	b.n	800c350 <_dtoa_r+0xa48>
 800c38a:	f1b9 0f00 	cmp.w	r9, #0
 800c38e:	db06      	blt.n	800c39e <_dtoa_r+0xa96>
 800c390:	9922      	ldr	r1, [sp, #136]	; 0x88
 800c392:	ea41 0909 	orr.w	r9, r1, r9
 800c396:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c398:	ea59 0101 	orrs.w	r1, r9, r1
 800c39c:	d120      	bne.n	800c3e0 <_dtoa_r+0xad8>
 800c39e:	2a00      	cmp	r2, #0
 800c3a0:	ddec      	ble.n	800c37c <_dtoa_r+0xa74>
 800c3a2:	4659      	mov	r1, fp
 800c3a4:	2201      	movs	r2, #1
 800c3a6:	4628      	mov	r0, r5
 800c3a8:	9308      	str	r3, [sp, #32]
 800c3aa:	f001 f8b3 	bl	800d514 <__lshift>
 800c3ae:	4621      	mov	r1, r4
 800c3b0:	4683      	mov	fp, r0
 800c3b2:	f001 f91f 	bl	800d5f4 <__mcmp>
 800c3b6:	2800      	cmp	r0, #0
 800c3b8:	9b08      	ldr	r3, [sp, #32]
 800c3ba:	dc02      	bgt.n	800c3c2 <_dtoa_r+0xaba>
 800c3bc:	d1de      	bne.n	800c37c <_dtoa_r+0xa74>
 800c3be:	07da      	lsls	r2, r3, #31
 800c3c0:	d5dc      	bpl.n	800c37c <_dtoa_r+0xa74>
 800c3c2:	2b39      	cmp	r3, #57	; 0x39
 800c3c4:	d1d8      	bne.n	800c378 <_dtoa_r+0xa70>
 800c3c6:	2339      	movs	r3, #57	; 0x39
 800c3c8:	9a04      	ldr	r2, [sp, #16]
 800c3ca:	7013      	strb	r3, [r2, #0]
 800c3cc:	463b      	mov	r3, r7
 800c3ce:	461f      	mov	r7, r3
 800c3d0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800c3d4:	3b01      	subs	r3, #1
 800c3d6:	2a39      	cmp	r2, #57	; 0x39
 800c3d8:	d050      	beq.n	800c47c <_dtoa_r+0xb74>
 800c3da:	3201      	adds	r2, #1
 800c3dc:	701a      	strb	r2, [r3, #0]
 800c3de:	e747      	b.n	800c270 <_dtoa_r+0x968>
 800c3e0:	2a00      	cmp	r2, #0
 800c3e2:	dd03      	ble.n	800c3ec <_dtoa_r+0xae4>
 800c3e4:	2b39      	cmp	r3, #57	; 0x39
 800c3e6:	d0ee      	beq.n	800c3c6 <_dtoa_r+0xabe>
 800c3e8:	3301      	adds	r3, #1
 800c3ea:	e7c7      	b.n	800c37c <_dtoa_r+0xa74>
 800c3ec:	9a08      	ldr	r2, [sp, #32]
 800c3ee:	990a      	ldr	r1, [sp, #40]	; 0x28
 800c3f0:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c3f4:	428a      	cmp	r2, r1
 800c3f6:	d02a      	beq.n	800c44e <_dtoa_r+0xb46>
 800c3f8:	4659      	mov	r1, fp
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	220a      	movs	r2, #10
 800c3fe:	4628      	mov	r0, r5
 800c400:	f000 fe92 	bl	800d128 <__multadd>
 800c404:	45b0      	cmp	r8, r6
 800c406:	4683      	mov	fp, r0
 800c408:	f04f 0300 	mov.w	r3, #0
 800c40c:	f04f 020a 	mov.w	r2, #10
 800c410:	4641      	mov	r1, r8
 800c412:	4628      	mov	r0, r5
 800c414:	d107      	bne.n	800c426 <_dtoa_r+0xb1e>
 800c416:	f000 fe87 	bl	800d128 <__multadd>
 800c41a:	4680      	mov	r8, r0
 800c41c:	4606      	mov	r6, r0
 800c41e:	9b08      	ldr	r3, [sp, #32]
 800c420:	3301      	adds	r3, #1
 800c422:	9308      	str	r3, [sp, #32]
 800c424:	e775      	b.n	800c312 <_dtoa_r+0xa0a>
 800c426:	f000 fe7f 	bl	800d128 <__multadd>
 800c42a:	4631      	mov	r1, r6
 800c42c:	4680      	mov	r8, r0
 800c42e:	2300      	movs	r3, #0
 800c430:	220a      	movs	r2, #10
 800c432:	4628      	mov	r0, r5
 800c434:	f000 fe78 	bl	800d128 <__multadd>
 800c438:	4606      	mov	r6, r0
 800c43a:	e7f0      	b.n	800c41e <_dtoa_r+0xb16>
 800c43c:	f1b9 0f00 	cmp.w	r9, #0
 800c440:	bfcc      	ite	gt
 800c442:	464f      	movgt	r7, r9
 800c444:	2701      	movle	r7, #1
 800c446:	f04f 0800 	mov.w	r8, #0
 800c44a:	9a03      	ldr	r2, [sp, #12]
 800c44c:	4417      	add	r7, r2
 800c44e:	4659      	mov	r1, fp
 800c450:	2201      	movs	r2, #1
 800c452:	4628      	mov	r0, r5
 800c454:	9308      	str	r3, [sp, #32]
 800c456:	f001 f85d 	bl	800d514 <__lshift>
 800c45a:	4621      	mov	r1, r4
 800c45c:	4683      	mov	fp, r0
 800c45e:	f001 f8c9 	bl	800d5f4 <__mcmp>
 800c462:	2800      	cmp	r0, #0
 800c464:	dcb2      	bgt.n	800c3cc <_dtoa_r+0xac4>
 800c466:	d102      	bne.n	800c46e <_dtoa_r+0xb66>
 800c468:	9b08      	ldr	r3, [sp, #32]
 800c46a:	07db      	lsls	r3, r3, #31
 800c46c:	d4ae      	bmi.n	800c3cc <_dtoa_r+0xac4>
 800c46e:	463b      	mov	r3, r7
 800c470:	461f      	mov	r7, r3
 800c472:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c476:	2a30      	cmp	r2, #48	; 0x30
 800c478:	d0fa      	beq.n	800c470 <_dtoa_r+0xb68>
 800c47a:	e6f9      	b.n	800c270 <_dtoa_r+0x968>
 800c47c:	9a03      	ldr	r2, [sp, #12]
 800c47e:	429a      	cmp	r2, r3
 800c480:	d1a5      	bne.n	800c3ce <_dtoa_r+0xac6>
 800c482:	2331      	movs	r3, #49	; 0x31
 800c484:	f10a 0a01 	add.w	sl, sl, #1
 800c488:	e779      	b.n	800c37e <_dtoa_r+0xa76>
 800c48a:	4b14      	ldr	r3, [pc, #80]	; (800c4dc <_dtoa_r+0xbd4>)
 800c48c:	f7ff baa8 	b.w	800b9e0 <_dtoa_r+0xd8>
 800c490:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c492:	2b00      	cmp	r3, #0
 800c494:	f47f aa81 	bne.w	800b99a <_dtoa_r+0x92>
 800c498:	4b11      	ldr	r3, [pc, #68]	; (800c4e0 <_dtoa_r+0xbd8>)
 800c49a:	f7ff baa1 	b.w	800b9e0 <_dtoa_r+0xd8>
 800c49e:	f1b9 0f00 	cmp.w	r9, #0
 800c4a2:	dc03      	bgt.n	800c4ac <_dtoa_r+0xba4>
 800c4a4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4a6:	2b02      	cmp	r3, #2
 800c4a8:	f73f aecb 	bgt.w	800c242 <_dtoa_r+0x93a>
 800c4ac:	9f03      	ldr	r7, [sp, #12]
 800c4ae:	4621      	mov	r1, r4
 800c4b0:	4658      	mov	r0, fp
 800c4b2:	f7ff f99d 	bl	800b7f0 <quorem>
 800c4b6:	9a03      	ldr	r2, [sp, #12]
 800c4b8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c4bc:	f807 3b01 	strb.w	r3, [r7], #1
 800c4c0:	1aba      	subs	r2, r7, r2
 800c4c2:	4591      	cmp	r9, r2
 800c4c4:	ddba      	ble.n	800c43c <_dtoa_r+0xb34>
 800c4c6:	4659      	mov	r1, fp
 800c4c8:	2300      	movs	r3, #0
 800c4ca:	220a      	movs	r2, #10
 800c4cc:	4628      	mov	r0, r5
 800c4ce:	f000 fe2b 	bl	800d128 <__multadd>
 800c4d2:	4683      	mov	fp, r0
 800c4d4:	e7eb      	b.n	800c4ae <_dtoa_r+0xba6>
 800c4d6:	bf00      	nop
 800c4d8:	0800e889 	.word	0x0800e889
 800c4dc:	0800e5f0 	.word	0x0800e5f0
 800c4e0:	0800e821 	.word	0x0800e821

0800c4e4 <__sflush_r>:
 800c4e4:	898a      	ldrh	r2, [r1, #12]
 800c4e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4e8:	4605      	mov	r5, r0
 800c4ea:	0710      	lsls	r0, r2, #28
 800c4ec:	460c      	mov	r4, r1
 800c4ee:	d457      	bmi.n	800c5a0 <__sflush_r+0xbc>
 800c4f0:	684b      	ldr	r3, [r1, #4]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	dc04      	bgt.n	800c500 <__sflush_r+0x1c>
 800c4f6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	dc01      	bgt.n	800c500 <__sflush_r+0x1c>
 800c4fc:	2000      	movs	r0, #0
 800c4fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c500:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c502:	2e00      	cmp	r6, #0
 800c504:	d0fa      	beq.n	800c4fc <__sflush_r+0x18>
 800c506:	2300      	movs	r3, #0
 800c508:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c50c:	682f      	ldr	r7, [r5, #0]
 800c50e:	602b      	str	r3, [r5, #0]
 800c510:	d032      	beq.n	800c578 <__sflush_r+0x94>
 800c512:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	075a      	lsls	r2, r3, #29
 800c518:	d505      	bpl.n	800c526 <__sflush_r+0x42>
 800c51a:	6863      	ldr	r3, [r4, #4]
 800c51c:	1ac0      	subs	r0, r0, r3
 800c51e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c520:	b10b      	cbz	r3, 800c526 <__sflush_r+0x42>
 800c522:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c524:	1ac0      	subs	r0, r0, r3
 800c526:	2300      	movs	r3, #0
 800c528:	4602      	mov	r2, r0
 800c52a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c52c:	4628      	mov	r0, r5
 800c52e:	6a21      	ldr	r1, [r4, #32]
 800c530:	47b0      	blx	r6
 800c532:	1c43      	adds	r3, r0, #1
 800c534:	89a3      	ldrh	r3, [r4, #12]
 800c536:	d106      	bne.n	800c546 <__sflush_r+0x62>
 800c538:	6829      	ldr	r1, [r5, #0]
 800c53a:	291d      	cmp	r1, #29
 800c53c:	d82c      	bhi.n	800c598 <__sflush_r+0xb4>
 800c53e:	4a29      	ldr	r2, [pc, #164]	; (800c5e4 <__sflush_r+0x100>)
 800c540:	40ca      	lsrs	r2, r1
 800c542:	07d6      	lsls	r6, r2, #31
 800c544:	d528      	bpl.n	800c598 <__sflush_r+0xb4>
 800c546:	2200      	movs	r2, #0
 800c548:	6062      	str	r2, [r4, #4]
 800c54a:	6922      	ldr	r2, [r4, #16]
 800c54c:	04d9      	lsls	r1, r3, #19
 800c54e:	6022      	str	r2, [r4, #0]
 800c550:	d504      	bpl.n	800c55c <__sflush_r+0x78>
 800c552:	1c42      	adds	r2, r0, #1
 800c554:	d101      	bne.n	800c55a <__sflush_r+0x76>
 800c556:	682b      	ldr	r3, [r5, #0]
 800c558:	b903      	cbnz	r3, 800c55c <__sflush_r+0x78>
 800c55a:	6560      	str	r0, [r4, #84]	; 0x54
 800c55c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c55e:	602f      	str	r7, [r5, #0]
 800c560:	2900      	cmp	r1, #0
 800c562:	d0cb      	beq.n	800c4fc <__sflush_r+0x18>
 800c564:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c568:	4299      	cmp	r1, r3
 800c56a:	d002      	beq.n	800c572 <__sflush_r+0x8e>
 800c56c:	4628      	mov	r0, r5
 800c56e:	f001 fa45 	bl	800d9fc <_free_r>
 800c572:	2000      	movs	r0, #0
 800c574:	6360      	str	r0, [r4, #52]	; 0x34
 800c576:	e7c2      	b.n	800c4fe <__sflush_r+0x1a>
 800c578:	6a21      	ldr	r1, [r4, #32]
 800c57a:	2301      	movs	r3, #1
 800c57c:	4628      	mov	r0, r5
 800c57e:	47b0      	blx	r6
 800c580:	1c41      	adds	r1, r0, #1
 800c582:	d1c7      	bne.n	800c514 <__sflush_r+0x30>
 800c584:	682b      	ldr	r3, [r5, #0]
 800c586:	2b00      	cmp	r3, #0
 800c588:	d0c4      	beq.n	800c514 <__sflush_r+0x30>
 800c58a:	2b1d      	cmp	r3, #29
 800c58c:	d001      	beq.n	800c592 <__sflush_r+0xae>
 800c58e:	2b16      	cmp	r3, #22
 800c590:	d101      	bne.n	800c596 <__sflush_r+0xb2>
 800c592:	602f      	str	r7, [r5, #0]
 800c594:	e7b2      	b.n	800c4fc <__sflush_r+0x18>
 800c596:	89a3      	ldrh	r3, [r4, #12]
 800c598:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c59c:	81a3      	strh	r3, [r4, #12]
 800c59e:	e7ae      	b.n	800c4fe <__sflush_r+0x1a>
 800c5a0:	690f      	ldr	r7, [r1, #16]
 800c5a2:	2f00      	cmp	r7, #0
 800c5a4:	d0aa      	beq.n	800c4fc <__sflush_r+0x18>
 800c5a6:	0793      	lsls	r3, r2, #30
 800c5a8:	bf18      	it	ne
 800c5aa:	2300      	movne	r3, #0
 800c5ac:	680e      	ldr	r6, [r1, #0]
 800c5ae:	bf08      	it	eq
 800c5b0:	694b      	ldreq	r3, [r1, #20]
 800c5b2:	1bf6      	subs	r6, r6, r7
 800c5b4:	600f      	str	r7, [r1, #0]
 800c5b6:	608b      	str	r3, [r1, #8]
 800c5b8:	2e00      	cmp	r6, #0
 800c5ba:	dd9f      	ble.n	800c4fc <__sflush_r+0x18>
 800c5bc:	4633      	mov	r3, r6
 800c5be:	463a      	mov	r2, r7
 800c5c0:	4628      	mov	r0, r5
 800c5c2:	6a21      	ldr	r1, [r4, #32]
 800c5c4:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800c5c8:	47e0      	blx	ip
 800c5ca:	2800      	cmp	r0, #0
 800c5cc:	dc06      	bgt.n	800c5dc <__sflush_r+0xf8>
 800c5ce:	89a3      	ldrh	r3, [r4, #12]
 800c5d0:	f04f 30ff 	mov.w	r0, #4294967295
 800c5d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c5d8:	81a3      	strh	r3, [r4, #12]
 800c5da:	e790      	b.n	800c4fe <__sflush_r+0x1a>
 800c5dc:	4407      	add	r7, r0
 800c5de:	1a36      	subs	r6, r6, r0
 800c5e0:	e7ea      	b.n	800c5b8 <__sflush_r+0xd4>
 800c5e2:	bf00      	nop
 800c5e4:	20400001 	.word	0x20400001

0800c5e8 <_fflush_r>:
 800c5e8:	b538      	push	{r3, r4, r5, lr}
 800c5ea:	690b      	ldr	r3, [r1, #16]
 800c5ec:	4605      	mov	r5, r0
 800c5ee:	460c      	mov	r4, r1
 800c5f0:	b913      	cbnz	r3, 800c5f8 <_fflush_r+0x10>
 800c5f2:	2500      	movs	r5, #0
 800c5f4:	4628      	mov	r0, r5
 800c5f6:	bd38      	pop	{r3, r4, r5, pc}
 800c5f8:	b118      	cbz	r0, 800c602 <_fflush_r+0x1a>
 800c5fa:	6983      	ldr	r3, [r0, #24]
 800c5fc:	b90b      	cbnz	r3, 800c602 <_fflush_r+0x1a>
 800c5fe:	f000 f887 	bl	800c710 <__sinit>
 800c602:	4b14      	ldr	r3, [pc, #80]	; (800c654 <_fflush_r+0x6c>)
 800c604:	429c      	cmp	r4, r3
 800c606:	d11b      	bne.n	800c640 <_fflush_r+0x58>
 800c608:	686c      	ldr	r4, [r5, #4]
 800c60a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c60e:	2b00      	cmp	r3, #0
 800c610:	d0ef      	beq.n	800c5f2 <_fflush_r+0xa>
 800c612:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c614:	07d0      	lsls	r0, r2, #31
 800c616:	d404      	bmi.n	800c622 <_fflush_r+0x3a>
 800c618:	0599      	lsls	r1, r3, #22
 800c61a:	d402      	bmi.n	800c622 <_fflush_r+0x3a>
 800c61c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c61e:	f000 fc92 	bl	800cf46 <__retarget_lock_acquire_recursive>
 800c622:	4628      	mov	r0, r5
 800c624:	4621      	mov	r1, r4
 800c626:	f7ff ff5d 	bl	800c4e4 <__sflush_r>
 800c62a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c62c:	4605      	mov	r5, r0
 800c62e:	07da      	lsls	r2, r3, #31
 800c630:	d4e0      	bmi.n	800c5f4 <_fflush_r+0xc>
 800c632:	89a3      	ldrh	r3, [r4, #12]
 800c634:	059b      	lsls	r3, r3, #22
 800c636:	d4dd      	bmi.n	800c5f4 <_fflush_r+0xc>
 800c638:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c63a:	f000 fc85 	bl	800cf48 <__retarget_lock_release_recursive>
 800c63e:	e7d9      	b.n	800c5f4 <_fflush_r+0xc>
 800c640:	4b05      	ldr	r3, [pc, #20]	; (800c658 <_fflush_r+0x70>)
 800c642:	429c      	cmp	r4, r3
 800c644:	d101      	bne.n	800c64a <_fflush_r+0x62>
 800c646:	68ac      	ldr	r4, [r5, #8]
 800c648:	e7df      	b.n	800c60a <_fflush_r+0x22>
 800c64a:	4b04      	ldr	r3, [pc, #16]	; (800c65c <_fflush_r+0x74>)
 800c64c:	429c      	cmp	r4, r3
 800c64e:	bf08      	it	eq
 800c650:	68ec      	ldreq	r4, [r5, #12]
 800c652:	e7da      	b.n	800c60a <_fflush_r+0x22>
 800c654:	0800e8bc 	.word	0x0800e8bc
 800c658:	0800e8dc 	.word	0x0800e8dc
 800c65c:	0800e89c 	.word	0x0800e89c

0800c660 <std>:
 800c660:	2300      	movs	r3, #0
 800c662:	b510      	push	{r4, lr}
 800c664:	4604      	mov	r4, r0
 800c666:	e9c0 3300 	strd	r3, r3, [r0]
 800c66a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800c66e:	6083      	str	r3, [r0, #8]
 800c670:	8181      	strh	r1, [r0, #12]
 800c672:	6643      	str	r3, [r0, #100]	; 0x64
 800c674:	81c2      	strh	r2, [r0, #14]
 800c676:	6183      	str	r3, [r0, #24]
 800c678:	4619      	mov	r1, r3
 800c67a:	2208      	movs	r2, #8
 800c67c:	305c      	adds	r0, #92	; 0x5c
 800c67e:	f7fd f9a9 	bl	80099d4 <memset>
 800c682:	4b05      	ldr	r3, [pc, #20]	; (800c698 <std+0x38>)
 800c684:	6224      	str	r4, [r4, #32]
 800c686:	6263      	str	r3, [r4, #36]	; 0x24
 800c688:	4b04      	ldr	r3, [pc, #16]	; (800c69c <std+0x3c>)
 800c68a:	62a3      	str	r3, [r4, #40]	; 0x28
 800c68c:	4b04      	ldr	r3, [pc, #16]	; (800c6a0 <std+0x40>)
 800c68e:	62e3      	str	r3, [r4, #44]	; 0x2c
 800c690:	4b04      	ldr	r3, [pc, #16]	; (800c6a4 <std+0x44>)
 800c692:	6323      	str	r3, [r4, #48]	; 0x30
 800c694:	bd10      	pop	{r4, pc}
 800c696:	bf00      	nop
 800c698:	0800e1d9 	.word	0x0800e1d9
 800c69c:	0800e1fb 	.word	0x0800e1fb
 800c6a0:	0800e233 	.word	0x0800e233
 800c6a4:	0800e257 	.word	0x0800e257

0800c6a8 <_cleanup_r>:
 800c6a8:	4901      	ldr	r1, [pc, #4]	; (800c6b0 <_cleanup_r+0x8>)
 800c6aa:	f000 b8c1 	b.w	800c830 <_fwalk_reent>
 800c6ae:	bf00      	nop
 800c6b0:	0800c5e9 	.word	0x0800c5e9

0800c6b4 <__sfmoreglue>:
 800c6b4:	2268      	movs	r2, #104	; 0x68
 800c6b6:	b570      	push	{r4, r5, r6, lr}
 800c6b8:	1e4d      	subs	r5, r1, #1
 800c6ba:	4355      	muls	r5, r2
 800c6bc:	460e      	mov	r6, r1
 800c6be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800c6c2:	f001 fa03 	bl	800dacc <_malloc_r>
 800c6c6:	4604      	mov	r4, r0
 800c6c8:	b140      	cbz	r0, 800c6dc <__sfmoreglue+0x28>
 800c6ca:	2100      	movs	r1, #0
 800c6cc:	e9c0 1600 	strd	r1, r6, [r0]
 800c6d0:	300c      	adds	r0, #12
 800c6d2:	60a0      	str	r0, [r4, #8]
 800c6d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800c6d8:	f7fd f97c 	bl	80099d4 <memset>
 800c6dc:	4620      	mov	r0, r4
 800c6de:	bd70      	pop	{r4, r5, r6, pc}

0800c6e0 <__sfp_lock_acquire>:
 800c6e0:	4801      	ldr	r0, [pc, #4]	; (800c6e8 <__sfp_lock_acquire+0x8>)
 800c6e2:	f000 bc30 	b.w	800cf46 <__retarget_lock_acquire_recursive>
 800c6e6:	bf00      	nop
 800c6e8:	20000cd5 	.word	0x20000cd5

0800c6ec <__sfp_lock_release>:
 800c6ec:	4801      	ldr	r0, [pc, #4]	; (800c6f4 <__sfp_lock_release+0x8>)
 800c6ee:	f000 bc2b 	b.w	800cf48 <__retarget_lock_release_recursive>
 800c6f2:	bf00      	nop
 800c6f4:	20000cd5 	.word	0x20000cd5

0800c6f8 <__sinit_lock_acquire>:
 800c6f8:	4801      	ldr	r0, [pc, #4]	; (800c700 <__sinit_lock_acquire+0x8>)
 800c6fa:	f000 bc24 	b.w	800cf46 <__retarget_lock_acquire_recursive>
 800c6fe:	bf00      	nop
 800c700:	20000cd6 	.word	0x20000cd6

0800c704 <__sinit_lock_release>:
 800c704:	4801      	ldr	r0, [pc, #4]	; (800c70c <__sinit_lock_release+0x8>)
 800c706:	f000 bc1f 	b.w	800cf48 <__retarget_lock_release_recursive>
 800c70a:	bf00      	nop
 800c70c:	20000cd6 	.word	0x20000cd6

0800c710 <__sinit>:
 800c710:	b510      	push	{r4, lr}
 800c712:	4604      	mov	r4, r0
 800c714:	f7ff fff0 	bl	800c6f8 <__sinit_lock_acquire>
 800c718:	69a3      	ldr	r3, [r4, #24]
 800c71a:	b11b      	cbz	r3, 800c724 <__sinit+0x14>
 800c71c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c720:	f7ff bff0 	b.w	800c704 <__sinit_lock_release>
 800c724:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800c728:	6523      	str	r3, [r4, #80]	; 0x50
 800c72a:	4b13      	ldr	r3, [pc, #76]	; (800c778 <__sinit+0x68>)
 800c72c:	4a13      	ldr	r2, [pc, #76]	; (800c77c <__sinit+0x6c>)
 800c72e:	681b      	ldr	r3, [r3, #0]
 800c730:	62a2      	str	r2, [r4, #40]	; 0x28
 800c732:	42a3      	cmp	r3, r4
 800c734:	bf08      	it	eq
 800c736:	2301      	moveq	r3, #1
 800c738:	4620      	mov	r0, r4
 800c73a:	bf08      	it	eq
 800c73c:	61a3      	streq	r3, [r4, #24]
 800c73e:	f000 f81f 	bl	800c780 <__sfp>
 800c742:	6060      	str	r0, [r4, #4]
 800c744:	4620      	mov	r0, r4
 800c746:	f000 f81b 	bl	800c780 <__sfp>
 800c74a:	60a0      	str	r0, [r4, #8]
 800c74c:	4620      	mov	r0, r4
 800c74e:	f000 f817 	bl	800c780 <__sfp>
 800c752:	2200      	movs	r2, #0
 800c754:	2104      	movs	r1, #4
 800c756:	60e0      	str	r0, [r4, #12]
 800c758:	6860      	ldr	r0, [r4, #4]
 800c75a:	f7ff ff81 	bl	800c660 <std>
 800c75e:	2201      	movs	r2, #1
 800c760:	2109      	movs	r1, #9
 800c762:	68a0      	ldr	r0, [r4, #8]
 800c764:	f7ff ff7c 	bl	800c660 <std>
 800c768:	2202      	movs	r2, #2
 800c76a:	2112      	movs	r1, #18
 800c76c:	68e0      	ldr	r0, [r4, #12]
 800c76e:	f7ff ff77 	bl	800c660 <std>
 800c772:	2301      	movs	r3, #1
 800c774:	61a3      	str	r3, [r4, #24]
 800c776:	e7d1      	b.n	800c71c <__sinit+0xc>
 800c778:	0800e5dc 	.word	0x0800e5dc
 800c77c:	0800c6a9 	.word	0x0800c6a9

0800c780 <__sfp>:
 800c780:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c782:	4607      	mov	r7, r0
 800c784:	f7ff ffac 	bl	800c6e0 <__sfp_lock_acquire>
 800c788:	4b1e      	ldr	r3, [pc, #120]	; (800c804 <__sfp+0x84>)
 800c78a:	681e      	ldr	r6, [r3, #0]
 800c78c:	69b3      	ldr	r3, [r6, #24]
 800c78e:	b913      	cbnz	r3, 800c796 <__sfp+0x16>
 800c790:	4630      	mov	r0, r6
 800c792:	f7ff ffbd 	bl	800c710 <__sinit>
 800c796:	3648      	adds	r6, #72	; 0x48
 800c798:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800c79c:	3b01      	subs	r3, #1
 800c79e:	d503      	bpl.n	800c7a8 <__sfp+0x28>
 800c7a0:	6833      	ldr	r3, [r6, #0]
 800c7a2:	b30b      	cbz	r3, 800c7e8 <__sfp+0x68>
 800c7a4:	6836      	ldr	r6, [r6, #0]
 800c7a6:	e7f7      	b.n	800c798 <__sfp+0x18>
 800c7a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800c7ac:	b9d5      	cbnz	r5, 800c7e4 <__sfp+0x64>
 800c7ae:	4b16      	ldr	r3, [pc, #88]	; (800c808 <__sfp+0x88>)
 800c7b0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800c7b4:	60e3      	str	r3, [r4, #12]
 800c7b6:	6665      	str	r5, [r4, #100]	; 0x64
 800c7b8:	f000 fbc4 	bl	800cf44 <__retarget_lock_init_recursive>
 800c7bc:	f7ff ff96 	bl	800c6ec <__sfp_lock_release>
 800c7c0:	2208      	movs	r2, #8
 800c7c2:	4629      	mov	r1, r5
 800c7c4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800c7c8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800c7cc:	6025      	str	r5, [r4, #0]
 800c7ce:	61a5      	str	r5, [r4, #24]
 800c7d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800c7d4:	f7fd f8fe 	bl	80099d4 <memset>
 800c7d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800c7dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800c7e0:	4620      	mov	r0, r4
 800c7e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c7e4:	3468      	adds	r4, #104	; 0x68
 800c7e6:	e7d9      	b.n	800c79c <__sfp+0x1c>
 800c7e8:	2104      	movs	r1, #4
 800c7ea:	4638      	mov	r0, r7
 800c7ec:	f7ff ff62 	bl	800c6b4 <__sfmoreglue>
 800c7f0:	4604      	mov	r4, r0
 800c7f2:	6030      	str	r0, [r6, #0]
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	d1d5      	bne.n	800c7a4 <__sfp+0x24>
 800c7f8:	f7ff ff78 	bl	800c6ec <__sfp_lock_release>
 800c7fc:	230c      	movs	r3, #12
 800c7fe:	603b      	str	r3, [r7, #0]
 800c800:	e7ee      	b.n	800c7e0 <__sfp+0x60>
 800c802:	bf00      	nop
 800c804:	0800e5dc 	.word	0x0800e5dc
 800c808:	ffff0001 	.word	0xffff0001

0800c80c <fiprintf>:
 800c80c:	b40e      	push	{r1, r2, r3}
 800c80e:	b503      	push	{r0, r1, lr}
 800c810:	4601      	mov	r1, r0
 800c812:	ab03      	add	r3, sp, #12
 800c814:	4805      	ldr	r0, [pc, #20]	; (800c82c <fiprintf+0x20>)
 800c816:	f853 2b04 	ldr.w	r2, [r3], #4
 800c81a:	6800      	ldr	r0, [r0, #0]
 800c81c:	9301      	str	r3, [sp, #4]
 800c81e:	f001 fb4d 	bl	800debc <_vfiprintf_r>
 800c822:	b002      	add	sp, #8
 800c824:	f85d eb04 	ldr.w	lr, [sp], #4
 800c828:	b003      	add	sp, #12
 800c82a:	4770      	bx	lr
 800c82c:	20000610 	.word	0x20000610

0800c830 <_fwalk_reent>:
 800c830:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c834:	4606      	mov	r6, r0
 800c836:	4688      	mov	r8, r1
 800c838:	2700      	movs	r7, #0
 800c83a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800c83e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800c842:	f1b9 0901 	subs.w	r9, r9, #1
 800c846:	d505      	bpl.n	800c854 <_fwalk_reent+0x24>
 800c848:	6824      	ldr	r4, [r4, #0]
 800c84a:	2c00      	cmp	r4, #0
 800c84c:	d1f7      	bne.n	800c83e <_fwalk_reent+0xe>
 800c84e:	4638      	mov	r0, r7
 800c850:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c854:	89ab      	ldrh	r3, [r5, #12]
 800c856:	2b01      	cmp	r3, #1
 800c858:	d907      	bls.n	800c86a <_fwalk_reent+0x3a>
 800c85a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800c85e:	3301      	adds	r3, #1
 800c860:	d003      	beq.n	800c86a <_fwalk_reent+0x3a>
 800c862:	4629      	mov	r1, r5
 800c864:	4630      	mov	r0, r6
 800c866:	47c0      	blx	r8
 800c868:	4307      	orrs	r7, r0
 800c86a:	3568      	adds	r5, #104	; 0x68
 800c86c:	e7e9      	b.n	800c842 <_fwalk_reent+0x12>

0800c86e <rshift>:
 800c86e:	6903      	ldr	r3, [r0, #16]
 800c870:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c874:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c878:	f100 0414 	add.w	r4, r0, #20
 800c87c:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c880:	dd46      	ble.n	800c910 <rshift+0xa2>
 800c882:	f011 011f 	ands.w	r1, r1, #31
 800c886:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c88a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c88e:	d10c      	bne.n	800c8aa <rshift+0x3c>
 800c890:	4629      	mov	r1, r5
 800c892:	f100 0710 	add.w	r7, r0, #16
 800c896:	42b1      	cmp	r1, r6
 800c898:	d335      	bcc.n	800c906 <rshift+0x98>
 800c89a:	1a9b      	subs	r3, r3, r2
 800c89c:	009b      	lsls	r3, r3, #2
 800c89e:	1eea      	subs	r2, r5, #3
 800c8a0:	4296      	cmp	r6, r2
 800c8a2:	bf38      	it	cc
 800c8a4:	2300      	movcc	r3, #0
 800c8a6:	4423      	add	r3, r4
 800c8a8:	e015      	b.n	800c8d6 <rshift+0x68>
 800c8aa:	46a1      	mov	r9, r4
 800c8ac:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c8b0:	f1c1 0820 	rsb	r8, r1, #32
 800c8b4:	40cf      	lsrs	r7, r1
 800c8b6:	f105 0e04 	add.w	lr, r5, #4
 800c8ba:	4576      	cmp	r6, lr
 800c8bc:	46f4      	mov	ip, lr
 800c8be:	d816      	bhi.n	800c8ee <rshift+0x80>
 800c8c0:	1a9a      	subs	r2, r3, r2
 800c8c2:	0092      	lsls	r2, r2, #2
 800c8c4:	3a04      	subs	r2, #4
 800c8c6:	3501      	adds	r5, #1
 800c8c8:	42ae      	cmp	r6, r5
 800c8ca:	bf38      	it	cc
 800c8cc:	2200      	movcc	r2, #0
 800c8ce:	18a3      	adds	r3, r4, r2
 800c8d0:	50a7      	str	r7, [r4, r2]
 800c8d2:	b107      	cbz	r7, 800c8d6 <rshift+0x68>
 800c8d4:	3304      	adds	r3, #4
 800c8d6:	42a3      	cmp	r3, r4
 800c8d8:	eba3 0204 	sub.w	r2, r3, r4
 800c8dc:	bf08      	it	eq
 800c8de:	2300      	moveq	r3, #0
 800c8e0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c8e4:	6102      	str	r2, [r0, #16]
 800c8e6:	bf08      	it	eq
 800c8e8:	6143      	streq	r3, [r0, #20]
 800c8ea:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c8ee:	f8dc c000 	ldr.w	ip, [ip]
 800c8f2:	fa0c fc08 	lsl.w	ip, ip, r8
 800c8f6:	ea4c 0707 	orr.w	r7, ip, r7
 800c8fa:	f849 7b04 	str.w	r7, [r9], #4
 800c8fe:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c902:	40cf      	lsrs	r7, r1
 800c904:	e7d9      	b.n	800c8ba <rshift+0x4c>
 800c906:	f851 cb04 	ldr.w	ip, [r1], #4
 800c90a:	f847 cf04 	str.w	ip, [r7, #4]!
 800c90e:	e7c2      	b.n	800c896 <rshift+0x28>
 800c910:	4623      	mov	r3, r4
 800c912:	e7e0      	b.n	800c8d6 <rshift+0x68>

0800c914 <__hexdig_fun>:
 800c914:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c918:	2b09      	cmp	r3, #9
 800c91a:	d802      	bhi.n	800c922 <__hexdig_fun+0xe>
 800c91c:	3820      	subs	r0, #32
 800c91e:	b2c0      	uxtb	r0, r0
 800c920:	4770      	bx	lr
 800c922:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c926:	2b05      	cmp	r3, #5
 800c928:	d801      	bhi.n	800c92e <__hexdig_fun+0x1a>
 800c92a:	3847      	subs	r0, #71	; 0x47
 800c92c:	e7f7      	b.n	800c91e <__hexdig_fun+0xa>
 800c92e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c932:	2b05      	cmp	r3, #5
 800c934:	d801      	bhi.n	800c93a <__hexdig_fun+0x26>
 800c936:	3827      	subs	r0, #39	; 0x27
 800c938:	e7f1      	b.n	800c91e <__hexdig_fun+0xa>
 800c93a:	2000      	movs	r0, #0
 800c93c:	4770      	bx	lr
	...

0800c940 <__gethex>:
 800c940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c944:	b08b      	sub	sp, #44	; 0x2c
 800c946:	9305      	str	r3, [sp, #20]
 800c948:	4bb2      	ldr	r3, [pc, #712]	; (800cc14 <__gethex+0x2d4>)
 800c94a:	9002      	str	r0, [sp, #8]
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	468b      	mov	fp, r1
 800c950:	4618      	mov	r0, r3
 800c952:	4690      	mov	r8, r2
 800c954:	9303      	str	r3, [sp, #12]
 800c956:	f7f3 fc71 	bl	800023c <strlen>
 800c95a:	4682      	mov	sl, r0
 800c95c:	9b03      	ldr	r3, [sp, #12]
 800c95e:	f8db 2000 	ldr.w	r2, [fp]
 800c962:	4403      	add	r3, r0
 800c964:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c968:	9306      	str	r3, [sp, #24]
 800c96a:	1c93      	adds	r3, r2, #2
 800c96c:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800c970:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800c974:	32fe      	adds	r2, #254	; 0xfe
 800c976:	18d1      	adds	r1, r2, r3
 800c978:	461f      	mov	r7, r3
 800c97a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800c97e:	9101      	str	r1, [sp, #4]
 800c980:	2830      	cmp	r0, #48	; 0x30
 800c982:	d0f8      	beq.n	800c976 <__gethex+0x36>
 800c984:	f7ff ffc6 	bl	800c914 <__hexdig_fun>
 800c988:	4604      	mov	r4, r0
 800c98a:	2800      	cmp	r0, #0
 800c98c:	d13a      	bne.n	800ca04 <__gethex+0xc4>
 800c98e:	4652      	mov	r2, sl
 800c990:	4638      	mov	r0, r7
 800c992:	9903      	ldr	r1, [sp, #12]
 800c994:	f001 fc63 	bl	800e25e <strncmp>
 800c998:	4605      	mov	r5, r0
 800c99a:	2800      	cmp	r0, #0
 800c99c:	d166      	bne.n	800ca6c <__gethex+0x12c>
 800c99e:	f817 000a 	ldrb.w	r0, [r7, sl]
 800c9a2:	eb07 060a 	add.w	r6, r7, sl
 800c9a6:	f7ff ffb5 	bl	800c914 <__hexdig_fun>
 800c9aa:	2800      	cmp	r0, #0
 800c9ac:	d060      	beq.n	800ca70 <__gethex+0x130>
 800c9ae:	4633      	mov	r3, r6
 800c9b0:	7818      	ldrb	r0, [r3, #0]
 800c9b2:	461f      	mov	r7, r3
 800c9b4:	2830      	cmp	r0, #48	; 0x30
 800c9b6:	f103 0301 	add.w	r3, r3, #1
 800c9ba:	d0f9      	beq.n	800c9b0 <__gethex+0x70>
 800c9bc:	f7ff ffaa 	bl	800c914 <__hexdig_fun>
 800c9c0:	2301      	movs	r3, #1
 800c9c2:	fab0 f480 	clz	r4, r0
 800c9c6:	4635      	mov	r5, r6
 800c9c8:	0964      	lsrs	r4, r4, #5
 800c9ca:	9301      	str	r3, [sp, #4]
 800c9cc:	463a      	mov	r2, r7
 800c9ce:	4616      	mov	r6, r2
 800c9d0:	7830      	ldrb	r0, [r6, #0]
 800c9d2:	3201      	adds	r2, #1
 800c9d4:	f7ff ff9e 	bl	800c914 <__hexdig_fun>
 800c9d8:	2800      	cmp	r0, #0
 800c9da:	d1f8      	bne.n	800c9ce <__gethex+0x8e>
 800c9dc:	4652      	mov	r2, sl
 800c9de:	4630      	mov	r0, r6
 800c9e0:	9903      	ldr	r1, [sp, #12]
 800c9e2:	f001 fc3c 	bl	800e25e <strncmp>
 800c9e6:	b980      	cbnz	r0, 800ca0a <__gethex+0xca>
 800c9e8:	b94d      	cbnz	r5, 800c9fe <__gethex+0xbe>
 800c9ea:	eb06 050a 	add.w	r5, r6, sl
 800c9ee:	462a      	mov	r2, r5
 800c9f0:	4616      	mov	r6, r2
 800c9f2:	7830      	ldrb	r0, [r6, #0]
 800c9f4:	3201      	adds	r2, #1
 800c9f6:	f7ff ff8d 	bl	800c914 <__hexdig_fun>
 800c9fa:	2800      	cmp	r0, #0
 800c9fc:	d1f8      	bne.n	800c9f0 <__gethex+0xb0>
 800c9fe:	1bad      	subs	r5, r5, r6
 800ca00:	00ad      	lsls	r5, r5, #2
 800ca02:	e004      	b.n	800ca0e <__gethex+0xce>
 800ca04:	2400      	movs	r4, #0
 800ca06:	4625      	mov	r5, r4
 800ca08:	e7e0      	b.n	800c9cc <__gethex+0x8c>
 800ca0a:	2d00      	cmp	r5, #0
 800ca0c:	d1f7      	bne.n	800c9fe <__gethex+0xbe>
 800ca0e:	7833      	ldrb	r3, [r6, #0]
 800ca10:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ca14:	2b50      	cmp	r3, #80	; 0x50
 800ca16:	d139      	bne.n	800ca8c <__gethex+0x14c>
 800ca18:	7873      	ldrb	r3, [r6, #1]
 800ca1a:	2b2b      	cmp	r3, #43	; 0x2b
 800ca1c:	d02a      	beq.n	800ca74 <__gethex+0x134>
 800ca1e:	2b2d      	cmp	r3, #45	; 0x2d
 800ca20:	d02c      	beq.n	800ca7c <__gethex+0x13c>
 800ca22:	f04f 0900 	mov.w	r9, #0
 800ca26:	1c71      	adds	r1, r6, #1
 800ca28:	7808      	ldrb	r0, [r1, #0]
 800ca2a:	f7ff ff73 	bl	800c914 <__hexdig_fun>
 800ca2e:	1e43      	subs	r3, r0, #1
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2b18      	cmp	r3, #24
 800ca34:	d82a      	bhi.n	800ca8c <__gethex+0x14c>
 800ca36:	f1a0 0210 	sub.w	r2, r0, #16
 800ca3a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ca3e:	f7ff ff69 	bl	800c914 <__hexdig_fun>
 800ca42:	1e43      	subs	r3, r0, #1
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	2b18      	cmp	r3, #24
 800ca48:	d91b      	bls.n	800ca82 <__gethex+0x142>
 800ca4a:	f1b9 0f00 	cmp.w	r9, #0
 800ca4e:	d000      	beq.n	800ca52 <__gethex+0x112>
 800ca50:	4252      	negs	r2, r2
 800ca52:	4415      	add	r5, r2
 800ca54:	f8cb 1000 	str.w	r1, [fp]
 800ca58:	b1d4      	cbz	r4, 800ca90 <__gethex+0x150>
 800ca5a:	9b01      	ldr	r3, [sp, #4]
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	bf14      	ite	ne
 800ca60:	2700      	movne	r7, #0
 800ca62:	2706      	moveq	r7, #6
 800ca64:	4638      	mov	r0, r7
 800ca66:	b00b      	add	sp, #44	; 0x2c
 800ca68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ca6c:	463e      	mov	r6, r7
 800ca6e:	4625      	mov	r5, r4
 800ca70:	2401      	movs	r4, #1
 800ca72:	e7cc      	b.n	800ca0e <__gethex+0xce>
 800ca74:	f04f 0900 	mov.w	r9, #0
 800ca78:	1cb1      	adds	r1, r6, #2
 800ca7a:	e7d5      	b.n	800ca28 <__gethex+0xe8>
 800ca7c:	f04f 0901 	mov.w	r9, #1
 800ca80:	e7fa      	b.n	800ca78 <__gethex+0x138>
 800ca82:	230a      	movs	r3, #10
 800ca84:	fb03 0202 	mla	r2, r3, r2, r0
 800ca88:	3a10      	subs	r2, #16
 800ca8a:	e7d6      	b.n	800ca3a <__gethex+0xfa>
 800ca8c:	4631      	mov	r1, r6
 800ca8e:	e7e1      	b.n	800ca54 <__gethex+0x114>
 800ca90:	4621      	mov	r1, r4
 800ca92:	1bf3      	subs	r3, r6, r7
 800ca94:	3b01      	subs	r3, #1
 800ca96:	2b07      	cmp	r3, #7
 800ca98:	dc0a      	bgt.n	800cab0 <__gethex+0x170>
 800ca9a:	9802      	ldr	r0, [sp, #8]
 800ca9c:	f000 fae2 	bl	800d064 <_Balloc>
 800caa0:	4604      	mov	r4, r0
 800caa2:	b940      	cbnz	r0, 800cab6 <__gethex+0x176>
 800caa4:	4602      	mov	r2, r0
 800caa6:	21de      	movs	r1, #222	; 0xde
 800caa8:	4b5b      	ldr	r3, [pc, #364]	; (800cc18 <__gethex+0x2d8>)
 800caaa:	485c      	ldr	r0, [pc, #368]	; (800cc1c <__gethex+0x2dc>)
 800caac:	f7fe fe82 	bl	800b7b4 <__assert_func>
 800cab0:	3101      	adds	r1, #1
 800cab2:	105b      	asrs	r3, r3, #1
 800cab4:	e7ef      	b.n	800ca96 <__gethex+0x156>
 800cab6:	f04f 0b00 	mov.w	fp, #0
 800caba:	f100 0914 	add.w	r9, r0, #20
 800cabe:	f1ca 0301 	rsb	r3, sl, #1
 800cac2:	f8cd 9010 	str.w	r9, [sp, #16]
 800cac6:	f8cd b004 	str.w	fp, [sp, #4]
 800caca:	9308      	str	r3, [sp, #32]
 800cacc:	42b7      	cmp	r7, r6
 800cace:	d33f      	bcc.n	800cb50 <__gethex+0x210>
 800cad0:	9f04      	ldr	r7, [sp, #16]
 800cad2:	9b01      	ldr	r3, [sp, #4]
 800cad4:	f847 3b04 	str.w	r3, [r7], #4
 800cad8:	eba7 0709 	sub.w	r7, r7, r9
 800cadc:	10bf      	asrs	r7, r7, #2
 800cade:	6127      	str	r7, [r4, #16]
 800cae0:	4618      	mov	r0, r3
 800cae2:	f000 fbb1 	bl	800d248 <__hi0bits>
 800cae6:	017f      	lsls	r7, r7, #5
 800cae8:	f8d8 6000 	ldr.w	r6, [r8]
 800caec:	1a3f      	subs	r7, r7, r0
 800caee:	42b7      	cmp	r7, r6
 800caf0:	dd62      	ble.n	800cbb8 <__gethex+0x278>
 800caf2:	1bbf      	subs	r7, r7, r6
 800caf4:	4639      	mov	r1, r7
 800caf6:	4620      	mov	r0, r4
 800caf8:	f000 ff4b 	bl	800d992 <__any_on>
 800cafc:	4682      	mov	sl, r0
 800cafe:	b1a8      	cbz	r0, 800cb2c <__gethex+0x1ec>
 800cb00:	f04f 0a01 	mov.w	sl, #1
 800cb04:	1e7b      	subs	r3, r7, #1
 800cb06:	1159      	asrs	r1, r3, #5
 800cb08:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cb0c:	f003 021f 	and.w	r2, r3, #31
 800cb10:	fa0a f202 	lsl.w	r2, sl, r2
 800cb14:	420a      	tst	r2, r1
 800cb16:	d009      	beq.n	800cb2c <__gethex+0x1ec>
 800cb18:	4553      	cmp	r3, sl
 800cb1a:	dd05      	ble.n	800cb28 <__gethex+0x1e8>
 800cb1c:	4620      	mov	r0, r4
 800cb1e:	1eb9      	subs	r1, r7, #2
 800cb20:	f000 ff37 	bl	800d992 <__any_on>
 800cb24:	2800      	cmp	r0, #0
 800cb26:	d144      	bne.n	800cbb2 <__gethex+0x272>
 800cb28:	f04f 0a02 	mov.w	sl, #2
 800cb2c:	4639      	mov	r1, r7
 800cb2e:	4620      	mov	r0, r4
 800cb30:	f7ff fe9d 	bl	800c86e <rshift>
 800cb34:	443d      	add	r5, r7
 800cb36:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cb3a:	42ab      	cmp	r3, r5
 800cb3c:	da4a      	bge.n	800cbd4 <__gethex+0x294>
 800cb3e:	4621      	mov	r1, r4
 800cb40:	9802      	ldr	r0, [sp, #8]
 800cb42:	f000 facf 	bl	800d0e4 <_Bfree>
 800cb46:	2300      	movs	r3, #0
 800cb48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cb4a:	27a3      	movs	r7, #163	; 0xa3
 800cb4c:	6013      	str	r3, [r2, #0]
 800cb4e:	e789      	b.n	800ca64 <__gethex+0x124>
 800cb50:	1e73      	subs	r3, r6, #1
 800cb52:	9a06      	ldr	r2, [sp, #24]
 800cb54:	9307      	str	r3, [sp, #28]
 800cb56:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cb5a:	4293      	cmp	r3, r2
 800cb5c:	d019      	beq.n	800cb92 <__gethex+0x252>
 800cb5e:	f1bb 0f20 	cmp.w	fp, #32
 800cb62:	d107      	bne.n	800cb74 <__gethex+0x234>
 800cb64:	9b04      	ldr	r3, [sp, #16]
 800cb66:	9a01      	ldr	r2, [sp, #4]
 800cb68:	f843 2b04 	str.w	r2, [r3], #4
 800cb6c:	9304      	str	r3, [sp, #16]
 800cb6e:	2300      	movs	r3, #0
 800cb70:	469b      	mov	fp, r3
 800cb72:	9301      	str	r3, [sp, #4]
 800cb74:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cb78:	f7ff fecc 	bl	800c914 <__hexdig_fun>
 800cb7c:	9b01      	ldr	r3, [sp, #4]
 800cb7e:	f000 000f 	and.w	r0, r0, #15
 800cb82:	fa00 f00b 	lsl.w	r0, r0, fp
 800cb86:	4303      	orrs	r3, r0
 800cb88:	9301      	str	r3, [sp, #4]
 800cb8a:	f10b 0b04 	add.w	fp, fp, #4
 800cb8e:	9b07      	ldr	r3, [sp, #28]
 800cb90:	e00d      	b.n	800cbae <__gethex+0x26e>
 800cb92:	9a08      	ldr	r2, [sp, #32]
 800cb94:	1e73      	subs	r3, r6, #1
 800cb96:	4413      	add	r3, r2
 800cb98:	42bb      	cmp	r3, r7
 800cb9a:	d3e0      	bcc.n	800cb5e <__gethex+0x21e>
 800cb9c:	4618      	mov	r0, r3
 800cb9e:	4652      	mov	r2, sl
 800cba0:	9903      	ldr	r1, [sp, #12]
 800cba2:	9309      	str	r3, [sp, #36]	; 0x24
 800cba4:	f001 fb5b 	bl	800e25e <strncmp>
 800cba8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cbaa:	2800      	cmp	r0, #0
 800cbac:	d1d7      	bne.n	800cb5e <__gethex+0x21e>
 800cbae:	461e      	mov	r6, r3
 800cbb0:	e78c      	b.n	800cacc <__gethex+0x18c>
 800cbb2:	f04f 0a03 	mov.w	sl, #3
 800cbb6:	e7b9      	b.n	800cb2c <__gethex+0x1ec>
 800cbb8:	da09      	bge.n	800cbce <__gethex+0x28e>
 800cbba:	1bf7      	subs	r7, r6, r7
 800cbbc:	4621      	mov	r1, r4
 800cbbe:	463a      	mov	r2, r7
 800cbc0:	9802      	ldr	r0, [sp, #8]
 800cbc2:	f000 fca7 	bl	800d514 <__lshift>
 800cbc6:	4604      	mov	r4, r0
 800cbc8:	1bed      	subs	r5, r5, r7
 800cbca:	f100 0914 	add.w	r9, r0, #20
 800cbce:	f04f 0a00 	mov.w	sl, #0
 800cbd2:	e7b0      	b.n	800cb36 <__gethex+0x1f6>
 800cbd4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cbd8:	42a8      	cmp	r0, r5
 800cbda:	dd72      	ble.n	800ccc2 <__gethex+0x382>
 800cbdc:	1b45      	subs	r5, r0, r5
 800cbde:	42ae      	cmp	r6, r5
 800cbe0:	dc35      	bgt.n	800cc4e <__gethex+0x30e>
 800cbe2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cbe6:	2b02      	cmp	r3, #2
 800cbe8:	d029      	beq.n	800cc3e <__gethex+0x2fe>
 800cbea:	2b03      	cmp	r3, #3
 800cbec:	d02b      	beq.n	800cc46 <__gethex+0x306>
 800cbee:	2b01      	cmp	r3, #1
 800cbf0:	d11c      	bne.n	800cc2c <__gethex+0x2ec>
 800cbf2:	42ae      	cmp	r6, r5
 800cbf4:	d11a      	bne.n	800cc2c <__gethex+0x2ec>
 800cbf6:	2e01      	cmp	r6, #1
 800cbf8:	d112      	bne.n	800cc20 <__gethex+0x2e0>
 800cbfa:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cbfe:	9a05      	ldr	r2, [sp, #20]
 800cc00:	2762      	movs	r7, #98	; 0x62
 800cc02:	6013      	str	r3, [r2, #0]
 800cc04:	2301      	movs	r3, #1
 800cc06:	6123      	str	r3, [r4, #16]
 800cc08:	f8c9 3000 	str.w	r3, [r9]
 800cc0c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cc0e:	601c      	str	r4, [r3, #0]
 800cc10:	e728      	b.n	800ca64 <__gethex+0x124>
 800cc12:	bf00      	nop
 800cc14:	0800e964 	.word	0x0800e964
 800cc18:	0800e889 	.word	0x0800e889
 800cc1c:	0800e8fc 	.word	0x0800e8fc
 800cc20:	4620      	mov	r0, r4
 800cc22:	1e71      	subs	r1, r6, #1
 800cc24:	f000 feb5 	bl	800d992 <__any_on>
 800cc28:	2800      	cmp	r0, #0
 800cc2a:	d1e6      	bne.n	800cbfa <__gethex+0x2ba>
 800cc2c:	4621      	mov	r1, r4
 800cc2e:	9802      	ldr	r0, [sp, #8]
 800cc30:	f000 fa58 	bl	800d0e4 <_Bfree>
 800cc34:	2300      	movs	r3, #0
 800cc36:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cc38:	2750      	movs	r7, #80	; 0x50
 800cc3a:	6013      	str	r3, [r2, #0]
 800cc3c:	e712      	b.n	800ca64 <__gethex+0x124>
 800cc3e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc40:	2b00      	cmp	r3, #0
 800cc42:	d1f3      	bne.n	800cc2c <__gethex+0x2ec>
 800cc44:	e7d9      	b.n	800cbfa <__gethex+0x2ba>
 800cc46:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d1d6      	bne.n	800cbfa <__gethex+0x2ba>
 800cc4c:	e7ee      	b.n	800cc2c <__gethex+0x2ec>
 800cc4e:	1e6f      	subs	r7, r5, #1
 800cc50:	f1ba 0f00 	cmp.w	sl, #0
 800cc54:	d132      	bne.n	800ccbc <__gethex+0x37c>
 800cc56:	b127      	cbz	r7, 800cc62 <__gethex+0x322>
 800cc58:	4639      	mov	r1, r7
 800cc5a:	4620      	mov	r0, r4
 800cc5c:	f000 fe99 	bl	800d992 <__any_on>
 800cc60:	4682      	mov	sl, r0
 800cc62:	2101      	movs	r1, #1
 800cc64:	117b      	asrs	r3, r7, #5
 800cc66:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cc6a:	f007 071f 	and.w	r7, r7, #31
 800cc6e:	fa01 f707 	lsl.w	r7, r1, r7
 800cc72:	421f      	tst	r7, r3
 800cc74:	f04f 0702 	mov.w	r7, #2
 800cc78:	4629      	mov	r1, r5
 800cc7a:	4620      	mov	r0, r4
 800cc7c:	bf18      	it	ne
 800cc7e:	f04a 0a02 	orrne.w	sl, sl, #2
 800cc82:	1b76      	subs	r6, r6, r5
 800cc84:	f7ff fdf3 	bl	800c86e <rshift>
 800cc88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cc8c:	f1ba 0f00 	cmp.w	sl, #0
 800cc90:	d048      	beq.n	800cd24 <__gethex+0x3e4>
 800cc92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc96:	2b02      	cmp	r3, #2
 800cc98:	d015      	beq.n	800ccc6 <__gethex+0x386>
 800cc9a:	2b03      	cmp	r3, #3
 800cc9c:	d017      	beq.n	800ccce <__gethex+0x38e>
 800cc9e:	2b01      	cmp	r3, #1
 800cca0:	d109      	bne.n	800ccb6 <__gethex+0x376>
 800cca2:	f01a 0f02 	tst.w	sl, #2
 800cca6:	d006      	beq.n	800ccb6 <__gethex+0x376>
 800cca8:	f8d9 0000 	ldr.w	r0, [r9]
 800ccac:	ea4a 0a00 	orr.w	sl, sl, r0
 800ccb0:	f01a 0f01 	tst.w	sl, #1
 800ccb4:	d10e      	bne.n	800ccd4 <__gethex+0x394>
 800ccb6:	f047 0710 	orr.w	r7, r7, #16
 800ccba:	e033      	b.n	800cd24 <__gethex+0x3e4>
 800ccbc:	f04f 0a01 	mov.w	sl, #1
 800ccc0:	e7cf      	b.n	800cc62 <__gethex+0x322>
 800ccc2:	2701      	movs	r7, #1
 800ccc4:	e7e2      	b.n	800cc8c <__gethex+0x34c>
 800ccc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ccc8:	f1c3 0301 	rsb	r3, r3, #1
 800cccc:	9315      	str	r3, [sp, #84]	; 0x54
 800ccce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ccd0:	2b00      	cmp	r3, #0
 800ccd2:	d0f0      	beq.n	800ccb6 <__gethex+0x376>
 800ccd4:	f04f 0c00 	mov.w	ip, #0
 800ccd8:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ccdc:	f104 0314 	add.w	r3, r4, #20
 800cce0:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cce4:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cce8:	4618      	mov	r0, r3
 800ccea:	f853 2b04 	ldr.w	r2, [r3], #4
 800ccee:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ccf2:	d01c      	beq.n	800cd2e <__gethex+0x3ee>
 800ccf4:	3201      	adds	r2, #1
 800ccf6:	6002      	str	r2, [r0, #0]
 800ccf8:	2f02      	cmp	r7, #2
 800ccfa:	f104 0314 	add.w	r3, r4, #20
 800ccfe:	d13d      	bne.n	800cd7c <__gethex+0x43c>
 800cd00:	f8d8 2000 	ldr.w	r2, [r8]
 800cd04:	3a01      	subs	r2, #1
 800cd06:	42b2      	cmp	r2, r6
 800cd08:	d10a      	bne.n	800cd20 <__gethex+0x3e0>
 800cd0a:	2201      	movs	r2, #1
 800cd0c:	1171      	asrs	r1, r6, #5
 800cd0e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cd12:	f006 061f 	and.w	r6, r6, #31
 800cd16:	fa02 f606 	lsl.w	r6, r2, r6
 800cd1a:	421e      	tst	r6, r3
 800cd1c:	bf18      	it	ne
 800cd1e:	4617      	movne	r7, r2
 800cd20:	f047 0720 	orr.w	r7, r7, #32
 800cd24:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cd26:	601c      	str	r4, [r3, #0]
 800cd28:	9b05      	ldr	r3, [sp, #20]
 800cd2a:	601d      	str	r5, [r3, #0]
 800cd2c:	e69a      	b.n	800ca64 <__gethex+0x124>
 800cd2e:	4299      	cmp	r1, r3
 800cd30:	f843 cc04 	str.w	ip, [r3, #-4]
 800cd34:	d8d8      	bhi.n	800cce8 <__gethex+0x3a8>
 800cd36:	68a3      	ldr	r3, [r4, #8]
 800cd38:	459b      	cmp	fp, r3
 800cd3a:	db17      	blt.n	800cd6c <__gethex+0x42c>
 800cd3c:	6861      	ldr	r1, [r4, #4]
 800cd3e:	9802      	ldr	r0, [sp, #8]
 800cd40:	3101      	adds	r1, #1
 800cd42:	f000 f98f 	bl	800d064 <_Balloc>
 800cd46:	4681      	mov	r9, r0
 800cd48:	b918      	cbnz	r0, 800cd52 <__gethex+0x412>
 800cd4a:	4602      	mov	r2, r0
 800cd4c:	2184      	movs	r1, #132	; 0x84
 800cd4e:	4b19      	ldr	r3, [pc, #100]	; (800cdb4 <__gethex+0x474>)
 800cd50:	e6ab      	b.n	800caaa <__gethex+0x16a>
 800cd52:	6922      	ldr	r2, [r4, #16]
 800cd54:	f104 010c 	add.w	r1, r4, #12
 800cd58:	3202      	adds	r2, #2
 800cd5a:	0092      	lsls	r2, r2, #2
 800cd5c:	300c      	adds	r0, #12
 800cd5e:	f7fc fe2b 	bl	80099b8 <memcpy>
 800cd62:	4621      	mov	r1, r4
 800cd64:	9802      	ldr	r0, [sp, #8]
 800cd66:	f000 f9bd 	bl	800d0e4 <_Bfree>
 800cd6a:	464c      	mov	r4, r9
 800cd6c:	6923      	ldr	r3, [r4, #16]
 800cd6e:	1c5a      	adds	r2, r3, #1
 800cd70:	6122      	str	r2, [r4, #16]
 800cd72:	2201      	movs	r2, #1
 800cd74:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800cd78:	615a      	str	r2, [r3, #20]
 800cd7a:	e7bd      	b.n	800ccf8 <__gethex+0x3b8>
 800cd7c:	6922      	ldr	r2, [r4, #16]
 800cd7e:	455a      	cmp	r2, fp
 800cd80:	dd0b      	ble.n	800cd9a <__gethex+0x45a>
 800cd82:	2101      	movs	r1, #1
 800cd84:	4620      	mov	r0, r4
 800cd86:	f7ff fd72 	bl	800c86e <rshift>
 800cd8a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cd8e:	3501      	adds	r5, #1
 800cd90:	42ab      	cmp	r3, r5
 800cd92:	f6ff aed4 	blt.w	800cb3e <__gethex+0x1fe>
 800cd96:	2701      	movs	r7, #1
 800cd98:	e7c2      	b.n	800cd20 <__gethex+0x3e0>
 800cd9a:	f016 061f 	ands.w	r6, r6, #31
 800cd9e:	d0fa      	beq.n	800cd96 <__gethex+0x456>
 800cda0:	4453      	add	r3, sl
 800cda2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800cda6:	f000 fa4f 	bl	800d248 <__hi0bits>
 800cdaa:	f1c6 0620 	rsb	r6, r6, #32
 800cdae:	42b0      	cmp	r0, r6
 800cdb0:	dbe7      	blt.n	800cd82 <__gethex+0x442>
 800cdb2:	e7f0      	b.n	800cd96 <__gethex+0x456>
 800cdb4:	0800e889 	.word	0x0800e889

0800cdb8 <L_shift>:
 800cdb8:	f1c2 0208 	rsb	r2, r2, #8
 800cdbc:	0092      	lsls	r2, r2, #2
 800cdbe:	b570      	push	{r4, r5, r6, lr}
 800cdc0:	f1c2 0620 	rsb	r6, r2, #32
 800cdc4:	6843      	ldr	r3, [r0, #4]
 800cdc6:	6804      	ldr	r4, [r0, #0]
 800cdc8:	fa03 f506 	lsl.w	r5, r3, r6
 800cdcc:	432c      	orrs	r4, r5
 800cdce:	40d3      	lsrs	r3, r2
 800cdd0:	6004      	str	r4, [r0, #0]
 800cdd2:	f840 3f04 	str.w	r3, [r0, #4]!
 800cdd6:	4288      	cmp	r0, r1
 800cdd8:	d3f4      	bcc.n	800cdc4 <L_shift+0xc>
 800cdda:	bd70      	pop	{r4, r5, r6, pc}

0800cddc <__match>:
 800cddc:	b530      	push	{r4, r5, lr}
 800cdde:	6803      	ldr	r3, [r0, #0]
 800cde0:	3301      	adds	r3, #1
 800cde2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cde6:	b914      	cbnz	r4, 800cdee <__match+0x12>
 800cde8:	6003      	str	r3, [r0, #0]
 800cdea:	2001      	movs	r0, #1
 800cdec:	bd30      	pop	{r4, r5, pc}
 800cdee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cdf2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800cdf6:	2d19      	cmp	r5, #25
 800cdf8:	bf98      	it	ls
 800cdfa:	3220      	addls	r2, #32
 800cdfc:	42a2      	cmp	r2, r4
 800cdfe:	d0f0      	beq.n	800cde2 <__match+0x6>
 800ce00:	2000      	movs	r0, #0
 800ce02:	e7f3      	b.n	800cdec <__match+0x10>

0800ce04 <__hexnan>:
 800ce04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce08:	2500      	movs	r5, #0
 800ce0a:	680b      	ldr	r3, [r1, #0]
 800ce0c:	4682      	mov	sl, r0
 800ce0e:	115e      	asrs	r6, r3, #5
 800ce10:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ce14:	f013 031f 	ands.w	r3, r3, #31
 800ce18:	bf18      	it	ne
 800ce1a:	3604      	addne	r6, #4
 800ce1c:	1f37      	subs	r7, r6, #4
 800ce1e:	46b9      	mov	r9, r7
 800ce20:	463c      	mov	r4, r7
 800ce22:	46ab      	mov	fp, r5
 800ce24:	b087      	sub	sp, #28
 800ce26:	4690      	mov	r8, r2
 800ce28:	6802      	ldr	r2, [r0, #0]
 800ce2a:	9301      	str	r3, [sp, #4]
 800ce2c:	f846 5c04 	str.w	r5, [r6, #-4]
 800ce30:	9502      	str	r5, [sp, #8]
 800ce32:	7851      	ldrb	r1, [r2, #1]
 800ce34:	1c53      	adds	r3, r2, #1
 800ce36:	9303      	str	r3, [sp, #12]
 800ce38:	b341      	cbz	r1, 800ce8c <__hexnan+0x88>
 800ce3a:	4608      	mov	r0, r1
 800ce3c:	9205      	str	r2, [sp, #20]
 800ce3e:	9104      	str	r1, [sp, #16]
 800ce40:	f7ff fd68 	bl	800c914 <__hexdig_fun>
 800ce44:	2800      	cmp	r0, #0
 800ce46:	d14f      	bne.n	800cee8 <__hexnan+0xe4>
 800ce48:	9904      	ldr	r1, [sp, #16]
 800ce4a:	9a05      	ldr	r2, [sp, #20]
 800ce4c:	2920      	cmp	r1, #32
 800ce4e:	d818      	bhi.n	800ce82 <__hexnan+0x7e>
 800ce50:	9b02      	ldr	r3, [sp, #8]
 800ce52:	459b      	cmp	fp, r3
 800ce54:	dd13      	ble.n	800ce7e <__hexnan+0x7a>
 800ce56:	454c      	cmp	r4, r9
 800ce58:	d206      	bcs.n	800ce68 <__hexnan+0x64>
 800ce5a:	2d07      	cmp	r5, #7
 800ce5c:	dc04      	bgt.n	800ce68 <__hexnan+0x64>
 800ce5e:	462a      	mov	r2, r5
 800ce60:	4649      	mov	r1, r9
 800ce62:	4620      	mov	r0, r4
 800ce64:	f7ff ffa8 	bl	800cdb8 <L_shift>
 800ce68:	4544      	cmp	r4, r8
 800ce6a:	d950      	bls.n	800cf0e <__hexnan+0x10a>
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	f1a4 0904 	sub.w	r9, r4, #4
 800ce72:	f844 3c04 	str.w	r3, [r4, #-4]
 800ce76:	461d      	mov	r5, r3
 800ce78:	464c      	mov	r4, r9
 800ce7a:	f8cd b008 	str.w	fp, [sp, #8]
 800ce7e:	9a03      	ldr	r2, [sp, #12]
 800ce80:	e7d7      	b.n	800ce32 <__hexnan+0x2e>
 800ce82:	2929      	cmp	r1, #41	; 0x29
 800ce84:	d156      	bne.n	800cf34 <__hexnan+0x130>
 800ce86:	3202      	adds	r2, #2
 800ce88:	f8ca 2000 	str.w	r2, [sl]
 800ce8c:	f1bb 0f00 	cmp.w	fp, #0
 800ce90:	d050      	beq.n	800cf34 <__hexnan+0x130>
 800ce92:	454c      	cmp	r4, r9
 800ce94:	d206      	bcs.n	800cea4 <__hexnan+0xa0>
 800ce96:	2d07      	cmp	r5, #7
 800ce98:	dc04      	bgt.n	800cea4 <__hexnan+0xa0>
 800ce9a:	462a      	mov	r2, r5
 800ce9c:	4649      	mov	r1, r9
 800ce9e:	4620      	mov	r0, r4
 800cea0:	f7ff ff8a 	bl	800cdb8 <L_shift>
 800cea4:	4544      	cmp	r4, r8
 800cea6:	d934      	bls.n	800cf12 <__hexnan+0x10e>
 800cea8:	4623      	mov	r3, r4
 800ceaa:	f1a8 0204 	sub.w	r2, r8, #4
 800ceae:	f853 1b04 	ldr.w	r1, [r3], #4
 800ceb2:	429f      	cmp	r7, r3
 800ceb4:	f842 1f04 	str.w	r1, [r2, #4]!
 800ceb8:	d2f9      	bcs.n	800ceae <__hexnan+0xaa>
 800ceba:	1b3b      	subs	r3, r7, r4
 800cebc:	f023 0303 	bic.w	r3, r3, #3
 800cec0:	3304      	adds	r3, #4
 800cec2:	3401      	adds	r4, #1
 800cec4:	3e03      	subs	r6, #3
 800cec6:	42b4      	cmp	r4, r6
 800cec8:	bf88      	it	hi
 800ceca:	2304      	movhi	r3, #4
 800cecc:	2200      	movs	r2, #0
 800cece:	4443      	add	r3, r8
 800ced0:	f843 2b04 	str.w	r2, [r3], #4
 800ced4:	429f      	cmp	r7, r3
 800ced6:	d2fb      	bcs.n	800ced0 <__hexnan+0xcc>
 800ced8:	683b      	ldr	r3, [r7, #0]
 800ceda:	b91b      	cbnz	r3, 800cee4 <__hexnan+0xe0>
 800cedc:	4547      	cmp	r7, r8
 800cede:	d127      	bne.n	800cf30 <__hexnan+0x12c>
 800cee0:	2301      	movs	r3, #1
 800cee2:	603b      	str	r3, [r7, #0]
 800cee4:	2005      	movs	r0, #5
 800cee6:	e026      	b.n	800cf36 <__hexnan+0x132>
 800cee8:	3501      	adds	r5, #1
 800ceea:	2d08      	cmp	r5, #8
 800ceec:	f10b 0b01 	add.w	fp, fp, #1
 800cef0:	dd06      	ble.n	800cf00 <__hexnan+0xfc>
 800cef2:	4544      	cmp	r4, r8
 800cef4:	d9c3      	bls.n	800ce7e <__hexnan+0x7a>
 800cef6:	2300      	movs	r3, #0
 800cef8:	2501      	movs	r5, #1
 800cefa:	f844 3c04 	str.w	r3, [r4, #-4]
 800cefe:	3c04      	subs	r4, #4
 800cf00:	6822      	ldr	r2, [r4, #0]
 800cf02:	f000 000f 	and.w	r0, r0, #15
 800cf06:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cf0a:	6022      	str	r2, [r4, #0]
 800cf0c:	e7b7      	b.n	800ce7e <__hexnan+0x7a>
 800cf0e:	2508      	movs	r5, #8
 800cf10:	e7b5      	b.n	800ce7e <__hexnan+0x7a>
 800cf12:	9b01      	ldr	r3, [sp, #4]
 800cf14:	2b00      	cmp	r3, #0
 800cf16:	d0df      	beq.n	800ced8 <__hexnan+0xd4>
 800cf18:	f04f 32ff 	mov.w	r2, #4294967295
 800cf1c:	f1c3 0320 	rsb	r3, r3, #32
 800cf20:	fa22 f303 	lsr.w	r3, r2, r3
 800cf24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cf28:	401a      	ands	r2, r3
 800cf2a:	f846 2c04 	str.w	r2, [r6, #-4]
 800cf2e:	e7d3      	b.n	800ced8 <__hexnan+0xd4>
 800cf30:	3f04      	subs	r7, #4
 800cf32:	e7d1      	b.n	800ced8 <__hexnan+0xd4>
 800cf34:	2004      	movs	r0, #4
 800cf36:	b007      	add	sp, #28
 800cf38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cf3c <_localeconv_r>:
 800cf3c:	4800      	ldr	r0, [pc, #0]	; (800cf40 <_localeconv_r+0x4>)
 800cf3e:	4770      	bx	lr
 800cf40:	20000768 	.word	0x20000768

0800cf44 <__retarget_lock_init_recursive>:
 800cf44:	4770      	bx	lr

0800cf46 <__retarget_lock_acquire_recursive>:
 800cf46:	4770      	bx	lr

0800cf48 <__retarget_lock_release_recursive>:
 800cf48:	4770      	bx	lr

0800cf4a <__swhatbuf_r>:
 800cf4a:	b570      	push	{r4, r5, r6, lr}
 800cf4c:	460e      	mov	r6, r1
 800cf4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cf52:	4614      	mov	r4, r2
 800cf54:	2900      	cmp	r1, #0
 800cf56:	461d      	mov	r5, r3
 800cf58:	b096      	sub	sp, #88	; 0x58
 800cf5a:	da08      	bge.n	800cf6e <__swhatbuf_r+0x24>
 800cf5c:	2200      	movs	r2, #0
 800cf5e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cf62:	602a      	str	r2, [r5, #0]
 800cf64:	061a      	lsls	r2, r3, #24
 800cf66:	d410      	bmi.n	800cf8a <__swhatbuf_r+0x40>
 800cf68:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800cf6c:	e00e      	b.n	800cf8c <__swhatbuf_r+0x42>
 800cf6e:	466a      	mov	r2, sp
 800cf70:	f001 f9c0 	bl	800e2f4 <_fstat_r>
 800cf74:	2800      	cmp	r0, #0
 800cf76:	dbf1      	blt.n	800cf5c <__swhatbuf_r+0x12>
 800cf78:	9a01      	ldr	r2, [sp, #4]
 800cf7a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800cf7e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800cf82:	425a      	negs	r2, r3
 800cf84:	415a      	adcs	r2, r3
 800cf86:	602a      	str	r2, [r5, #0]
 800cf88:	e7ee      	b.n	800cf68 <__swhatbuf_r+0x1e>
 800cf8a:	2340      	movs	r3, #64	; 0x40
 800cf8c:	2000      	movs	r0, #0
 800cf8e:	6023      	str	r3, [r4, #0]
 800cf90:	b016      	add	sp, #88	; 0x58
 800cf92:	bd70      	pop	{r4, r5, r6, pc}

0800cf94 <__smakebuf_r>:
 800cf94:	898b      	ldrh	r3, [r1, #12]
 800cf96:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800cf98:	079d      	lsls	r5, r3, #30
 800cf9a:	4606      	mov	r6, r0
 800cf9c:	460c      	mov	r4, r1
 800cf9e:	d507      	bpl.n	800cfb0 <__smakebuf_r+0x1c>
 800cfa0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800cfa4:	6023      	str	r3, [r4, #0]
 800cfa6:	6123      	str	r3, [r4, #16]
 800cfa8:	2301      	movs	r3, #1
 800cfaa:	6163      	str	r3, [r4, #20]
 800cfac:	b002      	add	sp, #8
 800cfae:	bd70      	pop	{r4, r5, r6, pc}
 800cfb0:	466a      	mov	r2, sp
 800cfb2:	ab01      	add	r3, sp, #4
 800cfb4:	f7ff ffc9 	bl	800cf4a <__swhatbuf_r>
 800cfb8:	9900      	ldr	r1, [sp, #0]
 800cfba:	4605      	mov	r5, r0
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	f000 fd85 	bl	800dacc <_malloc_r>
 800cfc2:	b948      	cbnz	r0, 800cfd8 <__smakebuf_r+0x44>
 800cfc4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cfc8:	059a      	lsls	r2, r3, #22
 800cfca:	d4ef      	bmi.n	800cfac <__smakebuf_r+0x18>
 800cfcc:	f023 0303 	bic.w	r3, r3, #3
 800cfd0:	f043 0302 	orr.w	r3, r3, #2
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	e7e3      	b.n	800cfa0 <__smakebuf_r+0xc>
 800cfd8:	4b0d      	ldr	r3, [pc, #52]	; (800d010 <__smakebuf_r+0x7c>)
 800cfda:	62b3      	str	r3, [r6, #40]	; 0x28
 800cfdc:	89a3      	ldrh	r3, [r4, #12]
 800cfde:	6020      	str	r0, [r4, #0]
 800cfe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cfe4:	81a3      	strh	r3, [r4, #12]
 800cfe6:	9b00      	ldr	r3, [sp, #0]
 800cfe8:	6120      	str	r0, [r4, #16]
 800cfea:	6163      	str	r3, [r4, #20]
 800cfec:	9b01      	ldr	r3, [sp, #4]
 800cfee:	b15b      	cbz	r3, 800d008 <__smakebuf_r+0x74>
 800cff0:	4630      	mov	r0, r6
 800cff2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cff6:	f001 f98f 	bl	800e318 <_isatty_r>
 800cffa:	b128      	cbz	r0, 800d008 <__smakebuf_r+0x74>
 800cffc:	89a3      	ldrh	r3, [r4, #12]
 800cffe:	f023 0303 	bic.w	r3, r3, #3
 800d002:	f043 0301 	orr.w	r3, r3, #1
 800d006:	81a3      	strh	r3, [r4, #12]
 800d008:	89a0      	ldrh	r0, [r4, #12]
 800d00a:	4305      	orrs	r5, r0
 800d00c:	81a5      	strh	r5, [r4, #12]
 800d00e:	e7cd      	b.n	800cfac <__smakebuf_r+0x18>
 800d010:	0800c6a9 	.word	0x0800c6a9

0800d014 <malloc>:
 800d014:	4b02      	ldr	r3, [pc, #8]	; (800d020 <malloc+0xc>)
 800d016:	4601      	mov	r1, r0
 800d018:	6818      	ldr	r0, [r3, #0]
 800d01a:	f000 bd57 	b.w	800dacc <_malloc_r>
 800d01e:	bf00      	nop
 800d020:	20000610 	.word	0x20000610

0800d024 <__ascii_mbtowc>:
 800d024:	b082      	sub	sp, #8
 800d026:	b901      	cbnz	r1, 800d02a <__ascii_mbtowc+0x6>
 800d028:	a901      	add	r1, sp, #4
 800d02a:	b142      	cbz	r2, 800d03e <__ascii_mbtowc+0x1a>
 800d02c:	b14b      	cbz	r3, 800d042 <__ascii_mbtowc+0x1e>
 800d02e:	7813      	ldrb	r3, [r2, #0]
 800d030:	600b      	str	r3, [r1, #0]
 800d032:	7812      	ldrb	r2, [r2, #0]
 800d034:	1e10      	subs	r0, r2, #0
 800d036:	bf18      	it	ne
 800d038:	2001      	movne	r0, #1
 800d03a:	b002      	add	sp, #8
 800d03c:	4770      	bx	lr
 800d03e:	4610      	mov	r0, r2
 800d040:	e7fb      	b.n	800d03a <__ascii_mbtowc+0x16>
 800d042:	f06f 0001 	mvn.w	r0, #1
 800d046:	e7f8      	b.n	800d03a <__ascii_mbtowc+0x16>

0800d048 <memchr>:
 800d048:	4603      	mov	r3, r0
 800d04a:	b510      	push	{r4, lr}
 800d04c:	b2c9      	uxtb	r1, r1
 800d04e:	4402      	add	r2, r0
 800d050:	4293      	cmp	r3, r2
 800d052:	4618      	mov	r0, r3
 800d054:	d101      	bne.n	800d05a <memchr+0x12>
 800d056:	2000      	movs	r0, #0
 800d058:	e003      	b.n	800d062 <memchr+0x1a>
 800d05a:	7804      	ldrb	r4, [r0, #0]
 800d05c:	3301      	adds	r3, #1
 800d05e:	428c      	cmp	r4, r1
 800d060:	d1f6      	bne.n	800d050 <memchr+0x8>
 800d062:	bd10      	pop	{r4, pc}

0800d064 <_Balloc>:
 800d064:	b570      	push	{r4, r5, r6, lr}
 800d066:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d068:	4604      	mov	r4, r0
 800d06a:	460d      	mov	r5, r1
 800d06c:	b976      	cbnz	r6, 800d08c <_Balloc+0x28>
 800d06e:	2010      	movs	r0, #16
 800d070:	f7ff ffd0 	bl	800d014 <malloc>
 800d074:	4602      	mov	r2, r0
 800d076:	6260      	str	r0, [r4, #36]	; 0x24
 800d078:	b920      	cbnz	r0, 800d084 <_Balloc+0x20>
 800d07a:	2166      	movs	r1, #102	; 0x66
 800d07c:	4b17      	ldr	r3, [pc, #92]	; (800d0dc <_Balloc+0x78>)
 800d07e:	4818      	ldr	r0, [pc, #96]	; (800d0e0 <_Balloc+0x7c>)
 800d080:	f7fe fb98 	bl	800b7b4 <__assert_func>
 800d084:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d088:	6006      	str	r6, [r0, #0]
 800d08a:	60c6      	str	r6, [r0, #12]
 800d08c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d08e:	68f3      	ldr	r3, [r6, #12]
 800d090:	b183      	cbz	r3, 800d0b4 <_Balloc+0x50>
 800d092:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d09a:	b9b8      	cbnz	r0, 800d0cc <_Balloc+0x68>
 800d09c:	2101      	movs	r1, #1
 800d09e:	fa01 f605 	lsl.w	r6, r1, r5
 800d0a2:	1d72      	adds	r2, r6, #5
 800d0a4:	4620      	mov	r0, r4
 800d0a6:	0092      	lsls	r2, r2, #2
 800d0a8:	f000 fc94 	bl	800d9d4 <_calloc_r>
 800d0ac:	b160      	cbz	r0, 800d0c8 <_Balloc+0x64>
 800d0ae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d0b2:	e00e      	b.n	800d0d2 <_Balloc+0x6e>
 800d0b4:	2221      	movs	r2, #33	; 0x21
 800d0b6:	2104      	movs	r1, #4
 800d0b8:	4620      	mov	r0, r4
 800d0ba:	f000 fc8b 	bl	800d9d4 <_calloc_r>
 800d0be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0c0:	60f0      	str	r0, [r6, #12]
 800d0c2:	68db      	ldr	r3, [r3, #12]
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d1e4      	bne.n	800d092 <_Balloc+0x2e>
 800d0c8:	2000      	movs	r0, #0
 800d0ca:	bd70      	pop	{r4, r5, r6, pc}
 800d0cc:	6802      	ldr	r2, [r0, #0]
 800d0ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d0d2:	2300      	movs	r3, #0
 800d0d4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d0d8:	e7f7      	b.n	800d0ca <_Balloc+0x66>
 800d0da:	bf00      	nop
 800d0dc:	0800e670 	.word	0x0800e670
 800d0e0:	0800e978 	.word	0x0800e978

0800d0e4 <_Bfree>:
 800d0e4:	b570      	push	{r4, r5, r6, lr}
 800d0e6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d0e8:	4605      	mov	r5, r0
 800d0ea:	460c      	mov	r4, r1
 800d0ec:	b976      	cbnz	r6, 800d10c <_Bfree+0x28>
 800d0ee:	2010      	movs	r0, #16
 800d0f0:	f7ff ff90 	bl	800d014 <malloc>
 800d0f4:	4602      	mov	r2, r0
 800d0f6:	6268      	str	r0, [r5, #36]	; 0x24
 800d0f8:	b920      	cbnz	r0, 800d104 <_Bfree+0x20>
 800d0fa:	218a      	movs	r1, #138	; 0x8a
 800d0fc:	4b08      	ldr	r3, [pc, #32]	; (800d120 <_Bfree+0x3c>)
 800d0fe:	4809      	ldr	r0, [pc, #36]	; (800d124 <_Bfree+0x40>)
 800d100:	f7fe fb58 	bl	800b7b4 <__assert_func>
 800d104:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d108:	6006      	str	r6, [r0, #0]
 800d10a:	60c6      	str	r6, [r0, #12]
 800d10c:	b13c      	cbz	r4, 800d11e <_Bfree+0x3a>
 800d10e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d110:	6862      	ldr	r2, [r4, #4]
 800d112:	68db      	ldr	r3, [r3, #12]
 800d114:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d118:	6021      	str	r1, [r4, #0]
 800d11a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d11e:	bd70      	pop	{r4, r5, r6, pc}
 800d120:	0800e670 	.word	0x0800e670
 800d124:	0800e978 	.word	0x0800e978

0800d128 <__multadd>:
 800d128:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d12c:	4607      	mov	r7, r0
 800d12e:	460c      	mov	r4, r1
 800d130:	461e      	mov	r6, r3
 800d132:	2000      	movs	r0, #0
 800d134:	690d      	ldr	r5, [r1, #16]
 800d136:	f101 0c14 	add.w	ip, r1, #20
 800d13a:	f8dc 3000 	ldr.w	r3, [ip]
 800d13e:	3001      	adds	r0, #1
 800d140:	b299      	uxth	r1, r3
 800d142:	fb02 6101 	mla	r1, r2, r1, r6
 800d146:	0c1e      	lsrs	r6, r3, #16
 800d148:	0c0b      	lsrs	r3, r1, #16
 800d14a:	fb02 3306 	mla	r3, r2, r6, r3
 800d14e:	b289      	uxth	r1, r1
 800d150:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d154:	4285      	cmp	r5, r0
 800d156:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d15a:	f84c 1b04 	str.w	r1, [ip], #4
 800d15e:	dcec      	bgt.n	800d13a <__multadd+0x12>
 800d160:	b30e      	cbz	r6, 800d1a6 <__multadd+0x7e>
 800d162:	68a3      	ldr	r3, [r4, #8]
 800d164:	42ab      	cmp	r3, r5
 800d166:	dc19      	bgt.n	800d19c <__multadd+0x74>
 800d168:	6861      	ldr	r1, [r4, #4]
 800d16a:	4638      	mov	r0, r7
 800d16c:	3101      	adds	r1, #1
 800d16e:	f7ff ff79 	bl	800d064 <_Balloc>
 800d172:	4680      	mov	r8, r0
 800d174:	b928      	cbnz	r0, 800d182 <__multadd+0x5a>
 800d176:	4602      	mov	r2, r0
 800d178:	21b5      	movs	r1, #181	; 0xb5
 800d17a:	4b0c      	ldr	r3, [pc, #48]	; (800d1ac <__multadd+0x84>)
 800d17c:	480c      	ldr	r0, [pc, #48]	; (800d1b0 <__multadd+0x88>)
 800d17e:	f7fe fb19 	bl	800b7b4 <__assert_func>
 800d182:	6922      	ldr	r2, [r4, #16]
 800d184:	f104 010c 	add.w	r1, r4, #12
 800d188:	3202      	adds	r2, #2
 800d18a:	0092      	lsls	r2, r2, #2
 800d18c:	300c      	adds	r0, #12
 800d18e:	f7fc fc13 	bl	80099b8 <memcpy>
 800d192:	4621      	mov	r1, r4
 800d194:	4638      	mov	r0, r7
 800d196:	f7ff ffa5 	bl	800d0e4 <_Bfree>
 800d19a:	4644      	mov	r4, r8
 800d19c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d1a0:	3501      	adds	r5, #1
 800d1a2:	615e      	str	r6, [r3, #20]
 800d1a4:	6125      	str	r5, [r4, #16]
 800d1a6:	4620      	mov	r0, r4
 800d1a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1ac:	0800e889 	.word	0x0800e889
 800d1b0:	0800e978 	.word	0x0800e978

0800d1b4 <__s2b>:
 800d1b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d1b8:	4615      	mov	r5, r2
 800d1ba:	2209      	movs	r2, #9
 800d1bc:	461f      	mov	r7, r3
 800d1be:	3308      	adds	r3, #8
 800d1c0:	460c      	mov	r4, r1
 800d1c2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d1c6:	4606      	mov	r6, r0
 800d1c8:	2201      	movs	r2, #1
 800d1ca:	2100      	movs	r1, #0
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	db09      	blt.n	800d1e4 <__s2b+0x30>
 800d1d0:	4630      	mov	r0, r6
 800d1d2:	f7ff ff47 	bl	800d064 <_Balloc>
 800d1d6:	b940      	cbnz	r0, 800d1ea <__s2b+0x36>
 800d1d8:	4602      	mov	r2, r0
 800d1da:	21ce      	movs	r1, #206	; 0xce
 800d1dc:	4b18      	ldr	r3, [pc, #96]	; (800d240 <__s2b+0x8c>)
 800d1de:	4819      	ldr	r0, [pc, #100]	; (800d244 <__s2b+0x90>)
 800d1e0:	f7fe fae8 	bl	800b7b4 <__assert_func>
 800d1e4:	0052      	lsls	r2, r2, #1
 800d1e6:	3101      	adds	r1, #1
 800d1e8:	e7f0      	b.n	800d1cc <__s2b+0x18>
 800d1ea:	9b08      	ldr	r3, [sp, #32]
 800d1ec:	2d09      	cmp	r5, #9
 800d1ee:	6143      	str	r3, [r0, #20]
 800d1f0:	f04f 0301 	mov.w	r3, #1
 800d1f4:	6103      	str	r3, [r0, #16]
 800d1f6:	dd16      	ble.n	800d226 <__s2b+0x72>
 800d1f8:	f104 0909 	add.w	r9, r4, #9
 800d1fc:	46c8      	mov	r8, r9
 800d1fe:	442c      	add	r4, r5
 800d200:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d204:	4601      	mov	r1, r0
 800d206:	220a      	movs	r2, #10
 800d208:	4630      	mov	r0, r6
 800d20a:	3b30      	subs	r3, #48	; 0x30
 800d20c:	f7ff ff8c 	bl	800d128 <__multadd>
 800d210:	45a0      	cmp	r8, r4
 800d212:	d1f5      	bne.n	800d200 <__s2b+0x4c>
 800d214:	f1a5 0408 	sub.w	r4, r5, #8
 800d218:	444c      	add	r4, r9
 800d21a:	1b2d      	subs	r5, r5, r4
 800d21c:	1963      	adds	r3, r4, r5
 800d21e:	42bb      	cmp	r3, r7
 800d220:	db04      	blt.n	800d22c <__s2b+0x78>
 800d222:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d226:	2509      	movs	r5, #9
 800d228:	340a      	adds	r4, #10
 800d22a:	e7f6      	b.n	800d21a <__s2b+0x66>
 800d22c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d230:	4601      	mov	r1, r0
 800d232:	220a      	movs	r2, #10
 800d234:	4630      	mov	r0, r6
 800d236:	3b30      	subs	r3, #48	; 0x30
 800d238:	f7ff ff76 	bl	800d128 <__multadd>
 800d23c:	e7ee      	b.n	800d21c <__s2b+0x68>
 800d23e:	bf00      	nop
 800d240:	0800e889 	.word	0x0800e889
 800d244:	0800e978 	.word	0x0800e978

0800d248 <__hi0bits>:
 800d248:	0c02      	lsrs	r2, r0, #16
 800d24a:	0412      	lsls	r2, r2, #16
 800d24c:	4603      	mov	r3, r0
 800d24e:	b9ca      	cbnz	r2, 800d284 <__hi0bits+0x3c>
 800d250:	0403      	lsls	r3, r0, #16
 800d252:	2010      	movs	r0, #16
 800d254:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d258:	bf04      	itt	eq
 800d25a:	021b      	lsleq	r3, r3, #8
 800d25c:	3008      	addeq	r0, #8
 800d25e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d262:	bf04      	itt	eq
 800d264:	011b      	lsleq	r3, r3, #4
 800d266:	3004      	addeq	r0, #4
 800d268:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d26c:	bf04      	itt	eq
 800d26e:	009b      	lsleq	r3, r3, #2
 800d270:	3002      	addeq	r0, #2
 800d272:	2b00      	cmp	r3, #0
 800d274:	db05      	blt.n	800d282 <__hi0bits+0x3a>
 800d276:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d27a:	f100 0001 	add.w	r0, r0, #1
 800d27e:	bf08      	it	eq
 800d280:	2020      	moveq	r0, #32
 800d282:	4770      	bx	lr
 800d284:	2000      	movs	r0, #0
 800d286:	e7e5      	b.n	800d254 <__hi0bits+0xc>

0800d288 <__lo0bits>:
 800d288:	6803      	ldr	r3, [r0, #0]
 800d28a:	4602      	mov	r2, r0
 800d28c:	f013 0007 	ands.w	r0, r3, #7
 800d290:	d00b      	beq.n	800d2aa <__lo0bits+0x22>
 800d292:	07d9      	lsls	r1, r3, #31
 800d294:	d421      	bmi.n	800d2da <__lo0bits+0x52>
 800d296:	0798      	lsls	r0, r3, #30
 800d298:	bf49      	itett	mi
 800d29a:	085b      	lsrmi	r3, r3, #1
 800d29c:	089b      	lsrpl	r3, r3, #2
 800d29e:	2001      	movmi	r0, #1
 800d2a0:	6013      	strmi	r3, [r2, #0]
 800d2a2:	bf5c      	itt	pl
 800d2a4:	2002      	movpl	r0, #2
 800d2a6:	6013      	strpl	r3, [r2, #0]
 800d2a8:	4770      	bx	lr
 800d2aa:	b299      	uxth	r1, r3
 800d2ac:	b909      	cbnz	r1, 800d2b2 <__lo0bits+0x2a>
 800d2ae:	2010      	movs	r0, #16
 800d2b0:	0c1b      	lsrs	r3, r3, #16
 800d2b2:	b2d9      	uxtb	r1, r3
 800d2b4:	b909      	cbnz	r1, 800d2ba <__lo0bits+0x32>
 800d2b6:	3008      	adds	r0, #8
 800d2b8:	0a1b      	lsrs	r3, r3, #8
 800d2ba:	0719      	lsls	r1, r3, #28
 800d2bc:	bf04      	itt	eq
 800d2be:	091b      	lsreq	r3, r3, #4
 800d2c0:	3004      	addeq	r0, #4
 800d2c2:	0799      	lsls	r1, r3, #30
 800d2c4:	bf04      	itt	eq
 800d2c6:	089b      	lsreq	r3, r3, #2
 800d2c8:	3002      	addeq	r0, #2
 800d2ca:	07d9      	lsls	r1, r3, #31
 800d2cc:	d403      	bmi.n	800d2d6 <__lo0bits+0x4e>
 800d2ce:	085b      	lsrs	r3, r3, #1
 800d2d0:	f100 0001 	add.w	r0, r0, #1
 800d2d4:	d003      	beq.n	800d2de <__lo0bits+0x56>
 800d2d6:	6013      	str	r3, [r2, #0]
 800d2d8:	4770      	bx	lr
 800d2da:	2000      	movs	r0, #0
 800d2dc:	4770      	bx	lr
 800d2de:	2020      	movs	r0, #32
 800d2e0:	4770      	bx	lr
	...

0800d2e4 <__i2b>:
 800d2e4:	b510      	push	{r4, lr}
 800d2e6:	460c      	mov	r4, r1
 800d2e8:	2101      	movs	r1, #1
 800d2ea:	f7ff febb 	bl	800d064 <_Balloc>
 800d2ee:	4602      	mov	r2, r0
 800d2f0:	b928      	cbnz	r0, 800d2fe <__i2b+0x1a>
 800d2f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d2f6:	4b04      	ldr	r3, [pc, #16]	; (800d308 <__i2b+0x24>)
 800d2f8:	4804      	ldr	r0, [pc, #16]	; (800d30c <__i2b+0x28>)
 800d2fa:	f7fe fa5b 	bl	800b7b4 <__assert_func>
 800d2fe:	2301      	movs	r3, #1
 800d300:	6144      	str	r4, [r0, #20]
 800d302:	6103      	str	r3, [r0, #16]
 800d304:	bd10      	pop	{r4, pc}
 800d306:	bf00      	nop
 800d308:	0800e889 	.word	0x0800e889
 800d30c:	0800e978 	.word	0x0800e978

0800d310 <__multiply>:
 800d310:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d314:	4691      	mov	r9, r2
 800d316:	690a      	ldr	r2, [r1, #16]
 800d318:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d31c:	460c      	mov	r4, r1
 800d31e:	429a      	cmp	r2, r3
 800d320:	bfbe      	ittt	lt
 800d322:	460b      	movlt	r3, r1
 800d324:	464c      	movlt	r4, r9
 800d326:	4699      	movlt	r9, r3
 800d328:	6927      	ldr	r7, [r4, #16]
 800d32a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d32e:	68a3      	ldr	r3, [r4, #8]
 800d330:	6861      	ldr	r1, [r4, #4]
 800d332:	eb07 060a 	add.w	r6, r7, sl
 800d336:	42b3      	cmp	r3, r6
 800d338:	b085      	sub	sp, #20
 800d33a:	bfb8      	it	lt
 800d33c:	3101      	addlt	r1, #1
 800d33e:	f7ff fe91 	bl	800d064 <_Balloc>
 800d342:	b930      	cbnz	r0, 800d352 <__multiply+0x42>
 800d344:	4602      	mov	r2, r0
 800d346:	f240 115d 	movw	r1, #349	; 0x15d
 800d34a:	4b43      	ldr	r3, [pc, #268]	; (800d458 <__multiply+0x148>)
 800d34c:	4843      	ldr	r0, [pc, #268]	; (800d45c <__multiply+0x14c>)
 800d34e:	f7fe fa31 	bl	800b7b4 <__assert_func>
 800d352:	f100 0514 	add.w	r5, r0, #20
 800d356:	462b      	mov	r3, r5
 800d358:	2200      	movs	r2, #0
 800d35a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d35e:	4543      	cmp	r3, r8
 800d360:	d321      	bcc.n	800d3a6 <__multiply+0x96>
 800d362:	f104 0314 	add.w	r3, r4, #20
 800d366:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d36a:	f109 0314 	add.w	r3, r9, #20
 800d36e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d372:	9202      	str	r2, [sp, #8]
 800d374:	1b3a      	subs	r2, r7, r4
 800d376:	3a15      	subs	r2, #21
 800d378:	f022 0203 	bic.w	r2, r2, #3
 800d37c:	3204      	adds	r2, #4
 800d37e:	f104 0115 	add.w	r1, r4, #21
 800d382:	428f      	cmp	r7, r1
 800d384:	bf38      	it	cc
 800d386:	2204      	movcc	r2, #4
 800d388:	9201      	str	r2, [sp, #4]
 800d38a:	9a02      	ldr	r2, [sp, #8]
 800d38c:	9303      	str	r3, [sp, #12]
 800d38e:	429a      	cmp	r2, r3
 800d390:	d80c      	bhi.n	800d3ac <__multiply+0x9c>
 800d392:	2e00      	cmp	r6, #0
 800d394:	dd03      	ble.n	800d39e <__multiply+0x8e>
 800d396:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d39a:	2b00      	cmp	r3, #0
 800d39c:	d059      	beq.n	800d452 <__multiply+0x142>
 800d39e:	6106      	str	r6, [r0, #16]
 800d3a0:	b005      	add	sp, #20
 800d3a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3a6:	f843 2b04 	str.w	r2, [r3], #4
 800d3aa:	e7d8      	b.n	800d35e <__multiply+0x4e>
 800d3ac:	f8b3 a000 	ldrh.w	sl, [r3]
 800d3b0:	f1ba 0f00 	cmp.w	sl, #0
 800d3b4:	d023      	beq.n	800d3fe <__multiply+0xee>
 800d3b6:	46a9      	mov	r9, r5
 800d3b8:	f04f 0c00 	mov.w	ip, #0
 800d3bc:	f104 0e14 	add.w	lr, r4, #20
 800d3c0:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d3c4:	f8d9 1000 	ldr.w	r1, [r9]
 800d3c8:	fa1f fb82 	uxth.w	fp, r2
 800d3cc:	b289      	uxth	r1, r1
 800d3ce:	fb0a 110b 	mla	r1, sl, fp, r1
 800d3d2:	4461      	add	r1, ip
 800d3d4:	f8d9 c000 	ldr.w	ip, [r9]
 800d3d8:	0c12      	lsrs	r2, r2, #16
 800d3da:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800d3de:	fb0a c202 	mla	r2, sl, r2, ip
 800d3e2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d3e6:	b289      	uxth	r1, r1
 800d3e8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3ec:	4577      	cmp	r7, lr
 800d3ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3f2:	f849 1b04 	str.w	r1, [r9], #4
 800d3f6:	d8e3      	bhi.n	800d3c0 <__multiply+0xb0>
 800d3f8:	9a01      	ldr	r2, [sp, #4]
 800d3fa:	f845 c002 	str.w	ip, [r5, r2]
 800d3fe:	9a03      	ldr	r2, [sp, #12]
 800d400:	3304      	adds	r3, #4
 800d402:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d406:	f1b9 0f00 	cmp.w	r9, #0
 800d40a:	d020      	beq.n	800d44e <__multiply+0x13e>
 800d40c:	46ae      	mov	lr, r5
 800d40e:	f04f 0a00 	mov.w	sl, #0
 800d412:	6829      	ldr	r1, [r5, #0]
 800d414:	f104 0c14 	add.w	ip, r4, #20
 800d418:	f8bc b000 	ldrh.w	fp, [ip]
 800d41c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d420:	b289      	uxth	r1, r1
 800d422:	fb09 220b 	mla	r2, r9, fp, r2
 800d426:	4492      	add	sl, r2
 800d428:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d42c:	f84e 1b04 	str.w	r1, [lr], #4
 800d430:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d434:	f8be 1000 	ldrh.w	r1, [lr]
 800d438:	0c12      	lsrs	r2, r2, #16
 800d43a:	fb09 1102 	mla	r1, r9, r2, r1
 800d43e:	4567      	cmp	r7, ip
 800d440:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d444:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d448:	d8e6      	bhi.n	800d418 <__multiply+0x108>
 800d44a:	9a01      	ldr	r2, [sp, #4]
 800d44c:	50a9      	str	r1, [r5, r2]
 800d44e:	3504      	adds	r5, #4
 800d450:	e79b      	b.n	800d38a <__multiply+0x7a>
 800d452:	3e01      	subs	r6, #1
 800d454:	e79d      	b.n	800d392 <__multiply+0x82>
 800d456:	bf00      	nop
 800d458:	0800e889 	.word	0x0800e889
 800d45c:	0800e978 	.word	0x0800e978

0800d460 <__pow5mult>:
 800d460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d464:	4615      	mov	r5, r2
 800d466:	f012 0203 	ands.w	r2, r2, #3
 800d46a:	4606      	mov	r6, r0
 800d46c:	460f      	mov	r7, r1
 800d46e:	d007      	beq.n	800d480 <__pow5mult+0x20>
 800d470:	4c25      	ldr	r4, [pc, #148]	; (800d508 <__pow5mult+0xa8>)
 800d472:	3a01      	subs	r2, #1
 800d474:	2300      	movs	r3, #0
 800d476:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d47a:	f7ff fe55 	bl	800d128 <__multadd>
 800d47e:	4607      	mov	r7, r0
 800d480:	10ad      	asrs	r5, r5, #2
 800d482:	d03d      	beq.n	800d500 <__pow5mult+0xa0>
 800d484:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d486:	b97c      	cbnz	r4, 800d4a8 <__pow5mult+0x48>
 800d488:	2010      	movs	r0, #16
 800d48a:	f7ff fdc3 	bl	800d014 <malloc>
 800d48e:	4602      	mov	r2, r0
 800d490:	6270      	str	r0, [r6, #36]	; 0x24
 800d492:	b928      	cbnz	r0, 800d4a0 <__pow5mult+0x40>
 800d494:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d498:	4b1c      	ldr	r3, [pc, #112]	; (800d50c <__pow5mult+0xac>)
 800d49a:	481d      	ldr	r0, [pc, #116]	; (800d510 <__pow5mult+0xb0>)
 800d49c:	f7fe f98a 	bl	800b7b4 <__assert_func>
 800d4a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d4a4:	6004      	str	r4, [r0, #0]
 800d4a6:	60c4      	str	r4, [r0, #12]
 800d4a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d4ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d4b0:	b94c      	cbnz	r4, 800d4c6 <__pow5mult+0x66>
 800d4b2:	f240 2171 	movw	r1, #625	; 0x271
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f7ff ff14 	bl	800d2e4 <__i2b>
 800d4bc:	2300      	movs	r3, #0
 800d4be:	4604      	mov	r4, r0
 800d4c0:	f8c8 0008 	str.w	r0, [r8, #8]
 800d4c4:	6003      	str	r3, [r0, #0]
 800d4c6:	f04f 0900 	mov.w	r9, #0
 800d4ca:	07eb      	lsls	r3, r5, #31
 800d4cc:	d50a      	bpl.n	800d4e4 <__pow5mult+0x84>
 800d4ce:	4639      	mov	r1, r7
 800d4d0:	4622      	mov	r2, r4
 800d4d2:	4630      	mov	r0, r6
 800d4d4:	f7ff ff1c 	bl	800d310 <__multiply>
 800d4d8:	4680      	mov	r8, r0
 800d4da:	4639      	mov	r1, r7
 800d4dc:	4630      	mov	r0, r6
 800d4de:	f7ff fe01 	bl	800d0e4 <_Bfree>
 800d4e2:	4647      	mov	r7, r8
 800d4e4:	106d      	asrs	r5, r5, #1
 800d4e6:	d00b      	beq.n	800d500 <__pow5mult+0xa0>
 800d4e8:	6820      	ldr	r0, [r4, #0]
 800d4ea:	b938      	cbnz	r0, 800d4fc <__pow5mult+0x9c>
 800d4ec:	4622      	mov	r2, r4
 800d4ee:	4621      	mov	r1, r4
 800d4f0:	4630      	mov	r0, r6
 800d4f2:	f7ff ff0d 	bl	800d310 <__multiply>
 800d4f6:	6020      	str	r0, [r4, #0]
 800d4f8:	f8c0 9000 	str.w	r9, [r0]
 800d4fc:	4604      	mov	r4, r0
 800d4fe:	e7e4      	b.n	800d4ca <__pow5mult+0x6a>
 800d500:	4638      	mov	r0, r7
 800d502:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d506:	bf00      	nop
 800d508:	0800eac8 	.word	0x0800eac8
 800d50c:	0800e670 	.word	0x0800e670
 800d510:	0800e978 	.word	0x0800e978

0800d514 <__lshift>:
 800d514:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d518:	460c      	mov	r4, r1
 800d51a:	4607      	mov	r7, r0
 800d51c:	4691      	mov	r9, r2
 800d51e:	6923      	ldr	r3, [r4, #16]
 800d520:	6849      	ldr	r1, [r1, #4]
 800d522:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d526:	68a3      	ldr	r3, [r4, #8]
 800d528:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d52c:	f108 0601 	add.w	r6, r8, #1
 800d530:	42b3      	cmp	r3, r6
 800d532:	db0b      	blt.n	800d54c <__lshift+0x38>
 800d534:	4638      	mov	r0, r7
 800d536:	f7ff fd95 	bl	800d064 <_Balloc>
 800d53a:	4605      	mov	r5, r0
 800d53c:	b948      	cbnz	r0, 800d552 <__lshift+0x3e>
 800d53e:	4602      	mov	r2, r0
 800d540:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d544:	4b29      	ldr	r3, [pc, #164]	; (800d5ec <__lshift+0xd8>)
 800d546:	482a      	ldr	r0, [pc, #168]	; (800d5f0 <__lshift+0xdc>)
 800d548:	f7fe f934 	bl	800b7b4 <__assert_func>
 800d54c:	3101      	adds	r1, #1
 800d54e:	005b      	lsls	r3, r3, #1
 800d550:	e7ee      	b.n	800d530 <__lshift+0x1c>
 800d552:	2300      	movs	r3, #0
 800d554:	f100 0114 	add.w	r1, r0, #20
 800d558:	f100 0210 	add.w	r2, r0, #16
 800d55c:	4618      	mov	r0, r3
 800d55e:	4553      	cmp	r3, sl
 800d560:	db37      	blt.n	800d5d2 <__lshift+0xbe>
 800d562:	6920      	ldr	r0, [r4, #16]
 800d564:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d568:	f104 0314 	add.w	r3, r4, #20
 800d56c:	f019 091f 	ands.w	r9, r9, #31
 800d570:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d574:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d578:	d02f      	beq.n	800d5da <__lshift+0xc6>
 800d57a:	468a      	mov	sl, r1
 800d57c:	f04f 0c00 	mov.w	ip, #0
 800d580:	f1c9 0e20 	rsb	lr, r9, #32
 800d584:	681a      	ldr	r2, [r3, #0]
 800d586:	fa02 f209 	lsl.w	r2, r2, r9
 800d58a:	ea42 020c 	orr.w	r2, r2, ip
 800d58e:	f84a 2b04 	str.w	r2, [sl], #4
 800d592:	f853 2b04 	ldr.w	r2, [r3], #4
 800d596:	4298      	cmp	r0, r3
 800d598:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d59c:	d8f2      	bhi.n	800d584 <__lshift+0x70>
 800d59e:	1b03      	subs	r3, r0, r4
 800d5a0:	3b15      	subs	r3, #21
 800d5a2:	f023 0303 	bic.w	r3, r3, #3
 800d5a6:	3304      	adds	r3, #4
 800d5a8:	f104 0215 	add.w	r2, r4, #21
 800d5ac:	4290      	cmp	r0, r2
 800d5ae:	bf38      	it	cc
 800d5b0:	2304      	movcc	r3, #4
 800d5b2:	f841 c003 	str.w	ip, [r1, r3]
 800d5b6:	f1bc 0f00 	cmp.w	ip, #0
 800d5ba:	d001      	beq.n	800d5c0 <__lshift+0xac>
 800d5bc:	f108 0602 	add.w	r6, r8, #2
 800d5c0:	3e01      	subs	r6, #1
 800d5c2:	4638      	mov	r0, r7
 800d5c4:	4621      	mov	r1, r4
 800d5c6:	612e      	str	r6, [r5, #16]
 800d5c8:	f7ff fd8c 	bl	800d0e4 <_Bfree>
 800d5cc:	4628      	mov	r0, r5
 800d5ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5d2:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5d6:	3301      	adds	r3, #1
 800d5d8:	e7c1      	b.n	800d55e <__lshift+0x4a>
 800d5da:	3904      	subs	r1, #4
 800d5dc:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5e0:	4298      	cmp	r0, r3
 800d5e2:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5e6:	d8f9      	bhi.n	800d5dc <__lshift+0xc8>
 800d5e8:	e7ea      	b.n	800d5c0 <__lshift+0xac>
 800d5ea:	bf00      	nop
 800d5ec:	0800e889 	.word	0x0800e889
 800d5f0:	0800e978 	.word	0x0800e978

0800d5f4 <__mcmp>:
 800d5f4:	4603      	mov	r3, r0
 800d5f6:	690a      	ldr	r2, [r1, #16]
 800d5f8:	6900      	ldr	r0, [r0, #16]
 800d5fa:	b530      	push	{r4, r5, lr}
 800d5fc:	1a80      	subs	r0, r0, r2
 800d5fe:	d10d      	bne.n	800d61c <__mcmp+0x28>
 800d600:	3314      	adds	r3, #20
 800d602:	3114      	adds	r1, #20
 800d604:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d608:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d60c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d610:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d614:	4295      	cmp	r5, r2
 800d616:	d002      	beq.n	800d61e <__mcmp+0x2a>
 800d618:	d304      	bcc.n	800d624 <__mcmp+0x30>
 800d61a:	2001      	movs	r0, #1
 800d61c:	bd30      	pop	{r4, r5, pc}
 800d61e:	42a3      	cmp	r3, r4
 800d620:	d3f4      	bcc.n	800d60c <__mcmp+0x18>
 800d622:	e7fb      	b.n	800d61c <__mcmp+0x28>
 800d624:	f04f 30ff 	mov.w	r0, #4294967295
 800d628:	e7f8      	b.n	800d61c <__mcmp+0x28>
	...

0800d62c <__mdiff>:
 800d62c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d630:	460d      	mov	r5, r1
 800d632:	4607      	mov	r7, r0
 800d634:	4611      	mov	r1, r2
 800d636:	4628      	mov	r0, r5
 800d638:	4614      	mov	r4, r2
 800d63a:	f7ff ffdb 	bl	800d5f4 <__mcmp>
 800d63e:	1e06      	subs	r6, r0, #0
 800d640:	d111      	bne.n	800d666 <__mdiff+0x3a>
 800d642:	4631      	mov	r1, r6
 800d644:	4638      	mov	r0, r7
 800d646:	f7ff fd0d 	bl	800d064 <_Balloc>
 800d64a:	4602      	mov	r2, r0
 800d64c:	b928      	cbnz	r0, 800d65a <__mdiff+0x2e>
 800d64e:	f240 2132 	movw	r1, #562	; 0x232
 800d652:	4b3a      	ldr	r3, [pc, #232]	; (800d73c <__mdiff+0x110>)
 800d654:	483a      	ldr	r0, [pc, #232]	; (800d740 <__mdiff+0x114>)
 800d656:	f7fe f8ad 	bl	800b7b4 <__assert_func>
 800d65a:	2301      	movs	r3, #1
 800d65c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800d660:	4610      	mov	r0, r2
 800d662:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d666:	bfa4      	itt	ge
 800d668:	4623      	movge	r3, r4
 800d66a:	462c      	movge	r4, r5
 800d66c:	4638      	mov	r0, r7
 800d66e:	6861      	ldr	r1, [r4, #4]
 800d670:	bfa6      	itte	ge
 800d672:	461d      	movge	r5, r3
 800d674:	2600      	movge	r6, #0
 800d676:	2601      	movlt	r6, #1
 800d678:	f7ff fcf4 	bl	800d064 <_Balloc>
 800d67c:	4602      	mov	r2, r0
 800d67e:	b918      	cbnz	r0, 800d688 <__mdiff+0x5c>
 800d680:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d684:	4b2d      	ldr	r3, [pc, #180]	; (800d73c <__mdiff+0x110>)
 800d686:	e7e5      	b.n	800d654 <__mdiff+0x28>
 800d688:	f102 0814 	add.w	r8, r2, #20
 800d68c:	46c2      	mov	sl, r8
 800d68e:	f04f 0c00 	mov.w	ip, #0
 800d692:	6927      	ldr	r7, [r4, #16]
 800d694:	60c6      	str	r6, [r0, #12]
 800d696:	692e      	ldr	r6, [r5, #16]
 800d698:	f104 0014 	add.w	r0, r4, #20
 800d69c:	f105 0914 	add.w	r9, r5, #20
 800d6a0:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800d6a4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d6a8:	3410      	adds	r4, #16
 800d6aa:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800d6ae:	f859 3b04 	ldr.w	r3, [r9], #4
 800d6b2:	fa1f f18b 	uxth.w	r1, fp
 800d6b6:	448c      	add	ip, r1
 800d6b8:	b299      	uxth	r1, r3
 800d6ba:	0c1b      	lsrs	r3, r3, #16
 800d6bc:	ebac 0101 	sub.w	r1, ip, r1
 800d6c0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d6c4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800d6c8:	b289      	uxth	r1, r1
 800d6ca:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800d6ce:	454e      	cmp	r6, r9
 800d6d0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800d6d4:	f84a 3b04 	str.w	r3, [sl], #4
 800d6d8:	d8e7      	bhi.n	800d6aa <__mdiff+0x7e>
 800d6da:	1b73      	subs	r3, r6, r5
 800d6dc:	3b15      	subs	r3, #21
 800d6de:	f023 0303 	bic.w	r3, r3, #3
 800d6e2:	3515      	adds	r5, #21
 800d6e4:	3304      	adds	r3, #4
 800d6e6:	42ae      	cmp	r6, r5
 800d6e8:	bf38      	it	cc
 800d6ea:	2304      	movcc	r3, #4
 800d6ec:	4418      	add	r0, r3
 800d6ee:	4443      	add	r3, r8
 800d6f0:	461e      	mov	r6, r3
 800d6f2:	4605      	mov	r5, r0
 800d6f4:	4575      	cmp	r5, lr
 800d6f6:	d30e      	bcc.n	800d716 <__mdiff+0xea>
 800d6f8:	f10e 0103 	add.w	r1, lr, #3
 800d6fc:	1a09      	subs	r1, r1, r0
 800d6fe:	f021 0103 	bic.w	r1, r1, #3
 800d702:	3803      	subs	r0, #3
 800d704:	4586      	cmp	lr, r0
 800d706:	bf38      	it	cc
 800d708:	2100      	movcc	r1, #0
 800d70a:	4419      	add	r1, r3
 800d70c:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800d710:	b18b      	cbz	r3, 800d736 <__mdiff+0x10a>
 800d712:	6117      	str	r7, [r2, #16]
 800d714:	e7a4      	b.n	800d660 <__mdiff+0x34>
 800d716:	f855 8b04 	ldr.w	r8, [r5], #4
 800d71a:	fa1f f188 	uxth.w	r1, r8
 800d71e:	4461      	add	r1, ip
 800d720:	140c      	asrs	r4, r1, #16
 800d722:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d726:	b289      	uxth	r1, r1
 800d728:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800d72c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800d730:	f846 1b04 	str.w	r1, [r6], #4
 800d734:	e7de      	b.n	800d6f4 <__mdiff+0xc8>
 800d736:	3f01      	subs	r7, #1
 800d738:	e7e8      	b.n	800d70c <__mdiff+0xe0>
 800d73a:	bf00      	nop
 800d73c:	0800e889 	.word	0x0800e889
 800d740:	0800e978 	.word	0x0800e978

0800d744 <__ulp>:
 800d744:	4b11      	ldr	r3, [pc, #68]	; (800d78c <__ulp+0x48>)
 800d746:	400b      	ands	r3, r1
 800d748:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800d74c:	2b00      	cmp	r3, #0
 800d74e:	dd02      	ble.n	800d756 <__ulp+0x12>
 800d750:	2000      	movs	r0, #0
 800d752:	4619      	mov	r1, r3
 800d754:	4770      	bx	lr
 800d756:	425b      	negs	r3, r3
 800d758:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800d75c:	f04f 0000 	mov.w	r0, #0
 800d760:	f04f 0100 	mov.w	r1, #0
 800d764:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d768:	da04      	bge.n	800d774 <__ulp+0x30>
 800d76a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800d76e:	fa43 f102 	asr.w	r1, r3, r2
 800d772:	4770      	bx	lr
 800d774:	f1a2 0314 	sub.w	r3, r2, #20
 800d778:	2b1e      	cmp	r3, #30
 800d77a:	bfd6      	itet	le
 800d77c:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800d780:	2301      	movgt	r3, #1
 800d782:	fa22 f303 	lsrle.w	r3, r2, r3
 800d786:	4618      	mov	r0, r3
 800d788:	4770      	bx	lr
 800d78a:	bf00      	nop
 800d78c:	7ff00000 	.word	0x7ff00000

0800d790 <__b2d>:
 800d790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d794:	6907      	ldr	r7, [r0, #16]
 800d796:	f100 0914 	add.w	r9, r0, #20
 800d79a:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 800d79e:	f857 6c04 	ldr.w	r6, [r7, #-4]
 800d7a2:	f1a7 0804 	sub.w	r8, r7, #4
 800d7a6:	4630      	mov	r0, r6
 800d7a8:	f7ff fd4e 	bl	800d248 <__hi0bits>
 800d7ac:	f1c0 0320 	rsb	r3, r0, #32
 800d7b0:	280a      	cmp	r0, #10
 800d7b2:	600b      	str	r3, [r1, #0]
 800d7b4:	491f      	ldr	r1, [pc, #124]	; (800d834 <__b2d+0xa4>)
 800d7b6:	dc17      	bgt.n	800d7e8 <__b2d+0x58>
 800d7b8:	45c1      	cmp	r9, r8
 800d7ba:	bf28      	it	cs
 800d7bc:	2200      	movcs	r2, #0
 800d7be:	f1c0 0c0b 	rsb	ip, r0, #11
 800d7c2:	fa26 f30c 	lsr.w	r3, r6, ip
 800d7c6:	bf38      	it	cc
 800d7c8:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d7cc:	ea43 0501 	orr.w	r5, r3, r1
 800d7d0:	f100 0315 	add.w	r3, r0, #21
 800d7d4:	fa06 f303 	lsl.w	r3, r6, r3
 800d7d8:	fa22 f20c 	lsr.w	r2, r2, ip
 800d7dc:	ea43 0402 	orr.w	r4, r3, r2
 800d7e0:	4620      	mov	r0, r4
 800d7e2:	4629      	mov	r1, r5
 800d7e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d7e8:	45c1      	cmp	r9, r8
 800d7ea:	bf2e      	itee	cs
 800d7ec:	2200      	movcs	r2, #0
 800d7ee:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800d7f2:	f1a7 0808 	subcc.w	r8, r7, #8
 800d7f6:	f1b0 030b 	subs.w	r3, r0, #11
 800d7fa:	d016      	beq.n	800d82a <__b2d+0x9a>
 800d7fc:	f1c3 0720 	rsb	r7, r3, #32
 800d800:	fa22 f107 	lsr.w	r1, r2, r7
 800d804:	45c8      	cmp	r8, r9
 800d806:	fa06 f603 	lsl.w	r6, r6, r3
 800d80a:	ea46 0601 	orr.w	r6, r6, r1
 800d80e:	bf94      	ite	ls
 800d810:	2100      	movls	r1, #0
 800d812:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800d816:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 800d81a:	fa02 f003 	lsl.w	r0, r2, r3
 800d81e:	40f9      	lsrs	r1, r7
 800d820:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800d824:	ea40 0401 	orr.w	r4, r0, r1
 800d828:	e7da      	b.n	800d7e0 <__b2d+0x50>
 800d82a:	4614      	mov	r4, r2
 800d82c:	ea46 0501 	orr.w	r5, r6, r1
 800d830:	e7d6      	b.n	800d7e0 <__b2d+0x50>
 800d832:	bf00      	nop
 800d834:	3ff00000 	.word	0x3ff00000

0800d838 <__d2b>:
 800d838:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800d83c:	2101      	movs	r1, #1
 800d83e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800d842:	4690      	mov	r8, r2
 800d844:	461d      	mov	r5, r3
 800d846:	f7ff fc0d 	bl	800d064 <_Balloc>
 800d84a:	4604      	mov	r4, r0
 800d84c:	b930      	cbnz	r0, 800d85c <__d2b+0x24>
 800d84e:	4602      	mov	r2, r0
 800d850:	f240 310a 	movw	r1, #778	; 0x30a
 800d854:	4b24      	ldr	r3, [pc, #144]	; (800d8e8 <__d2b+0xb0>)
 800d856:	4825      	ldr	r0, [pc, #148]	; (800d8ec <__d2b+0xb4>)
 800d858:	f7fd ffac 	bl	800b7b4 <__assert_func>
 800d85c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800d860:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800d864:	bb2d      	cbnz	r5, 800d8b2 <__d2b+0x7a>
 800d866:	9301      	str	r3, [sp, #4]
 800d868:	f1b8 0300 	subs.w	r3, r8, #0
 800d86c:	d026      	beq.n	800d8bc <__d2b+0x84>
 800d86e:	4668      	mov	r0, sp
 800d870:	9300      	str	r3, [sp, #0]
 800d872:	f7ff fd09 	bl	800d288 <__lo0bits>
 800d876:	9900      	ldr	r1, [sp, #0]
 800d878:	b1f0      	cbz	r0, 800d8b8 <__d2b+0x80>
 800d87a:	9a01      	ldr	r2, [sp, #4]
 800d87c:	f1c0 0320 	rsb	r3, r0, #32
 800d880:	fa02 f303 	lsl.w	r3, r2, r3
 800d884:	430b      	orrs	r3, r1
 800d886:	40c2      	lsrs	r2, r0
 800d888:	6163      	str	r3, [r4, #20]
 800d88a:	9201      	str	r2, [sp, #4]
 800d88c:	9b01      	ldr	r3, [sp, #4]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	bf14      	ite	ne
 800d892:	2102      	movne	r1, #2
 800d894:	2101      	moveq	r1, #1
 800d896:	61a3      	str	r3, [r4, #24]
 800d898:	6121      	str	r1, [r4, #16]
 800d89a:	b1c5      	cbz	r5, 800d8ce <__d2b+0x96>
 800d89c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d8a0:	4405      	add	r5, r0
 800d8a2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d8a6:	603d      	str	r5, [r7, #0]
 800d8a8:	6030      	str	r0, [r6, #0]
 800d8aa:	4620      	mov	r0, r4
 800d8ac:	b002      	add	sp, #8
 800d8ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d8b6:	e7d6      	b.n	800d866 <__d2b+0x2e>
 800d8b8:	6161      	str	r1, [r4, #20]
 800d8ba:	e7e7      	b.n	800d88c <__d2b+0x54>
 800d8bc:	a801      	add	r0, sp, #4
 800d8be:	f7ff fce3 	bl	800d288 <__lo0bits>
 800d8c2:	2101      	movs	r1, #1
 800d8c4:	9b01      	ldr	r3, [sp, #4]
 800d8c6:	6121      	str	r1, [r4, #16]
 800d8c8:	6163      	str	r3, [r4, #20]
 800d8ca:	3020      	adds	r0, #32
 800d8cc:	e7e5      	b.n	800d89a <__d2b+0x62>
 800d8ce:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800d8d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d8d6:	6038      	str	r0, [r7, #0]
 800d8d8:	6918      	ldr	r0, [r3, #16]
 800d8da:	f7ff fcb5 	bl	800d248 <__hi0bits>
 800d8de:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800d8e2:	6031      	str	r1, [r6, #0]
 800d8e4:	e7e1      	b.n	800d8aa <__d2b+0x72>
 800d8e6:	bf00      	nop
 800d8e8:	0800e889 	.word	0x0800e889
 800d8ec:	0800e978 	.word	0x0800e978

0800d8f0 <__ratio>:
 800d8f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f4:	4688      	mov	r8, r1
 800d8f6:	4669      	mov	r1, sp
 800d8f8:	4681      	mov	r9, r0
 800d8fa:	f7ff ff49 	bl	800d790 <__b2d>
 800d8fe:	460f      	mov	r7, r1
 800d900:	4604      	mov	r4, r0
 800d902:	460d      	mov	r5, r1
 800d904:	4640      	mov	r0, r8
 800d906:	a901      	add	r1, sp, #4
 800d908:	f7ff ff42 	bl	800d790 <__b2d>
 800d90c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d910:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d914:	468b      	mov	fp, r1
 800d916:	eba3 0c02 	sub.w	ip, r3, r2
 800d91a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d91e:	1a9b      	subs	r3, r3, r2
 800d920:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d924:	2b00      	cmp	r3, #0
 800d926:	bfd5      	itete	le
 800d928:	460a      	movle	r2, r1
 800d92a:	462a      	movgt	r2, r5
 800d92c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d930:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d934:	bfd8      	it	le
 800d936:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d93a:	465b      	mov	r3, fp
 800d93c:	4602      	mov	r2, r0
 800d93e:	4639      	mov	r1, r7
 800d940:	4620      	mov	r0, r4
 800d942:	f7f3 f81d 	bl	8000980 <__aeabi_ddiv>
 800d946:	b003      	add	sp, #12
 800d948:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d94c <__copybits>:
 800d94c:	3901      	subs	r1, #1
 800d94e:	b570      	push	{r4, r5, r6, lr}
 800d950:	1149      	asrs	r1, r1, #5
 800d952:	6914      	ldr	r4, [r2, #16]
 800d954:	3101      	adds	r1, #1
 800d956:	f102 0314 	add.w	r3, r2, #20
 800d95a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d95e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d962:	1f05      	subs	r5, r0, #4
 800d964:	42a3      	cmp	r3, r4
 800d966:	d30c      	bcc.n	800d982 <__copybits+0x36>
 800d968:	1aa3      	subs	r3, r4, r2
 800d96a:	3b11      	subs	r3, #17
 800d96c:	f023 0303 	bic.w	r3, r3, #3
 800d970:	3211      	adds	r2, #17
 800d972:	42a2      	cmp	r2, r4
 800d974:	bf88      	it	hi
 800d976:	2300      	movhi	r3, #0
 800d978:	4418      	add	r0, r3
 800d97a:	2300      	movs	r3, #0
 800d97c:	4288      	cmp	r0, r1
 800d97e:	d305      	bcc.n	800d98c <__copybits+0x40>
 800d980:	bd70      	pop	{r4, r5, r6, pc}
 800d982:	f853 6b04 	ldr.w	r6, [r3], #4
 800d986:	f845 6f04 	str.w	r6, [r5, #4]!
 800d98a:	e7eb      	b.n	800d964 <__copybits+0x18>
 800d98c:	f840 3b04 	str.w	r3, [r0], #4
 800d990:	e7f4      	b.n	800d97c <__copybits+0x30>

0800d992 <__any_on>:
 800d992:	f100 0214 	add.w	r2, r0, #20
 800d996:	6900      	ldr	r0, [r0, #16]
 800d998:	114b      	asrs	r3, r1, #5
 800d99a:	4298      	cmp	r0, r3
 800d99c:	b510      	push	{r4, lr}
 800d99e:	db11      	blt.n	800d9c4 <__any_on+0x32>
 800d9a0:	dd0a      	ble.n	800d9b8 <__any_on+0x26>
 800d9a2:	f011 011f 	ands.w	r1, r1, #31
 800d9a6:	d007      	beq.n	800d9b8 <__any_on+0x26>
 800d9a8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d9ac:	fa24 f001 	lsr.w	r0, r4, r1
 800d9b0:	fa00 f101 	lsl.w	r1, r0, r1
 800d9b4:	428c      	cmp	r4, r1
 800d9b6:	d10b      	bne.n	800d9d0 <__any_on+0x3e>
 800d9b8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d803      	bhi.n	800d9c8 <__any_on+0x36>
 800d9c0:	2000      	movs	r0, #0
 800d9c2:	bd10      	pop	{r4, pc}
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	e7f7      	b.n	800d9b8 <__any_on+0x26>
 800d9c8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d9cc:	2900      	cmp	r1, #0
 800d9ce:	d0f5      	beq.n	800d9bc <__any_on+0x2a>
 800d9d0:	2001      	movs	r0, #1
 800d9d2:	e7f6      	b.n	800d9c2 <__any_on+0x30>

0800d9d4 <_calloc_r>:
 800d9d4:	b570      	push	{r4, r5, r6, lr}
 800d9d6:	fba1 5402 	umull	r5, r4, r1, r2
 800d9da:	b934      	cbnz	r4, 800d9ea <_calloc_r+0x16>
 800d9dc:	4629      	mov	r1, r5
 800d9de:	f000 f875 	bl	800dacc <_malloc_r>
 800d9e2:	4606      	mov	r6, r0
 800d9e4:	b928      	cbnz	r0, 800d9f2 <_calloc_r+0x1e>
 800d9e6:	4630      	mov	r0, r6
 800d9e8:	bd70      	pop	{r4, r5, r6, pc}
 800d9ea:	220c      	movs	r2, #12
 800d9ec:	2600      	movs	r6, #0
 800d9ee:	6002      	str	r2, [r0, #0]
 800d9f0:	e7f9      	b.n	800d9e6 <_calloc_r+0x12>
 800d9f2:	462a      	mov	r2, r5
 800d9f4:	4621      	mov	r1, r4
 800d9f6:	f7fb ffed 	bl	80099d4 <memset>
 800d9fa:	e7f4      	b.n	800d9e6 <_calloc_r+0x12>

0800d9fc <_free_r>:
 800d9fc:	b538      	push	{r3, r4, r5, lr}
 800d9fe:	4605      	mov	r5, r0
 800da00:	2900      	cmp	r1, #0
 800da02:	d040      	beq.n	800da86 <_free_r+0x8a>
 800da04:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800da08:	1f0c      	subs	r4, r1, #4
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	bfb8      	it	lt
 800da0e:	18e4      	addlt	r4, r4, r3
 800da10:	f000 fcbe 	bl	800e390 <__malloc_lock>
 800da14:	4a1c      	ldr	r2, [pc, #112]	; (800da88 <_free_r+0x8c>)
 800da16:	6813      	ldr	r3, [r2, #0]
 800da18:	b933      	cbnz	r3, 800da28 <_free_r+0x2c>
 800da1a:	6063      	str	r3, [r4, #4]
 800da1c:	6014      	str	r4, [r2, #0]
 800da1e:	4628      	mov	r0, r5
 800da20:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800da24:	f000 bcba 	b.w	800e39c <__malloc_unlock>
 800da28:	42a3      	cmp	r3, r4
 800da2a:	d908      	bls.n	800da3e <_free_r+0x42>
 800da2c:	6820      	ldr	r0, [r4, #0]
 800da2e:	1821      	adds	r1, r4, r0
 800da30:	428b      	cmp	r3, r1
 800da32:	bf01      	itttt	eq
 800da34:	6819      	ldreq	r1, [r3, #0]
 800da36:	685b      	ldreq	r3, [r3, #4]
 800da38:	1809      	addeq	r1, r1, r0
 800da3a:	6021      	streq	r1, [r4, #0]
 800da3c:	e7ed      	b.n	800da1a <_free_r+0x1e>
 800da3e:	461a      	mov	r2, r3
 800da40:	685b      	ldr	r3, [r3, #4]
 800da42:	b10b      	cbz	r3, 800da48 <_free_r+0x4c>
 800da44:	42a3      	cmp	r3, r4
 800da46:	d9fa      	bls.n	800da3e <_free_r+0x42>
 800da48:	6811      	ldr	r1, [r2, #0]
 800da4a:	1850      	adds	r0, r2, r1
 800da4c:	42a0      	cmp	r0, r4
 800da4e:	d10b      	bne.n	800da68 <_free_r+0x6c>
 800da50:	6820      	ldr	r0, [r4, #0]
 800da52:	4401      	add	r1, r0
 800da54:	1850      	adds	r0, r2, r1
 800da56:	4283      	cmp	r3, r0
 800da58:	6011      	str	r1, [r2, #0]
 800da5a:	d1e0      	bne.n	800da1e <_free_r+0x22>
 800da5c:	6818      	ldr	r0, [r3, #0]
 800da5e:	685b      	ldr	r3, [r3, #4]
 800da60:	4401      	add	r1, r0
 800da62:	6011      	str	r1, [r2, #0]
 800da64:	6053      	str	r3, [r2, #4]
 800da66:	e7da      	b.n	800da1e <_free_r+0x22>
 800da68:	d902      	bls.n	800da70 <_free_r+0x74>
 800da6a:	230c      	movs	r3, #12
 800da6c:	602b      	str	r3, [r5, #0]
 800da6e:	e7d6      	b.n	800da1e <_free_r+0x22>
 800da70:	6820      	ldr	r0, [r4, #0]
 800da72:	1821      	adds	r1, r4, r0
 800da74:	428b      	cmp	r3, r1
 800da76:	bf01      	itttt	eq
 800da78:	6819      	ldreq	r1, [r3, #0]
 800da7a:	685b      	ldreq	r3, [r3, #4]
 800da7c:	1809      	addeq	r1, r1, r0
 800da7e:	6021      	streq	r1, [r4, #0]
 800da80:	6063      	str	r3, [r4, #4]
 800da82:	6054      	str	r4, [r2, #4]
 800da84:	e7cb      	b.n	800da1e <_free_r+0x22>
 800da86:	bd38      	pop	{r3, r4, r5, pc}
 800da88:	20000cd8 	.word	0x20000cd8

0800da8c <sbrk_aligned>:
 800da8c:	b570      	push	{r4, r5, r6, lr}
 800da8e:	4e0e      	ldr	r6, [pc, #56]	; (800dac8 <sbrk_aligned+0x3c>)
 800da90:	460c      	mov	r4, r1
 800da92:	6831      	ldr	r1, [r6, #0]
 800da94:	4605      	mov	r5, r0
 800da96:	b911      	cbnz	r1, 800da9e <sbrk_aligned+0x12>
 800da98:	f000 fb8e 	bl	800e1b8 <_sbrk_r>
 800da9c:	6030      	str	r0, [r6, #0]
 800da9e:	4621      	mov	r1, r4
 800daa0:	4628      	mov	r0, r5
 800daa2:	f000 fb89 	bl	800e1b8 <_sbrk_r>
 800daa6:	1c43      	adds	r3, r0, #1
 800daa8:	d00a      	beq.n	800dac0 <sbrk_aligned+0x34>
 800daaa:	1cc4      	adds	r4, r0, #3
 800daac:	f024 0403 	bic.w	r4, r4, #3
 800dab0:	42a0      	cmp	r0, r4
 800dab2:	d007      	beq.n	800dac4 <sbrk_aligned+0x38>
 800dab4:	1a21      	subs	r1, r4, r0
 800dab6:	4628      	mov	r0, r5
 800dab8:	f000 fb7e 	bl	800e1b8 <_sbrk_r>
 800dabc:	3001      	adds	r0, #1
 800dabe:	d101      	bne.n	800dac4 <sbrk_aligned+0x38>
 800dac0:	f04f 34ff 	mov.w	r4, #4294967295
 800dac4:	4620      	mov	r0, r4
 800dac6:	bd70      	pop	{r4, r5, r6, pc}
 800dac8:	20000cdc 	.word	0x20000cdc

0800dacc <_malloc_r>:
 800dacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dad0:	1ccd      	adds	r5, r1, #3
 800dad2:	f025 0503 	bic.w	r5, r5, #3
 800dad6:	3508      	adds	r5, #8
 800dad8:	2d0c      	cmp	r5, #12
 800dada:	bf38      	it	cc
 800dadc:	250c      	movcc	r5, #12
 800dade:	2d00      	cmp	r5, #0
 800dae0:	4607      	mov	r7, r0
 800dae2:	db01      	blt.n	800dae8 <_malloc_r+0x1c>
 800dae4:	42a9      	cmp	r1, r5
 800dae6:	d905      	bls.n	800daf4 <_malloc_r+0x28>
 800dae8:	230c      	movs	r3, #12
 800daea:	2600      	movs	r6, #0
 800daec:	603b      	str	r3, [r7, #0]
 800daee:	4630      	mov	r0, r6
 800daf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800daf4:	4e2e      	ldr	r6, [pc, #184]	; (800dbb0 <_malloc_r+0xe4>)
 800daf6:	f000 fc4b 	bl	800e390 <__malloc_lock>
 800dafa:	6833      	ldr	r3, [r6, #0]
 800dafc:	461c      	mov	r4, r3
 800dafe:	bb34      	cbnz	r4, 800db4e <_malloc_r+0x82>
 800db00:	4629      	mov	r1, r5
 800db02:	4638      	mov	r0, r7
 800db04:	f7ff ffc2 	bl	800da8c <sbrk_aligned>
 800db08:	1c43      	adds	r3, r0, #1
 800db0a:	4604      	mov	r4, r0
 800db0c:	d14d      	bne.n	800dbaa <_malloc_r+0xde>
 800db0e:	6834      	ldr	r4, [r6, #0]
 800db10:	4626      	mov	r6, r4
 800db12:	2e00      	cmp	r6, #0
 800db14:	d140      	bne.n	800db98 <_malloc_r+0xcc>
 800db16:	6823      	ldr	r3, [r4, #0]
 800db18:	4631      	mov	r1, r6
 800db1a:	4638      	mov	r0, r7
 800db1c:	eb04 0803 	add.w	r8, r4, r3
 800db20:	f000 fb4a 	bl	800e1b8 <_sbrk_r>
 800db24:	4580      	cmp	r8, r0
 800db26:	d13a      	bne.n	800db9e <_malloc_r+0xd2>
 800db28:	6821      	ldr	r1, [r4, #0]
 800db2a:	3503      	adds	r5, #3
 800db2c:	1a6d      	subs	r5, r5, r1
 800db2e:	f025 0503 	bic.w	r5, r5, #3
 800db32:	3508      	adds	r5, #8
 800db34:	2d0c      	cmp	r5, #12
 800db36:	bf38      	it	cc
 800db38:	250c      	movcc	r5, #12
 800db3a:	4638      	mov	r0, r7
 800db3c:	4629      	mov	r1, r5
 800db3e:	f7ff ffa5 	bl	800da8c <sbrk_aligned>
 800db42:	3001      	adds	r0, #1
 800db44:	d02b      	beq.n	800db9e <_malloc_r+0xd2>
 800db46:	6823      	ldr	r3, [r4, #0]
 800db48:	442b      	add	r3, r5
 800db4a:	6023      	str	r3, [r4, #0]
 800db4c:	e00e      	b.n	800db6c <_malloc_r+0xa0>
 800db4e:	6822      	ldr	r2, [r4, #0]
 800db50:	1b52      	subs	r2, r2, r5
 800db52:	d41e      	bmi.n	800db92 <_malloc_r+0xc6>
 800db54:	2a0b      	cmp	r2, #11
 800db56:	d916      	bls.n	800db86 <_malloc_r+0xba>
 800db58:	1961      	adds	r1, r4, r5
 800db5a:	42a3      	cmp	r3, r4
 800db5c:	6025      	str	r5, [r4, #0]
 800db5e:	bf18      	it	ne
 800db60:	6059      	strne	r1, [r3, #4]
 800db62:	6863      	ldr	r3, [r4, #4]
 800db64:	bf08      	it	eq
 800db66:	6031      	streq	r1, [r6, #0]
 800db68:	5162      	str	r2, [r4, r5]
 800db6a:	604b      	str	r3, [r1, #4]
 800db6c:	4638      	mov	r0, r7
 800db6e:	f104 060b 	add.w	r6, r4, #11
 800db72:	f000 fc13 	bl	800e39c <__malloc_unlock>
 800db76:	f026 0607 	bic.w	r6, r6, #7
 800db7a:	1d23      	adds	r3, r4, #4
 800db7c:	1af2      	subs	r2, r6, r3
 800db7e:	d0b6      	beq.n	800daee <_malloc_r+0x22>
 800db80:	1b9b      	subs	r3, r3, r6
 800db82:	50a3      	str	r3, [r4, r2]
 800db84:	e7b3      	b.n	800daee <_malloc_r+0x22>
 800db86:	6862      	ldr	r2, [r4, #4]
 800db88:	42a3      	cmp	r3, r4
 800db8a:	bf0c      	ite	eq
 800db8c:	6032      	streq	r2, [r6, #0]
 800db8e:	605a      	strne	r2, [r3, #4]
 800db90:	e7ec      	b.n	800db6c <_malloc_r+0xa0>
 800db92:	4623      	mov	r3, r4
 800db94:	6864      	ldr	r4, [r4, #4]
 800db96:	e7b2      	b.n	800dafe <_malloc_r+0x32>
 800db98:	4634      	mov	r4, r6
 800db9a:	6876      	ldr	r6, [r6, #4]
 800db9c:	e7b9      	b.n	800db12 <_malloc_r+0x46>
 800db9e:	230c      	movs	r3, #12
 800dba0:	4638      	mov	r0, r7
 800dba2:	603b      	str	r3, [r7, #0]
 800dba4:	f000 fbfa 	bl	800e39c <__malloc_unlock>
 800dba8:	e7a1      	b.n	800daee <_malloc_r+0x22>
 800dbaa:	6025      	str	r5, [r4, #0]
 800dbac:	e7de      	b.n	800db6c <_malloc_r+0xa0>
 800dbae:	bf00      	nop
 800dbb0:	20000cd8 	.word	0x20000cd8

0800dbb4 <__ssputs_r>:
 800dbb4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800dbb8:	688e      	ldr	r6, [r1, #8]
 800dbba:	4682      	mov	sl, r0
 800dbbc:	429e      	cmp	r6, r3
 800dbbe:	460c      	mov	r4, r1
 800dbc0:	4690      	mov	r8, r2
 800dbc2:	461f      	mov	r7, r3
 800dbc4:	d838      	bhi.n	800dc38 <__ssputs_r+0x84>
 800dbc6:	898a      	ldrh	r2, [r1, #12]
 800dbc8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dbcc:	d032      	beq.n	800dc34 <__ssputs_r+0x80>
 800dbce:	6825      	ldr	r5, [r4, #0]
 800dbd0:	6909      	ldr	r1, [r1, #16]
 800dbd2:	3301      	adds	r3, #1
 800dbd4:	eba5 0901 	sub.w	r9, r5, r1
 800dbd8:	6965      	ldr	r5, [r4, #20]
 800dbda:	444b      	add	r3, r9
 800dbdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbe0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbe4:	106d      	asrs	r5, r5, #1
 800dbe6:	429d      	cmp	r5, r3
 800dbe8:	bf38      	it	cc
 800dbea:	461d      	movcc	r5, r3
 800dbec:	0553      	lsls	r3, r2, #21
 800dbee:	d531      	bpl.n	800dc54 <__ssputs_r+0xa0>
 800dbf0:	4629      	mov	r1, r5
 800dbf2:	f7ff ff6b 	bl	800dacc <_malloc_r>
 800dbf6:	4606      	mov	r6, r0
 800dbf8:	b950      	cbnz	r0, 800dc10 <__ssputs_r+0x5c>
 800dbfa:	230c      	movs	r3, #12
 800dbfc:	f04f 30ff 	mov.w	r0, #4294967295
 800dc00:	f8ca 3000 	str.w	r3, [sl]
 800dc04:	89a3      	ldrh	r3, [r4, #12]
 800dc06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dc0a:	81a3      	strh	r3, [r4, #12]
 800dc0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc10:	464a      	mov	r2, r9
 800dc12:	6921      	ldr	r1, [r4, #16]
 800dc14:	f7fb fed0 	bl	80099b8 <memcpy>
 800dc18:	89a3      	ldrh	r3, [r4, #12]
 800dc1a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dc1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dc22:	81a3      	strh	r3, [r4, #12]
 800dc24:	6126      	str	r6, [r4, #16]
 800dc26:	444e      	add	r6, r9
 800dc28:	6026      	str	r6, [r4, #0]
 800dc2a:	463e      	mov	r6, r7
 800dc2c:	6165      	str	r5, [r4, #20]
 800dc2e:	eba5 0509 	sub.w	r5, r5, r9
 800dc32:	60a5      	str	r5, [r4, #8]
 800dc34:	42be      	cmp	r6, r7
 800dc36:	d900      	bls.n	800dc3a <__ssputs_r+0x86>
 800dc38:	463e      	mov	r6, r7
 800dc3a:	4632      	mov	r2, r6
 800dc3c:	4641      	mov	r1, r8
 800dc3e:	6820      	ldr	r0, [r4, #0]
 800dc40:	f000 fb8c 	bl	800e35c <memmove>
 800dc44:	68a3      	ldr	r3, [r4, #8]
 800dc46:	2000      	movs	r0, #0
 800dc48:	1b9b      	subs	r3, r3, r6
 800dc4a:	60a3      	str	r3, [r4, #8]
 800dc4c:	6823      	ldr	r3, [r4, #0]
 800dc4e:	4433      	add	r3, r6
 800dc50:	6023      	str	r3, [r4, #0]
 800dc52:	e7db      	b.n	800dc0c <__ssputs_r+0x58>
 800dc54:	462a      	mov	r2, r5
 800dc56:	f000 fba7 	bl	800e3a8 <_realloc_r>
 800dc5a:	4606      	mov	r6, r0
 800dc5c:	2800      	cmp	r0, #0
 800dc5e:	d1e1      	bne.n	800dc24 <__ssputs_r+0x70>
 800dc60:	4650      	mov	r0, sl
 800dc62:	6921      	ldr	r1, [r4, #16]
 800dc64:	f7ff feca 	bl	800d9fc <_free_r>
 800dc68:	e7c7      	b.n	800dbfa <__ssputs_r+0x46>
	...

0800dc6c <_svfiprintf_r>:
 800dc6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc70:	4698      	mov	r8, r3
 800dc72:	898b      	ldrh	r3, [r1, #12]
 800dc74:	4607      	mov	r7, r0
 800dc76:	061b      	lsls	r3, r3, #24
 800dc78:	460d      	mov	r5, r1
 800dc7a:	4614      	mov	r4, r2
 800dc7c:	b09d      	sub	sp, #116	; 0x74
 800dc7e:	d50e      	bpl.n	800dc9e <_svfiprintf_r+0x32>
 800dc80:	690b      	ldr	r3, [r1, #16]
 800dc82:	b963      	cbnz	r3, 800dc9e <_svfiprintf_r+0x32>
 800dc84:	2140      	movs	r1, #64	; 0x40
 800dc86:	f7ff ff21 	bl	800dacc <_malloc_r>
 800dc8a:	6028      	str	r0, [r5, #0]
 800dc8c:	6128      	str	r0, [r5, #16]
 800dc8e:	b920      	cbnz	r0, 800dc9a <_svfiprintf_r+0x2e>
 800dc90:	230c      	movs	r3, #12
 800dc92:	603b      	str	r3, [r7, #0]
 800dc94:	f04f 30ff 	mov.w	r0, #4294967295
 800dc98:	e0d1      	b.n	800de3e <_svfiprintf_r+0x1d2>
 800dc9a:	2340      	movs	r3, #64	; 0x40
 800dc9c:	616b      	str	r3, [r5, #20]
 800dc9e:	2300      	movs	r3, #0
 800dca0:	9309      	str	r3, [sp, #36]	; 0x24
 800dca2:	2320      	movs	r3, #32
 800dca4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dca8:	2330      	movs	r3, #48	; 0x30
 800dcaa:	f04f 0901 	mov.w	r9, #1
 800dcae:	f8cd 800c 	str.w	r8, [sp, #12]
 800dcb2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800de58 <_svfiprintf_r+0x1ec>
 800dcb6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dcba:	4623      	mov	r3, r4
 800dcbc:	469a      	mov	sl, r3
 800dcbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcc2:	b10a      	cbz	r2, 800dcc8 <_svfiprintf_r+0x5c>
 800dcc4:	2a25      	cmp	r2, #37	; 0x25
 800dcc6:	d1f9      	bne.n	800dcbc <_svfiprintf_r+0x50>
 800dcc8:	ebba 0b04 	subs.w	fp, sl, r4
 800dccc:	d00b      	beq.n	800dce6 <_svfiprintf_r+0x7a>
 800dcce:	465b      	mov	r3, fp
 800dcd0:	4622      	mov	r2, r4
 800dcd2:	4629      	mov	r1, r5
 800dcd4:	4638      	mov	r0, r7
 800dcd6:	f7ff ff6d 	bl	800dbb4 <__ssputs_r>
 800dcda:	3001      	adds	r0, #1
 800dcdc:	f000 80aa 	beq.w	800de34 <_svfiprintf_r+0x1c8>
 800dce0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dce2:	445a      	add	r2, fp
 800dce4:	9209      	str	r2, [sp, #36]	; 0x24
 800dce6:	f89a 3000 	ldrb.w	r3, [sl]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	f000 80a2 	beq.w	800de34 <_svfiprintf_r+0x1c8>
 800dcf0:	2300      	movs	r3, #0
 800dcf2:	f04f 32ff 	mov.w	r2, #4294967295
 800dcf6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcfa:	f10a 0a01 	add.w	sl, sl, #1
 800dcfe:	9304      	str	r3, [sp, #16]
 800dd00:	9307      	str	r3, [sp, #28]
 800dd02:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dd06:	931a      	str	r3, [sp, #104]	; 0x68
 800dd08:	4654      	mov	r4, sl
 800dd0a:	2205      	movs	r2, #5
 800dd0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd10:	4851      	ldr	r0, [pc, #324]	; (800de58 <_svfiprintf_r+0x1ec>)
 800dd12:	f7ff f999 	bl	800d048 <memchr>
 800dd16:	9a04      	ldr	r2, [sp, #16]
 800dd18:	b9d8      	cbnz	r0, 800dd52 <_svfiprintf_r+0xe6>
 800dd1a:	06d0      	lsls	r0, r2, #27
 800dd1c:	bf44      	itt	mi
 800dd1e:	2320      	movmi	r3, #32
 800dd20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd24:	0711      	lsls	r1, r2, #28
 800dd26:	bf44      	itt	mi
 800dd28:	232b      	movmi	r3, #43	; 0x2b
 800dd2a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd2e:	f89a 3000 	ldrb.w	r3, [sl]
 800dd32:	2b2a      	cmp	r3, #42	; 0x2a
 800dd34:	d015      	beq.n	800dd62 <_svfiprintf_r+0xf6>
 800dd36:	4654      	mov	r4, sl
 800dd38:	2000      	movs	r0, #0
 800dd3a:	f04f 0c0a 	mov.w	ip, #10
 800dd3e:	9a07      	ldr	r2, [sp, #28]
 800dd40:	4621      	mov	r1, r4
 800dd42:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd46:	3b30      	subs	r3, #48	; 0x30
 800dd48:	2b09      	cmp	r3, #9
 800dd4a:	d94e      	bls.n	800ddea <_svfiprintf_r+0x17e>
 800dd4c:	b1b0      	cbz	r0, 800dd7c <_svfiprintf_r+0x110>
 800dd4e:	9207      	str	r2, [sp, #28]
 800dd50:	e014      	b.n	800dd7c <_svfiprintf_r+0x110>
 800dd52:	eba0 0308 	sub.w	r3, r0, r8
 800dd56:	fa09 f303 	lsl.w	r3, r9, r3
 800dd5a:	4313      	orrs	r3, r2
 800dd5c:	46a2      	mov	sl, r4
 800dd5e:	9304      	str	r3, [sp, #16]
 800dd60:	e7d2      	b.n	800dd08 <_svfiprintf_r+0x9c>
 800dd62:	9b03      	ldr	r3, [sp, #12]
 800dd64:	1d19      	adds	r1, r3, #4
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	9103      	str	r1, [sp, #12]
 800dd6a:	2b00      	cmp	r3, #0
 800dd6c:	bfbb      	ittet	lt
 800dd6e:	425b      	neglt	r3, r3
 800dd70:	f042 0202 	orrlt.w	r2, r2, #2
 800dd74:	9307      	strge	r3, [sp, #28]
 800dd76:	9307      	strlt	r3, [sp, #28]
 800dd78:	bfb8      	it	lt
 800dd7a:	9204      	strlt	r2, [sp, #16]
 800dd7c:	7823      	ldrb	r3, [r4, #0]
 800dd7e:	2b2e      	cmp	r3, #46	; 0x2e
 800dd80:	d10c      	bne.n	800dd9c <_svfiprintf_r+0x130>
 800dd82:	7863      	ldrb	r3, [r4, #1]
 800dd84:	2b2a      	cmp	r3, #42	; 0x2a
 800dd86:	d135      	bne.n	800ddf4 <_svfiprintf_r+0x188>
 800dd88:	9b03      	ldr	r3, [sp, #12]
 800dd8a:	3402      	adds	r4, #2
 800dd8c:	1d1a      	adds	r2, r3, #4
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	9203      	str	r2, [sp, #12]
 800dd92:	2b00      	cmp	r3, #0
 800dd94:	bfb8      	it	lt
 800dd96:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd9a:	9305      	str	r3, [sp, #20]
 800dd9c:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800de5c <_svfiprintf_r+0x1f0>
 800dda0:	2203      	movs	r2, #3
 800dda2:	4650      	mov	r0, sl
 800dda4:	7821      	ldrb	r1, [r4, #0]
 800dda6:	f7ff f94f 	bl	800d048 <memchr>
 800ddaa:	b140      	cbz	r0, 800ddbe <_svfiprintf_r+0x152>
 800ddac:	2340      	movs	r3, #64	; 0x40
 800ddae:	eba0 000a 	sub.w	r0, r0, sl
 800ddb2:	fa03 f000 	lsl.w	r0, r3, r0
 800ddb6:	9b04      	ldr	r3, [sp, #16]
 800ddb8:	3401      	adds	r4, #1
 800ddba:	4303      	orrs	r3, r0
 800ddbc:	9304      	str	r3, [sp, #16]
 800ddbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ddc2:	2206      	movs	r2, #6
 800ddc4:	4826      	ldr	r0, [pc, #152]	; (800de60 <_svfiprintf_r+0x1f4>)
 800ddc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ddca:	f7ff f93d 	bl	800d048 <memchr>
 800ddce:	2800      	cmp	r0, #0
 800ddd0:	d038      	beq.n	800de44 <_svfiprintf_r+0x1d8>
 800ddd2:	4b24      	ldr	r3, [pc, #144]	; (800de64 <_svfiprintf_r+0x1f8>)
 800ddd4:	bb1b      	cbnz	r3, 800de1e <_svfiprintf_r+0x1b2>
 800ddd6:	9b03      	ldr	r3, [sp, #12]
 800ddd8:	3307      	adds	r3, #7
 800ddda:	f023 0307 	bic.w	r3, r3, #7
 800ddde:	3308      	adds	r3, #8
 800dde0:	9303      	str	r3, [sp, #12]
 800dde2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800dde4:	4433      	add	r3, r6
 800dde6:	9309      	str	r3, [sp, #36]	; 0x24
 800dde8:	e767      	b.n	800dcba <_svfiprintf_r+0x4e>
 800ddea:	460c      	mov	r4, r1
 800ddec:	2001      	movs	r0, #1
 800ddee:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddf2:	e7a5      	b.n	800dd40 <_svfiprintf_r+0xd4>
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	f04f 0c0a 	mov.w	ip, #10
 800ddfa:	4619      	mov	r1, r3
 800ddfc:	3401      	adds	r4, #1
 800ddfe:	9305      	str	r3, [sp, #20]
 800de00:	4620      	mov	r0, r4
 800de02:	f810 2b01 	ldrb.w	r2, [r0], #1
 800de06:	3a30      	subs	r2, #48	; 0x30
 800de08:	2a09      	cmp	r2, #9
 800de0a:	d903      	bls.n	800de14 <_svfiprintf_r+0x1a8>
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d0c5      	beq.n	800dd9c <_svfiprintf_r+0x130>
 800de10:	9105      	str	r1, [sp, #20]
 800de12:	e7c3      	b.n	800dd9c <_svfiprintf_r+0x130>
 800de14:	4604      	mov	r4, r0
 800de16:	2301      	movs	r3, #1
 800de18:	fb0c 2101 	mla	r1, ip, r1, r2
 800de1c:	e7f0      	b.n	800de00 <_svfiprintf_r+0x194>
 800de1e:	ab03      	add	r3, sp, #12
 800de20:	9300      	str	r3, [sp, #0]
 800de22:	462a      	mov	r2, r5
 800de24:	4638      	mov	r0, r7
 800de26:	4b10      	ldr	r3, [pc, #64]	; (800de68 <_svfiprintf_r+0x1fc>)
 800de28:	a904      	add	r1, sp, #16
 800de2a:	f7fb fe79 	bl	8009b20 <_printf_float>
 800de2e:	1c42      	adds	r2, r0, #1
 800de30:	4606      	mov	r6, r0
 800de32:	d1d6      	bne.n	800dde2 <_svfiprintf_r+0x176>
 800de34:	89ab      	ldrh	r3, [r5, #12]
 800de36:	065b      	lsls	r3, r3, #25
 800de38:	f53f af2c 	bmi.w	800dc94 <_svfiprintf_r+0x28>
 800de3c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de3e:	b01d      	add	sp, #116	; 0x74
 800de40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de44:	ab03      	add	r3, sp, #12
 800de46:	9300      	str	r3, [sp, #0]
 800de48:	462a      	mov	r2, r5
 800de4a:	4638      	mov	r0, r7
 800de4c:	4b06      	ldr	r3, [pc, #24]	; (800de68 <_svfiprintf_r+0x1fc>)
 800de4e:	a904      	add	r1, sp, #16
 800de50:	f7fc f902 	bl	800a058 <_printf_i>
 800de54:	e7eb      	b.n	800de2e <_svfiprintf_r+0x1c2>
 800de56:	bf00      	nop
 800de58:	0800ead4 	.word	0x0800ead4
 800de5c:	0800eada 	.word	0x0800eada
 800de60:	0800eade 	.word	0x0800eade
 800de64:	08009b21 	.word	0x08009b21
 800de68:	0800dbb5 	.word	0x0800dbb5

0800de6c <__sfputc_r>:
 800de6c:	6893      	ldr	r3, [r2, #8]
 800de6e:	b410      	push	{r4}
 800de70:	3b01      	subs	r3, #1
 800de72:	2b00      	cmp	r3, #0
 800de74:	6093      	str	r3, [r2, #8]
 800de76:	da07      	bge.n	800de88 <__sfputc_r+0x1c>
 800de78:	6994      	ldr	r4, [r2, #24]
 800de7a:	42a3      	cmp	r3, r4
 800de7c:	db01      	blt.n	800de82 <__sfputc_r+0x16>
 800de7e:	290a      	cmp	r1, #10
 800de80:	d102      	bne.n	800de88 <__sfputc_r+0x1c>
 800de82:	bc10      	pop	{r4}
 800de84:	f7fd bbd6 	b.w	800b634 <__swbuf_r>
 800de88:	6813      	ldr	r3, [r2, #0]
 800de8a:	1c58      	adds	r0, r3, #1
 800de8c:	6010      	str	r0, [r2, #0]
 800de8e:	7019      	strb	r1, [r3, #0]
 800de90:	4608      	mov	r0, r1
 800de92:	bc10      	pop	{r4}
 800de94:	4770      	bx	lr

0800de96 <__sfputs_r>:
 800de96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de98:	4606      	mov	r6, r0
 800de9a:	460f      	mov	r7, r1
 800de9c:	4614      	mov	r4, r2
 800de9e:	18d5      	adds	r5, r2, r3
 800dea0:	42ac      	cmp	r4, r5
 800dea2:	d101      	bne.n	800dea8 <__sfputs_r+0x12>
 800dea4:	2000      	movs	r0, #0
 800dea6:	e007      	b.n	800deb8 <__sfputs_r+0x22>
 800dea8:	463a      	mov	r2, r7
 800deaa:	4630      	mov	r0, r6
 800deac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800deb0:	f7ff ffdc 	bl	800de6c <__sfputc_r>
 800deb4:	1c43      	adds	r3, r0, #1
 800deb6:	d1f3      	bne.n	800dea0 <__sfputs_r+0xa>
 800deb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800debc <_vfiprintf_r>:
 800debc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dec0:	460d      	mov	r5, r1
 800dec2:	4614      	mov	r4, r2
 800dec4:	4698      	mov	r8, r3
 800dec6:	4606      	mov	r6, r0
 800dec8:	b09d      	sub	sp, #116	; 0x74
 800deca:	b118      	cbz	r0, 800ded4 <_vfiprintf_r+0x18>
 800decc:	6983      	ldr	r3, [r0, #24]
 800dece:	b90b      	cbnz	r3, 800ded4 <_vfiprintf_r+0x18>
 800ded0:	f7fe fc1e 	bl	800c710 <__sinit>
 800ded4:	4b89      	ldr	r3, [pc, #548]	; (800e0fc <_vfiprintf_r+0x240>)
 800ded6:	429d      	cmp	r5, r3
 800ded8:	d11b      	bne.n	800df12 <_vfiprintf_r+0x56>
 800deda:	6875      	ldr	r5, [r6, #4]
 800dedc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800dede:	07d9      	lsls	r1, r3, #31
 800dee0:	d405      	bmi.n	800deee <_vfiprintf_r+0x32>
 800dee2:	89ab      	ldrh	r3, [r5, #12]
 800dee4:	059a      	lsls	r2, r3, #22
 800dee6:	d402      	bmi.n	800deee <_vfiprintf_r+0x32>
 800dee8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800deea:	f7ff f82c 	bl	800cf46 <__retarget_lock_acquire_recursive>
 800deee:	89ab      	ldrh	r3, [r5, #12]
 800def0:	071b      	lsls	r3, r3, #28
 800def2:	d501      	bpl.n	800def8 <_vfiprintf_r+0x3c>
 800def4:	692b      	ldr	r3, [r5, #16]
 800def6:	b9eb      	cbnz	r3, 800df34 <_vfiprintf_r+0x78>
 800def8:	4629      	mov	r1, r5
 800defa:	4630      	mov	r0, r6
 800defc:	f7fd fbec 	bl	800b6d8 <__swsetup_r>
 800df00:	b1c0      	cbz	r0, 800df34 <_vfiprintf_r+0x78>
 800df02:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800df04:	07dc      	lsls	r4, r3, #31
 800df06:	d50e      	bpl.n	800df26 <_vfiprintf_r+0x6a>
 800df08:	f04f 30ff 	mov.w	r0, #4294967295
 800df0c:	b01d      	add	sp, #116	; 0x74
 800df0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df12:	4b7b      	ldr	r3, [pc, #492]	; (800e100 <_vfiprintf_r+0x244>)
 800df14:	429d      	cmp	r5, r3
 800df16:	d101      	bne.n	800df1c <_vfiprintf_r+0x60>
 800df18:	68b5      	ldr	r5, [r6, #8]
 800df1a:	e7df      	b.n	800dedc <_vfiprintf_r+0x20>
 800df1c:	4b79      	ldr	r3, [pc, #484]	; (800e104 <_vfiprintf_r+0x248>)
 800df1e:	429d      	cmp	r5, r3
 800df20:	bf08      	it	eq
 800df22:	68f5      	ldreq	r5, [r6, #12]
 800df24:	e7da      	b.n	800dedc <_vfiprintf_r+0x20>
 800df26:	89ab      	ldrh	r3, [r5, #12]
 800df28:	0598      	lsls	r0, r3, #22
 800df2a:	d4ed      	bmi.n	800df08 <_vfiprintf_r+0x4c>
 800df2c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800df2e:	f7ff f80b 	bl	800cf48 <__retarget_lock_release_recursive>
 800df32:	e7e9      	b.n	800df08 <_vfiprintf_r+0x4c>
 800df34:	2300      	movs	r3, #0
 800df36:	9309      	str	r3, [sp, #36]	; 0x24
 800df38:	2320      	movs	r3, #32
 800df3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800df3e:	2330      	movs	r3, #48	; 0x30
 800df40:	f04f 0901 	mov.w	r9, #1
 800df44:	f8cd 800c 	str.w	r8, [sp, #12]
 800df48:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800e108 <_vfiprintf_r+0x24c>
 800df4c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800df50:	4623      	mov	r3, r4
 800df52:	469a      	mov	sl, r3
 800df54:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df58:	b10a      	cbz	r2, 800df5e <_vfiprintf_r+0xa2>
 800df5a:	2a25      	cmp	r2, #37	; 0x25
 800df5c:	d1f9      	bne.n	800df52 <_vfiprintf_r+0x96>
 800df5e:	ebba 0b04 	subs.w	fp, sl, r4
 800df62:	d00b      	beq.n	800df7c <_vfiprintf_r+0xc0>
 800df64:	465b      	mov	r3, fp
 800df66:	4622      	mov	r2, r4
 800df68:	4629      	mov	r1, r5
 800df6a:	4630      	mov	r0, r6
 800df6c:	f7ff ff93 	bl	800de96 <__sfputs_r>
 800df70:	3001      	adds	r0, #1
 800df72:	f000 80aa 	beq.w	800e0ca <_vfiprintf_r+0x20e>
 800df76:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800df78:	445a      	add	r2, fp
 800df7a:	9209      	str	r2, [sp, #36]	; 0x24
 800df7c:	f89a 3000 	ldrb.w	r3, [sl]
 800df80:	2b00      	cmp	r3, #0
 800df82:	f000 80a2 	beq.w	800e0ca <_vfiprintf_r+0x20e>
 800df86:	2300      	movs	r3, #0
 800df88:	f04f 32ff 	mov.w	r2, #4294967295
 800df8c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800df90:	f10a 0a01 	add.w	sl, sl, #1
 800df94:	9304      	str	r3, [sp, #16]
 800df96:	9307      	str	r3, [sp, #28]
 800df98:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800df9c:	931a      	str	r3, [sp, #104]	; 0x68
 800df9e:	4654      	mov	r4, sl
 800dfa0:	2205      	movs	r2, #5
 800dfa2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dfa6:	4858      	ldr	r0, [pc, #352]	; (800e108 <_vfiprintf_r+0x24c>)
 800dfa8:	f7ff f84e 	bl	800d048 <memchr>
 800dfac:	9a04      	ldr	r2, [sp, #16]
 800dfae:	b9d8      	cbnz	r0, 800dfe8 <_vfiprintf_r+0x12c>
 800dfb0:	06d1      	lsls	r1, r2, #27
 800dfb2:	bf44      	itt	mi
 800dfb4:	2320      	movmi	r3, #32
 800dfb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfba:	0713      	lsls	r3, r2, #28
 800dfbc:	bf44      	itt	mi
 800dfbe:	232b      	movmi	r3, #43	; 0x2b
 800dfc0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dfc4:	f89a 3000 	ldrb.w	r3, [sl]
 800dfc8:	2b2a      	cmp	r3, #42	; 0x2a
 800dfca:	d015      	beq.n	800dff8 <_vfiprintf_r+0x13c>
 800dfcc:	4654      	mov	r4, sl
 800dfce:	2000      	movs	r0, #0
 800dfd0:	f04f 0c0a 	mov.w	ip, #10
 800dfd4:	9a07      	ldr	r2, [sp, #28]
 800dfd6:	4621      	mov	r1, r4
 800dfd8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dfdc:	3b30      	subs	r3, #48	; 0x30
 800dfde:	2b09      	cmp	r3, #9
 800dfe0:	d94e      	bls.n	800e080 <_vfiprintf_r+0x1c4>
 800dfe2:	b1b0      	cbz	r0, 800e012 <_vfiprintf_r+0x156>
 800dfe4:	9207      	str	r2, [sp, #28]
 800dfe6:	e014      	b.n	800e012 <_vfiprintf_r+0x156>
 800dfe8:	eba0 0308 	sub.w	r3, r0, r8
 800dfec:	fa09 f303 	lsl.w	r3, r9, r3
 800dff0:	4313      	orrs	r3, r2
 800dff2:	46a2      	mov	sl, r4
 800dff4:	9304      	str	r3, [sp, #16]
 800dff6:	e7d2      	b.n	800df9e <_vfiprintf_r+0xe2>
 800dff8:	9b03      	ldr	r3, [sp, #12]
 800dffa:	1d19      	adds	r1, r3, #4
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	9103      	str	r1, [sp, #12]
 800e000:	2b00      	cmp	r3, #0
 800e002:	bfbb      	ittet	lt
 800e004:	425b      	neglt	r3, r3
 800e006:	f042 0202 	orrlt.w	r2, r2, #2
 800e00a:	9307      	strge	r3, [sp, #28]
 800e00c:	9307      	strlt	r3, [sp, #28]
 800e00e:	bfb8      	it	lt
 800e010:	9204      	strlt	r2, [sp, #16]
 800e012:	7823      	ldrb	r3, [r4, #0]
 800e014:	2b2e      	cmp	r3, #46	; 0x2e
 800e016:	d10c      	bne.n	800e032 <_vfiprintf_r+0x176>
 800e018:	7863      	ldrb	r3, [r4, #1]
 800e01a:	2b2a      	cmp	r3, #42	; 0x2a
 800e01c:	d135      	bne.n	800e08a <_vfiprintf_r+0x1ce>
 800e01e:	9b03      	ldr	r3, [sp, #12]
 800e020:	3402      	adds	r4, #2
 800e022:	1d1a      	adds	r2, r3, #4
 800e024:	681b      	ldr	r3, [r3, #0]
 800e026:	9203      	str	r2, [sp, #12]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	bfb8      	it	lt
 800e02c:	f04f 33ff 	movlt.w	r3, #4294967295
 800e030:	9305      	str	r3, [sp, #20]
 800e032:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800e10c <_vfiprintf_r+0x250>
 800e036:	2203      	movs	r2, #3
 800e038:	4650      	mov	r0, sl
 800e03a:	7821      	ldrb	r1, [r4, #0]
 800e03c:	f7ff f804 	bl	800d048 <memchr>
 800e040:	b140      	cbz	r0, 800e054 <_vfiprintf_r+0x198>
 800e042:	2340      	movs	r3, #64	; 0x40
 800e044:	eba0 000a 	sub.w	r0, r0, sl
 800e048:	fa03 f000 	lsl.w	r0, r3, r0
 800e04c:	9b04      	ldr	r3, [sp, #16]
 800e04e:	3401      	adds	r4, #1
 800e050:	4303      	orrs	r3, r0
 800e052:	9304      	str	r3, [sp, #16]
 800e054:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e058:	2206      	movs	r2, #6
 800e05a:	482d      	ldr	r0, [pc, #180]	; (800e110 <_vfiprintf_r+0x254>)
 800e05c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e060:	f7fe fff2 	bl	800d048 <memchr>
 800e064:	2800      	cmp	r0, #0
 800e066:	d03f      	beq.n	800e0e8 <_vfiprintf_r+0x22c>
 800e068:	4b2a      	ldr	r3, [pc, #168]	; (800e114 <_vfiprintf_r+0x258>)
 800e06a:	bb1b      	cbnz	r3, 800e0b4 <_vfiprintf_r+0x1f8>
 800e06c:	9b03      	ldr	r3, [sp, #12]
 800e06e:	3307      	adds	r3, #7
 800e070:	f023 0307 	bic.w	r3, r3, #7
 800e074:	3308      	adds	r3, #8
 800e076:	9303      	str	r3, [sp, #12]
 800e078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e07a:	443b      	add	r3, r7
 800e07c:	9309      	str	r3, [sp, #36]	; 0x24
 800e07e:	e767      	b.n	800df50 <_vfiprintf_r+0x94>
 800e080:	460c      	mov	r4, r1
 800e082:	2001      	movs	r0, #1
 800e084:	fb0c 3202 	mla	r2, ip, r2, r3
 800e088:	e7a5      	b.n	800dfd6 <_vfiprintf_r+0x11a>
 800e08a:	2300      	movs	r3, #0
 800e08c:	f04f 0c0a 	mov.w	ip, #10
 800e090:	4619      	mov	r1, r3
 800e092:	3401      	adds	r4, #1
 800e094:	9305      	str	r3, [sp, #20]
 800e096:	4620      	mov	r0, r4
 800e098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e09c:	3a30      	subs	r2, #48	; 0x30
 800e09e:	2a09      	cmp	r2, #9
 800e0a0:	d903      	bls.n	800e0aa <_vfiprintf_r+0x1ee>
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d0c5      	beq.n	800e032 <_vfiprintf_r+0x176>
 800e0a6:	9105      	str	r1, [sp, #20]
 800e0a8:	e7c3      	b.n	800e032 <_vfiprintf_r+0x176>
 800e0aa:	4604      	mov	r4, r0
 800e0ac:	2301      	movs	r3, #1
 800e0ae:	fb0c 2101 	mla	r1, ip, r1, r2
 800e0b2:	e7f0      	b.n	800e096 <_vfiprintf_r+0x1da>
 800e0b4:	ab03      	add	r3, sp, #12
 800e0b6:	9300      	str	r3, [sp, #0]
 800e0b8:	462a      	mov	r2, r5
 800e0ba:	4630      	mov	r0, r6
 800e0bc:	4b16      	ldr	r3, [pc, #88]	; (800e118 <_vfiprintf_r+0x25c>)
 800e0be:	a904      	add	r1, sp, #16
 800e0c0:	f7fb fd2e 	bl	8009b20 <_printf_float>
 800e0c4:	4607      	mov	r7, r0
 800e0c6:	1c78      	adds	r0, r7, #1
 800e0c8:	d1d6      	bne.n	800e078 <_vfiprintf_r+0x1bc>
 800e0ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e0cc:	07d9      	lsls	r1, r3, #31
 800e0ce:	d405      	bmi.n	800e0dc <_vfiprintf_r+0x220>
 800e0d0:	89ab      	ldrh	r3, [r5, #12]
 800e0d2:	059a      	lsls	r2, r3, #22
 800e0d4:	d402      	bmi.n	800e0dc <_vfiprintf_r+0x220>
 800e0d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e0d8:	f7fe ff36 	bl	800cf48 <__retarget_lock_release_recursive>
 800e0dc:	89ab      	ldrh	r3, [r5, #12]
 800e0de:	065b      	lsls	r3, r3, #25
 800e0e0:	f53f af12 	bmi.w	800df08 <_vfiprintf_r+0x4c>
 800e0e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e0e6:	e711      	b.n	800df0c <_vfiprintf_r+0x50>
 800e0e8:	ab03      	add	r3, sp, #12
 800e0ea:	9300      	str	r3, [sp, #0]
 800e0ec:	462a      	mov	r2, r5
 800e0ee:	4630      	mov	r0, r6
 800e0f0:	4b09      	ldr	r3, [pc, #36]	; (800e118 <_vfiprintf_r+0x25c>)
 800e0f2:	a904      	add	r1, sp, #16
 800e0f4:	f7fb ffb0 	bl	800a058 <_printf_i>
 800e0f8:	e7e4      	b.n	800e0c4 <_vfiprintf_r+0x208>
 800e0fa:	bf00      	nop
 800e0fc:	0800e8bc 	.word	0x0800e8bc
 800e100:	0800e8dc 	.word	0x0800e8dc
 800e104:	0800e89c 	.word	0x0800e89c
 800e108:	0800ead4 	.word	0x0800ead4
 800e10c:	0800eada 	.word	0x0800eada
 800e110:	0800eade 	.word	0x0800eade
 800e114:	08009b21 	.word	0x08009b21
 800e118:	0800de97 	.word	0x0800de97

0800e11c <_putc_r>:
 800e11c:	b570      	push	{r4, r5, r6, lr}
 800e11e:	460d      	mov	r5, r1
 800e120:	4614      	mov	r4, r2
 800e122:	4606      	mov	r6, r0
 800e124:	b118      	cbz	r0, 800e12e <_putc_r+0x12>
 800e126:	6983      	ldr	r3, [r0, #24]
 800e128:	b90b      	cbnz	r3, 800e12e <_putc_r+0x12>
 800e12a:	f7fe faf1 	bl	800c710 <__sinit>
 800e12e:	4b1c      	ldr	r3, [pc, #112]	; (800e1a0 <_putc_r+0x84>)
 800e130:	429c      	cmp	r4, r3
 800e132:	d124      	bne.n	800e17e <_putc_r+0x62>
 800e134:	6874      	ldr	r4, [r6, #4]
 800e136:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e138:	07d8      	lsls	r0, r3, #31
 800e13a:	d405      	bmi.n	800e148 <_putc_r+0x2c>
 800e13c:	89a3      	ldrh	r3, [r4, #12]
 800e13e:	0599      	lsls	r1, r3, #22
 800e140:	d402      	bmi.n	800e148 <_putc_r+0x2c>
 800e142:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e144:	f7fe feff 	bl	800cf46 <__retarget_lock_acquire_recursive>
 800e148:	68a3      	ldr	r3, [r4, #8]
 800e14a:	3b01      	subs	r3, #1
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	60a3      	str	r3, [r4, #8]
 800e150:	da05      	bge.n	800e15e <_putc_r+0x42>
 800e152:	69a2      	ldr	r2, [r4, #24]
 800e154:	4293      	cmp	r3, r2
 800e156:	db1c      	blt.n	800e192 <_putc_r+0x76>
 800e158:	b2eb      	uxtb	r3, r5
 800e15a:	2b0a      	cmp	r3, #10
 800e15c:	d019      	beq.n	800e192 <_putc_r+0x76>
 800e15e:	6823      	ldr	r3, [r4, #0]
 800e160:	1c5a      	adds	r2, r3, #1
 800e162:	6022      	str	r2, [r4, #0]
 800e164:	701d      	strb	r5, [r3, #0]
 800e166:	b2ed      	uxtb	r5, r5
 800e168:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e16a:	07da      	lsls	r2, r3, #31
 800e16c:	d405      	bmi.n	800e17a <_putc_r+0x5e>
 800e16e:	89a3      	ldrh	r3, [r4, #12]
 800e170:	059b      	lsls	r3, r3, #22
 800e172:	d402      	bmi.n	800e17a <_putc_r+0x5e>
 800e174:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e176:	f7fe fee7 	bl	800cf48 <__retarget_lock_release_recursive>
 800e17a:	4628      	mov	r0, r5
 800e17c:	bd70      	pop	{r4, r5, r6, pc}
 800e17e:	4b09      	ldr	r3, [pc, #36]	; (800e1a4 <_putc_r+0x88>)
 800e180:	429c      	cmp	r4, r3
 800e182:	d101      	bne.n	800e188 <_putc_r+0x6c>
 800e184:	68b4      	ldr	r4, [r6, #8]
 800e186:	e7d6      	b.n	800e136 <_putc_r+0x1a>
 800e188:	4b07      	ldr	r3, [pc, #28]	; (800e1a8 <_putc_r+0x8c>)
 800e18a:	429c      	cmp	r4, r3
 800e18c:	bf08      	it	eq
 800e18e:	68f4      	ldreq	r4, [r6, #12]
 800e190:	e7d1      	b.n	800e136 <_putc_r+0x1a>
 800e192:	4629      	mov	r1, r5
 800e194:	4622      	mov	r2, r4
 800e196:	4630      	mov	r0, r6
 800e198:	f7fd fa4c 	bl	800b634 <__swbuf_r>
 800e19c:	4605      	mov	r5, r0
 800e19e:	e7e3      	b.n	800e168 <_putc_r+0x4c>
 800e1a0:	0800e8bc 	.word	0x0800e8bc
 800e1a4:	0800e8dc 	.word	0x0800e8dc
 800e1a8:	0800e89c 	.word	0x0800e89c

0800e1ac <nan>:
 800e1ac:	2000      	movs	r0, #0
 800e1ae:	4901      	ldr	r1, [pc, #4]	; (800e1b4 <nan+0x8>)
 800e1b0:	4770      	bx	lr
 800e1b2:	bf00      	nop
 800e1b4:	7ff80000 	.word	0x7ff80000

0800e1b8 <_sbrk_r>:
 800e1b8:	b538      	push	{r3, r4, r5, lr}
 800e1ba:	2300      	movs	r3, #0
 800e1bc:	4d05      	ldr	r5, [pc, #20]	; (800e1d4 <_sbrk_r+0x1c>)
 800e1be:	4604      	mov	r4, r0
 800e1c0:	4608      	mov	r0, r1
 800e1c2:	602b      	str	r3, [r5, #0]
 800e1c4:	f7f5 fc14 	bl	80039f0 <_sbrk>
 800e1c8:	1c43      	adds	r3, r0, #1
 800e1ca:	d102      	bne.n	800e1d2 <_sbrk_r+0x1a>
 800e1cc:	682b      	ldr	r3, [r5, #0]
 800e1ce:	b103      	cbz	r3, 800e1d2 <_sbrk_r+0x1a>
 800e1d0:	6023      	str	r3, [r4, #0]
 800e1d2:	bd38      	pop	{r3, r4, r5, pc}
 800e1d4:	20000ce0 	.word	0x20000ce0

0800e1d8 <__sread>:
 800e1d8:	b510      	push	{r4, lr}
 800e1da:	460c      	mov	r4, r1
 800e1dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e1e0:	f000 f912 	bl	800e408 <_read_r>
 800e1e4:	2800      	cmp	r0, #0
 800e1e6:	bfab      	itete	ge
 800e1e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e1ea:	89a3      	ldrhlt	r3, [r4, #12]
 800e1ec:	181b      	addge	r3, r3, r0
 800e1ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e1f2:	bfac      	ite	ge
 800e1f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800e1f6:	81a3      	strhlt	r3, [r4, #12]
 800e1f8:	bd10      	pop	{r4, pc}

0800e1fa <__swrite>:
 800e1fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1fe:	461f      	mov	r7, r3
 800e200:	898b      	ldrh	r3, [r1, #12]
 800e202:	4605      	mov	r5, r0
 800e204:	05db      	lsls	r3, r3, #23
 800e206:	460c      	mov	r4, r1
 800e208:	4616      	mov	r6, r2
 800e20a:	d505      	bpl.n	800e218 <__swrite+0x1e>
 800e20c:	2302      	movs	r3, #2
 800e20e:	2200      	movs	r2, #0
 800e210:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e214:	f000 f890 	bl	800e338 <_lseek_r>
 800e218:	89a3      	ldrh	r3, [r4, #12]
 800e21a:	4632      	mov	r2, r6
 800e21c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e220:	81a3      	strh	r3, [r4, #12]
 800e222:	4628      	mov	r0, r5
 800e224:	463b      	mov	r3, r7
 800e226:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e22a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e22e:	f000 b837 	b.w	800e2a0 <_write_r>

0800e232 <__sseek>:
 800e232:	b510      	push	{r4, lr}
 800e234:	460c      	mov	r4, r1
 800e236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e23a:	f000 f87d 	bl	800e338 <_lseek_r>
 800e23e:	1c43      	adds	r3, r0, #1
 800e240:	89a3      	ldrh	r3, [r4, #12]
 800e242:	bf15      	itete	ne
 800e244:	6560      	strne	r0, [r4, #84]	; 0x54
 800e246:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e24a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e24e:	81a3      	strheq	r3, [r4, #12]
 800e250:	bf18      	it	ne
 800e252:	81a3      	strhne	r3, [r4, #12]
 800e254:	bd10      	pop	{r4, pc}

0800e256 <__sclose>:
 800e256:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e25a:	f000 b83b 	b.w	800e2d4 <_close_r>

0800e25e <strncmp>:
 800e25e:	4603      	mov	r3, r0
 800e260:	b510      	push	{r4, lr}
 800e262:	b172      	cbz	r2, 800e282 <strncmp+0x24>
 800e264:	3901      	subs	r1, #1
 800e266:	1884      	adds	r4, r0, r2
 800e268:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e26c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e270:	4290      	cmp	r0, r2
 800e272:	d101      	bne.n	800e278 <strncmp+0x1a>
 800e274:	42a3      	cmp	r3, r4
 800e276:	d101      	bne.n	800e27c <strncmp+0x1e>
 800e278:	1a80      	subs	r0, r0, r2
 800e27a:	bd10      	pop	{r4, pc}
 800e27c:	2800      	cmp	r0, #0
 800e27e:	d1f3      	bne.n	800e268 <strncmp+0xa>
 800e280:	e7fa      	b.n	800e278 <strncmp+0x1a>
 800e282:	4610      	mov	r0, r2
 800e284:	e7f9      	b.n	800e27a <strncmp+0x1c>

0800e286 <__ascii_wctomb>:
 800e286:	4603      	mov	r3, r0
 800e288:	4608      	mov	r0, r1
 800e28a:	b141      	cbz	r1, 800e29e <__ascii_wctomb+0x18>
 800e28c:	2aff      	cmp	r2, #255	; 0xff
 800e28e:	d904      	bls.n	800e29a <__ascii_wctomb+0x14>
 800e290:	228a      	movs	r2, #138	; 0x8a
 800e292:	f04f 30ff 	mov.w	r0, #4294967295
 800e296:	601a      	str	r2, [r3, #0]
 800e298:	4770      	bx	lr
 800e29a:	2001      	movs	r0, #1
 800e29c:	700a      	strb	r2, [r1, #0]
 800e29e:	4770      	bx	lr

0800e2a0 <_write_r>:
 800e2a0:	b538      	push	{r3, r4, r5, lr}
 800e2a2:	4604      	mov	r4, r0
 800e2a4:	4608      	mov	r0, r1
 800e2a6:	4611      	mov	r1, r2
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	4d05      	ldr	r5, [pc, #20]	; (800e2c0 <_write_r+0x20>)
 800e2ac:	602a      	str	r2, [r5, #0]
 800e2ae:	461a      	mov	r2, r3
 800e2b0:	f7f5 fb52 	bl	8003958 <_write>
 800e2b4:	1c43      	adds	r3, r0, #1
 800e2b6:	d102      	bne.n	800e2be <_write_r+0x1e>
 800e2b8:	682b      	ldr	r3, [r5, #0]
 800e2ba:	b103      	cbz	r3, 800e2be <_write_r+0x1e>
 800e2bc:	6023      	str	r3, [r4, #0]
 800e2be:	bd38      	pop	{r3, r4, r5, pc}
 800e2c0:	20000ce0 	.word	0x20000ce0

0800e2c4 <abort>:
 800e2c4:	2006      	movs	r0, #6
 800e2c6:	b508      	push	{r3, lr}
 800e2c8:	f000 f8d8 	bl	800e47c <raise>
 800e2cc:	2001      	movs	r0, #1
 800e2ce:	f7f5 fb1c 	bl	800390a <_exit>
	...

0800e2d4 <_close_r>:
 800e2d4:	b538      	push	{r3, r4, r5, lr}
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	4d05      	ldr	r5, [pc, #20]	; (800e2f0 <_close_r+0x1c>)
 800e2da:	4604      	mov	r4, r0
 800e2dc:	4608      	mov	r0, r1
 800e2de:	602b      	str	r3, [r5, #0]
 800e2e0:	f7f5 fb56 	bl	8003990 <_close>
 800e2e4:	1c43      	adds	r3, r0, #1
 800e2e6:	d102      	bne.n	800e2ee <_close_r+0x1a>
 800e2e8:	682b      	ldr	r3, [r5, #0]
 800e2ea:	b103      	cbz	r3, 800e2ee <_close_r+0x1a>
 800e2ec:	6023      	str	r3, [r4, #0]
 800e2ee:	bd38      	pop	{r3, r4, r5, pc}
 800e2f0:	20000ce0 	.word	0x20000ce0

0800e2f4 <_fstat_r>:
 800e2f4:	b538      	push	{r3, r4, r5, lr}
 800e2f6:	2300      	movs	r3, #0
 800e2f8:	4d06      	ldr	r5, [pc, #24]	; (800e314 <_fstat_r+0x20>)
 800e2fa:	4604      	mov	r4, r0
 800e2fc:	4608      	mov	r0, r1
 800e2fe:	4611      	mov	r1, r2
 800e300:	602b      	str	r3, [r5, #0]
 800e302:	f7f5 fb50 	bl	80039a6 <_fstat>
 800e306:	1c43      	adds	r3, r0, #1
 800e308:	d102      	bne.n	800e310 <_fstat_r+0x1c>
 800e30a:	682b      	ldr	r3, [r5, #0]
 800e30c:	b103      	cbz	r3, 800e310 <_fstat_r+0x1c>
 800e30e:	6023      	str	r3, [r4, #0]
 800e310:	bd38      	pop	{r3, r4, r5, pc}
 800e312:	bf00      	nop
 800e314:	20000ce0 	.word	0x20000ce0

0800e318 <_isatty_r>:
 800e318:	b538      	push	{r3, r4, r5, lr}
 800e31a:	2300      	movs	r3, #0
 800e31c:	4d05      	ldr	r5, [pc, #20]	; (800e334 <_isatty_r+0x1c>)
 800e31e:	4604      	mov	r4, r0
 800e320:	4608      	mov	r0, r1
 800e322:	602b      	str	r3, [r5, #0]
 800e324:	f7f5 fb4e 	bl	80039c4 <_isatty>
 800e328:	1c43      	adds	r3, r0, #1
 800e32a:	d102      	bne.n	800e332 <_isatty_r+0x1a>
 800e32c:	682b      	ldr	r3, [r5, #0]
 800e32e:	b103      	cbz	r3, 800e332 <_isatty_r+0x1a>
 800e330:	6023      	str	r3, [r4, #0]
 800e332:	bd38      	pop	{r3, r4, r5, pc}
 800e334:	20000ce0 	.word	0x20000ce0

0800e338 <_lseek_r>:
 800e338:	b538      	push	{r3, r4, r5, lr}
 800e33a:	4604      	mov	r4, r0
 800e33c:	4608      	mov	r0, r1
 800e33e:	4611      	mov	r1, r2
 800e340:	2200      	movs	r2, #0
 800e342:	4d05      	ldr	r5, [pc, #20]	; (800e358 <_lseek_r+0x20>)
 800e344:	602a      	str	r2, [r5, #0]
 800e346:	461a      	mov	r2, r3
 800e348:	f7f5 fb46 	bl	80039d8 <_lseek>
 800e34c:	1c43      	adds	r3, r0, #1
 800e34e:	d102      	bne.n	800e356 <_lseek_r+0x1e>
 800e350:	682b      	ldr	r3, [r5, #0]
 800e352:	b103      	cbz	r3, 800e356 <_lseek_r+0x1e>
 800e354:	6023      	str	r3, [r4, #0]
 800e356:	bd38      	pop	{r3, r4, r5, pc}
 800e358:	20000ce0 	.word	0x20000ce0

0800e35c <memmove>:
 800e35c:	4288      	cmp	r0, r1
 800e35e:	b510      	push	{r4, lr}
 800e360:	eb01 0402 	add.w	r4, r1, r2
 800e364:	d902      	bls.n	800e36c <memmove+0x10>
 800e366:	4284      	cmp	r4, r0
 800e368:	4623      	mov	r3, r4
 800e36a:	d807      	bhi.n	800e37c <memmove+0x20>
 800e36c:	1e43      	subs	r3, r0, #1
 800e36e:	42a1      	cmp	r1, r4
 800e370:	d008      	beq.n	800e384 <memmove+0x28>
 800e372:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e376:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e37a:	e7f8      	b.n	800e36e <memmove+0x12>
 800e37c:	4601      	mov	r1, r0
 800e37e:	4402      	add	r2, r0
 800e380:	428a      	cmp	r2, r1
 800e382:	d100      	bne.n	800e386 <memmove+0x2a>
 800e384:	bd10      	pop	{r4, pc}
 800e386:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800e38a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800e38e:	e7f7      	b.n	800e380 <memmove+0x24>

0800e390 <__malloc_lock>:
 800e390:	4801      	ldr	r0, [pc, #4]	; (800e398 <__malloc_lock+0x8>)
 800e392:	f7fe bdd8 	b.w	800cf46 <__retarget_lock_acquire_recursive>
 800e396:	bf00      	nop
 800e398:	20000cd4 	.word	0x20000cd4

0800e39c <__malloc_unlock>:
 800e39c:	4801      	ldr	r0, [pc, #4]	; (800e3a4 <__malloc_unlock+0x8>)
 800e39e:	f7fe bdd3 	b.w	800cf48 <__retarget_lock_release_recursive>
 800e3a2:	bf00      	nop
 800e3a4:	20000cd4 	.word	0x20000cd4

0800e3a8 <_realloc_r>:
 800e3a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ac:	4680      	mov	r8, r0
 800e3ae:	4614      	mov	r4, r2
 800e3b0:	460e      	mov	r6, r1
 800e3b2:	b921      	cbnz	r1, 800e3be <_realloc_r+0x16>
 800e3b4:	4611      	mov	r1, r2
 800e3b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ba:	f7ff bb87 	b.w	800dacc <_malloc_r>
 800e3be:	b92a      	cbnz	r2, 800e3cc <_realloc_r+0x24>
 800e3c0:	f7ff fb1c 	bl	800d9fc <_free_r>
 800e3c4:	4625      	mov	r5, r4
 800e3c6:	4628      	mov	r0, r5
 800e3c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e3cc:	f000 f872 	bl	800e4b4 <_malloc_usable_size_r>
 800e3d0:	4284      	cmp	r4, r0
 800e3d2:	4607      	mov	r7, r0
 800e3d4:	d802      	bhi.n	800e3dc <_realloc_r+0x34>
 800e3d6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e3da:	d812      	bhi.n	800e402 <_realloc_r+0x5a>
 800e3dc:	4621      	mov	r1, r4
 800e3de:	4640      	mov	r0, r8
 800e3e0:	f7ff fb74 	bl	800dacc <_malloc_r>
 800e3e4:	4605      	mov	r5, r0
 800e3e6:	2800      	cmp	r0, #0
 800e3e8:	d0ed      	beq.n	800e3c6 <_realloc_r+0x1e>
 800e3ea:	42bc      	cmp	r4, r7
 800e3ec:	4622      	mov	r2, r4
 800e3ee:	4631      	mov	r1, r6
 800e3f0:	bf28      	it	cs
 800e3f2:	463a      	movcs	r2, r7
 800e3f4:	f7fb fae0 	bl	80099b8 <memcpy>
 800e3f8:	4631      	mov	r1, r6
 800e3fa:	4640      	mov	r0, r8
 800e3fc:	f7ff fafe 	bl	800d9fc <_free_r>
 800e400:	e7e1      	b.n	800e3c6 <_realloc_r+0x1e>
 800e402:	4635      	mov	r5, r6
 800e404:	e7df      	b.n	800e3c6 <_realloc_r+0x1e>
	...

0800e408 <_read_r>:
 800e408:	b538      	push	{r3, r4, r5, lr}
 800e40a:	4604      	mov	r4, r0
 800e40c:	4608      	mov	r0, r1
 800e40e:	4611      	mov	r1, r2
 800e410:	2200      	movs	r2, #0
 800e412:	4d05      	ldr	r5, [pc, #20]	; (800e428 <_read_r+0x20>)
 800e414:	602a      	str	r2, [r5, #0]
 800e416:	461a      	mov	r2, r3
 800e418:	f7f5 fa81 	bl	800391e <_read>
 800e41c:	1c43      	adds	r3, r0, #1
 800e41e:	d102      	bne.n	800e426 <_read_r+0x1e>
 800e420:	682b      	ldr	r3, [r5, #0]
 800e422:	b103      	cbz	r3, 800e426 <_read_r+0x1e>
 800e424:	6023      	str	r3, [r4, #0]
 800e426:	bd38      	pop	{r3, r4, r5, pc}
 800e428:	20000ce0 	.word	0x20000ce0

0800e42c <_raise_r>:
 800e42c:	291f      	cmp	r1, #31
 800e42e:	b538      	push	{r3, r4, r5, lr}
 800e430:	4604      	mov	r4, r0
 800e432:	460d      	mov	r5, r1
 800e434:	d904      	bls.n	800e440 <_raise_r+0x14>
 800e436:	2316      	movs	r3, #22
 800e438:	6003      	str	r3, [r0, #0]
 800e43a:	f04f 30ff 	mov.w	r0, #4294967295
 800e43e:	bd38      	pop	{r3, r4, r5, pc}
 800e440:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e442:	b112      	cbz	r2, 800e44a <_raise_r+0x1e>
 800e444:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e448:	b94b      	cbnz	r3, 800e45e <_raise_r+0x32>
 800e44a:	4620      	mov	r0, r4
 800e44c:	f000 f830 	bl	800e4b0 <_getpid_r>
 800e450:	462a      	mov	r2, r5
 800e452:	4601      	mov	r1, r0
 800e454:	4620      	mov	r0, r4
 800e456:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e45a:	f000 b817 	b.w	800e48c <_kill_r>
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d00a      	beq.n	800e478 <_raise_r+0x4c>
 800e462:	1c59      	adds	r1, r3, #1
 800e464:	d103      	bne.n	800e46e <_raise_r+0x42>
 800e466:	2316      	movs	r3, #22
 800e468:	6003      	str	r3, [r0, #0]
 800e46a:	2001      	movs	r0, #1
 800e46c:	e7e7      	b.n	800e43e <_raise_r+0x12>
 800e46e:	2400      	movs	r4, #0
 800e470:	4628      	mov	r0, r5
 800e472:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e476:	4798      	blx	r3
 800e478:	2000      	movs	r0, #0
 800e47a:	e7e0      	b.n	800e43e <_raise_r+0x12>

0800e47c <raise>:
 800e47c:	4b02      	ldr	r3, [pc, #8]	; (800e488 <raise+0xc>)
 800e47e:	4601      	mov	r1, r0
 800e480:	6818      	ldr	r0, [r3, #0]
 800e482:	f7ff bfd3 	b.w	800e42c <_raise_r>
 800e486:	bf00      	nop
 800e488:	20000610 	.word	0x20000610

0800e48c <_kill_r>:
 800e48c:	b538      	push	{r3, r4, r5, lr}
 800e48e:	2300      	movs	r3, #0
 800e490:	4d06      	ldr	r5, [pc, #24]	; (800e4ac <_kill_r+0x20>)
 800e492:	4604      	mov	r4, r0
 800e494:	4608      	mov	r0, r1
 800e496:	4611      	mov	r1, r2
 800e498:	602b      	str	r3, [r5, #0]
 800e49a:	f7f5 fa26 	bl	80038ea <_kill>
 800e49e:	1c43      	adds	r3, r0, #1
 800e4a0:	d102      	bne.n	800e4a8 <_kill_r+0x1c>
 800e4a2:	682b      	ldr	r3, [r5, #0]
 800e4a4:	b103      	cbz	r3, 800e4a8 <_kill_r+0x1c>
 800e4a6:	6023      	str	r3, [r4, #0]
 800e4a8:	bd38      	pop	{r3, r4, r5, pc}
 800e4aa:	bf00      	nop
 800e4ac:	20000ce0 	.word	0x20000ce0

0800e4b0 <_getpid_r>:
 800e4b0:	f7f5 ba14 	b.w	80038dc <_getpid>

0800e4b4 <_malloc_usable_size_r>:
 800e4b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e4b8:	1f18      	subs	r0, r3, #4
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	bfbc      	itt	lt
 800e4be:	580b      	ldrlt	r3, [r1, r0]
 800e4c0:	18c0      	addlt	r0, r0, r3
 800e4c2:	4770      	bx	lr

0800e4c4 <_init>:
 800e4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4c6:	bf00      	nop
 800e4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4ca:	bc08      	pop	{r3}
 800e4cc:	469e      	mov	lr, r3
 800e4ce:	4770      	bx	lr

0800e4d0 <_fini>:
 800e4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4d2:	bf00      	nop
 800e4d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e4d6:	bc08      	pop	{r3}
 800e4d8:	469e      	mov	lr, r3
 800e4da:	4770      	bx	lr
