-- 4:1 mux for lab 2, takes 4 inputs: 
--binary from SW(7:0), 
--BCD(15:0) from bcd module, 
--5a5a as a static input, 
--stored 16 bit input that will be saved using a 16-bit RAM module

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;


entity displayMUX is 
			port ( in2        : in  STD_LOGIC_VECTOR( 1 downto 0);
					 HEX_IN     : in  STD_LOGIC_VECTOR(15 downto 0);	
					 BCD_IN 	   : in  STD_LOGIC_VECTOR(15 downto 0);		
					 SavedValue : in  STD_LOGIC_VECTOR(15 downto 0);
				    DATA_OUT   : out STD_LOGIC_VECTOR(15 downto 0);
					 
								);