# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 10:42:40 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
quit -sim
# End time: 10:44:58 on Oct 29,2022, Elapsed time: 0:02:18
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 10:45:05 on Oct 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
quit -sim
# End time: 10:45:24 on Oct 29,2022, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:45:30 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch_tb
# -- Compiling architecture rtl of uut_fetch_tb
# End time: 10:45:30 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 10:45:37 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
# Break key hit
quit -sim
# End time: 10:48:43 on Oct 29,2022, Elapsed time: 0:03:06
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch
# vsim -voptargs="+acc" work.uut_fetch 
# Start time: 10:48:53 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/pc_increment 1 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100
run
force -freeze sim:/uut_fetch/pc_increment 0 0
run
run
run
quit -sim
# End time: 10:52:40 on Oct 29,2022, Elapsed time: 0:03:47
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:52:49 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 10:52:49 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch
# vsim -voptargs="+acc" work.uut_fetch 
# Start time: 10:52:59 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch/*
force -freeze sim:/uut_fetch/start 1 0
force -freeze sim:/uut_fetch/pc_selector 0 0
force -freeze sim:/uut_fetch/pc_increment 1 0
force -freeze sim:/uut_fetch/uut_fetch_en 1 0
force -freeze sim:/uut_fetch/uut_fetch_clr 0 0
force -freeze sim:/uut_fetch/uut_fetch_out 0 0
force -freeze sim:/uut_fetch/clk 1 0, 0 {50 ns} -r 100

run
force -freeze sim:/uut_fetch/pc_increment 0 0
run
run
quit -sim
# End time: 10:54:06 on Oct 29,2022, Elapsed time: 0:01:07
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 10:54:15 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
quit -sim
# End time: 10:55:12 on Oct 29,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 10:55:16 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 10:55:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# vsim -voptargs="+acc" work.test 
# Start time: 10:55:23 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 10:55:59 on Oct 29,2022, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:06:57 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit_tb
# -- Compiling architecture rtl of control_unit_tb
# End time: 11:06:57 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.control_unit_tb
# vsim -voptargs="+acc" work.control_unit_tb 
# Start time: 11:07:05 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit_tb(rtl)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/control_unit_tb/*
run -all
quit -sim
# End time: 11:10:01 on Oct 29,2022, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 11:10:16 on Oct 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:12:50 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch_tb
# -- Compiling architecture rtl of uut_fetch_tb
# End time: 11:12:51 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# End time: 11:13:03 on Oct 29,2022, Elapsed time: 0:02:47
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 11:13:03 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
vsim -voptargs=+acc work.test
# End time: 11:17:14 on Oct 29,2022, Elapsed time: 0:04:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 11:17:14 on Oct 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:19:20 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:19:20 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 11:19:33 on Oct 29,2022, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 11:19:33 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:20:53 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd(66): (vcom-1272) Length of expected is 6; length of actual is 7.
# End time: 11:20:53 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:21:13 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:21:13 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 11:21:23 on Oct 29,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 11:21:23 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 11:27:19 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 11:27:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 11:27:30 on Oct 29,2022, Elapsed time: 0:06:07
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 11:27:30 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:14:41 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:14:41 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:14:50 on Oct 29,2022, Elapsed time: 0:47:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:14:50 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 12:15:47 on Oct 29,2022, Elapsed time: 0:00:57
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:15:51 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:15:51 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:00 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 12:16:00 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:02 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 12:16:02 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:04 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 12:16:04 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:06 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:16:06 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:08 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package altera_syn_attributes
# -- Compiling entity test
# -- Compiling architecture rtl of test
# End time: 12:16:08 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:16 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_tb
# -- Compiling architecture rtl of memory_interface_tb
# End time: 12:16:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:17 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch_tb
# -- Compiling architecture rtl of uut_fetch_tb
# End time: 12:16:18 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:16:19 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/control_unit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit_tb
# -- Compiling architecture rtl of control_unit_tb
# End time: 12:16:19 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.control_unit_tb
# vsim -voptargs="+acc" work.control_unit_tb 
# Start time: 12:16:30 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit_tb(rtl)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/control_unit_tb/*
run -all
# Can't move the Now cursor.
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:30:43 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:30:44 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:30:52 on Oct 29,2022, Elapsed time: 0:14:22
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:30:52 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
# ** Fatal: (vsim-3421) Value 3 is out of range 1 to 2.
#    Time: 1300 ns  Iteration: 0  Process: /test/control_unit1/line__47 File: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd Line: 171
# Fatal error in Process line__47 at /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd line 171
# 
# HDL call sequence:
# Stopped at /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 171 Process line__47
# 
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:35:04 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:35:04 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:35:13 on Oct 29,2022, Elapsed time: 0:04:21
# Errors: 1, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:35:13 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:39:11 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:39:11 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:39:21 on Oct 29,2022, Elapsed time: 0:04:08
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:39:21 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:52:30 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:52:30 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:52:44 on Oct 29,2022, Elapsed time: 0:13:23
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:52:44 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/test/uut_out 6'h3F 0
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 12:56:41 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 12:56:41 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.test
# End time: 12:56:49 on Oct 29,2022, Elapsed time: 0:04:05
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 12:56:49 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
# ** Note: (vsim-8009) Loading existing optimized design _opt1
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/test/uut_out 6'h3E 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:13:09 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 13:13:09 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.control_unit
# End time: 13:13:16 on Oct 29,2022, Elapsed time: 0:16:27
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.control_unit 
# Start time: 13:13:16 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.control_unit(rtl)#1
vsim -voptargs=+acc work.test
# End time: 13:13:28 on Oct 29,2022, Elapsed time: 0:00:12
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 13:13:28 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
# Causality operation skipped due to absence of debug database file
run
run
run
run
run
run
run
run
run
run
vsim -voptargs=+acc work.test
# End time: 13:16:48 on Oct 29,2022, Elapsed time: 0:03:20
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.test 
# Start time: 13:16:48 on Oct 29,2022
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera.altera_syn_attributes
# Loading work.test(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/test/*
force -freeze sim:/test/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/test/start 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:13 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/ram/ram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity ram
# -- Compiling architecture SYN of ram
# End time: 13:18:13 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:16 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/rom/rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity rom
# -- Compiling architecture SYN of rom
# End time: 13:18:16 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:23 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 13:18:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:23 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface
# -- Compiling architecture rtl of memory_interface
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(155): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(157): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(179): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface.vhd(181): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:18:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:23 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# End time: 13:18:23 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_mem
# -- Compiling architecture rtl of uut_mem
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity uut_decode
# -- Compiling architecture rtl of uut_decode
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(52): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(53): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(54): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(55): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(56): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_decode.vhd(57): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity uut_alu
# -- Compiling architecture rtl of uut_alu
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(103): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_alu.vhd(110): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/registers.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package registers
# -- Compiling package body registers
# -- Loading package registers
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package registers
# -- Compiling entity uut_register
# -- Compiling architecture rtl of uut_register
# End time: 13:18:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 13:18:35 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package registers
# -- Compiling entity main
# -- Compiling architecture rtl of main
# End time: 13:18:36 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
quit -sim
# End time: 13:19:24 on Oct 29,2022, Elapsed time: 0:02:36
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.main
# vsim -voptargs="+acc" work.main 
# Start time: 13:19:29 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "control_unit(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.registers(body)
# Loading work.main(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.uut_decode(rtl)#1
# Loading work.uut_register(rtl)#1
# Loading work.uut_alu(rtl)#1
# Loading work.uut_mem(rtl)#1
# Loading work.memory_interface(rtl)#1
# Loading work.ram(syn)#1
# Loading altera_mf.altsyncram(translated)#2
# Loading work.control_unit(rtl)#1
add wave -position insertpoint sim:/main/*
force -freeze sim:/main/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/main/start 1 0
run
run
run
run
run
run
run
run
run
run
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1100 ns  Iteration: 0  Instance: /main/uut_register1
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 1100 ns  Iteration: 0  Instance: /main/uut_register1
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 14:21:34 on Oct 29,2022, Elapsed time: 1:02:05
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:21:41 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/control_unit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity control_unit
# -- Compiling architecture rtl of control_unit
# End time: 14:21:41 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:21:44 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/uut_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch
# -- Compiling architecture rtl of uut_fetch
# End time: 14:21:44 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:21:48 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/uut_fetch_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity uut_fetch_tb
# -- Compiling architecture rtl of uut_fetch_tb
# End time: 14:21:48 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.uut_fetch_tb
# vsim -voptargs="+acc" work.uut_fetch_tb 
# Start time: 14:22:02 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.uut_fetch_tb(rtl)#1
# Loading work.uut_fetch(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/uut_fetch_tb/*
run -all
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 14:30:10 on Oct 29,2022, Elapsed time: 0:08:08
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:30:21 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1_tb
# -- Compiling architecture rtl of memory_interface_1_tb
# End time: 14:30:21 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1_tb
# vsim -voptargs="+acc" work.memory_interface_1_tb 
# Start time: 14:30:38 on Oct 29,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1_tb(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1_tb/*
run -all
# Can't move the Now cursor.
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:38:12 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1_tb
# -- Compiling architecture rtl of memory_interface_1_tb
# End time: 14:38:12 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1_tb
# End time: 14:38:19 on Oct 29,2022, Elapsed time: 0:07:41
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1_tb 
# Start time: 14:38:19 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1_tb(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1_tb/*
run -all
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 175 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 225 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 325 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 375 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 625 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 675 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 725 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 775 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 825 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 875 ns  Iteration: 1  Instance: /memory_interface_1_tb/mem_int/u0/altsyncram_component
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:39:56 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1_tb
# -- Compiling architecture rtl of memory_interface_1_tb
# End time: 14:39:56 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1_tb
# End time: 14:40:09 on Oct 29,2022, Elapsed time: 0:01:50
# Errors: 0, Warnings: 72
# vsim -voptargs="+acc" work.memory_interface_1_tb 
# Start time: 14:40:09 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1_tb(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1_tb/*
run
run -all
# Load canceled
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 14:44:14 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1_tb
# -- Compiling architecture rtl of memory_interface_1_tb
# End time: 14:44:15 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1_tb
# End time: 14:44:20 on Oct 29,2022, Elapsed time: 0:04:11
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1_tb 
# Start time: 14:44:20 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1_tb(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1_tb/*
run -all
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:06:54 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1
# -- Compiling architecture rtl of memory_interface_1
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd(113): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd(121): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/components/memory_interface_1.vhd(129): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 16:06:54 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 16:07:29 on Oct 29,2022
# vcom -reportprogress 300 -work work /home/mj/Documents/uob/itce497-senior-project/rvcore32/core/testbenches/memory_interface_1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_interface_1_tb
# -- Compiling architecture rtl of memory_interface_1_tb
# End time: 16:07:29 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -voptargs=+acc work.memory_interface_1_tb
# End time: 16:07:43 on Oct 29,2022, Elapsed time: 1:23:23
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.memory_interface_1_tb 
# Start time: 16:07:43 on Oct 29,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "memory_interface_1(rtl)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.memory_interface_1_tb(rtl)#1
# Loading work.memory_interface_1(rtl)#1
# Loading altera_mf.altera_mf_components
# Loading work.rom(syn)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)#1
add wave -position insertpoint sim:/memory_interface_1_tb/*
run -all
# End time: 23:32:30 on Oct 29,2022, Elapsed time: 7:24:47
# Errors: 0, Warnings: 0
