// Seed: 4255048408
`timescale 1ps / 1 ps
module module_0 (
    input  logic id_0,
    input  logic id_1,
    output wire  id_2
);
  logic id_3;
  reg   id_4;
  type_11 id_5 (
      .id_0(id_0),
      .id_1(~id_2[""]),
      .id_2(1)
  );
  initial begin
    id_4 <= #1 1;
  end
endmodule
