

================================================================
== Vivado HLS Report for 'Sobel'
================================================================
* Date:           Wed May 23 18:09:51 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        sobel_accel
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.89|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  312165|  312165|  312164|  312164| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+--------+--------+--------+--------+---------+
        |                                 |                      |     Latency     |     Interval    | Pipeline|
        |             Instance            |        Module        |   min  |   max  |   min  |   max  |   Type  |
        +---------------------------------+----------------------+--------+--------+--------+--------+---------+
        |grp_xFSobelFilter3x3_fu_124      |xFSobelFilter3x3      |  312163|  312163|  312163|  312163|   none  |
        |grp_Sobel_Loop_2_proc38_fu_133   |Sobel_Loop_2_proc38   |       5|  308641|       5|  308641|   none  |
        |grp_Sobel_Loop_1_proc374_fu_146  |Sobel_Loop_1_proc374  |       5|  308641|       5|  308641|   none  |
        +---------------------------------+----------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 

* FSM state operations: 

 <State 1> : 3.63ns
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_dst_maty_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_maty_cols_read)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dst_matx_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_cols_read)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_dst_matx_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_dst_matx_rows_read)"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_src_mat_cols_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_cols_read)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_src_mat_rows_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_src_mat_rows_read)"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_dst_maty_cols_read_s = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_dst_matx_cols_read_s = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_dst_matx_rows_read_s = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_src_mat_cols_read_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_src_mat_rows_read_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_src_V_V = alloca i8, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1454]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_dstx_V_V = alloca i8, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1455]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_dsty_V_V = alloca i8, align 1" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1456]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 20 [2/2] (3.63ns)   --->   "call fastcc void @Sobel_Loop_1_proc374(i32 %p_src_mat_rows_read_3, i32 %p_src_mat_cols_read_3, [307200 x i8]* %p_src_mat_data_V, i8* %p_src_V_V, i32 %p_dst_matx_rows_read_3, i32 %p_dst_matx_cols_read_3, i32 %p_dst_maty_cols_read_3, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_cols_read_c, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_cols_read_s, i32* %p_dst_maty_cols_read_s)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 21 [1/2] (0.00ns)   --->   "call fastcc void @Sobel_Loop_1_proc374(i32 %p_src_mat_rows_read_3, i32 %p_src_mat_cols_read_3, [307200 x i8]* %p_src_mat_data_V, i8* %p_src_V_V, i32 %p_dst_matx_rows_read_3, i32 %p_dst_matx_cols_read_3, i32 %p_dst_maty_cols_read_3, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_cols_read_c, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_cols_read_s, i32* %p_dst_maty_cols_read_s)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 22 [2/2] (0.00ns)   --->   "call fastcc void @xFSobelFilter3x3(i8* %p_src_V_V, i8* %p_dstx_V_V, i8* %p_dsty_V_V, i32* nocapture %p_src_mat_rows_read_c, i32* nocapture %p_src_mat_cols_read_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 23 [1/2] (0.00ns)   --->   "call fastcc void @xFSobelFilter3x3(i8* %p_src_V_V, i8* %p_dstx_V_V, i8* %p_dsty_V_V, i32* nocapture %p_src_mat_rows_read_c, i32* nocapture %p_src_mat_cols_read_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 5> : 0.00ns
ST_5 : Operation 24 [2/2] (0.00ns)   --->   "call fastcc void @Sobel_Loop_2_proc38(i32* nocapture %p_dst_matx_rows_read_s, i32* nocapture %p_dst_matx_cols_read_s, i8* %p_dstx_V_V, [307200 x i8]* %p_dst_matx_data_V, i32* nocapture %p_dst_maty_cols_read_s, i8* %p_dsty_V_V, [307200 x i8]* %p_dst_maty_data_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 0.00ns
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1458]
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([9 x i8]* @p_src_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_src_V_V, i8* %p_src_V_V)"
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_src_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @p_dstx_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dstx_V_V, i8* %p_dstx_V_V)"
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dstx_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @p_dsty_OC_V_OC_V_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i8* %p_dsty_V_V, i8* %p_dsty_V_V)"
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %p_dsty_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @p_src_mat_OC_rows_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_mat_rows_read_c, i32* %p_src_mat_rows_read_c)"
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_rows_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @p_src_mat_OC_cols_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %p_src_mat_cols_read_c, i32* %p_src_mat_cols_read_c)"
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_src_mat_cols_read_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_matx_OC_rows_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_matx_rows_read_s, i32* %p_dst_matx_rows_read_s)"
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_rows_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_matx_OC_cols_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_matx_cols_read_s, i32* %p_dst_matx_cols_read_s)"
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_matx_cols_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @p_dst_maty_OC_cols_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i32* %p_dst_maty_cols_read_s, i32* %p_dst_maty_cols_read_s)"
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %p_dst_maty_cols_read_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_6 : Operation 42 [1/2] (0.00ns)   --->   "call fastcc void @Sobel_Loop_2_proc38(i32* nocapture %p_dst_matx_rows_read_s, i32* nocapture %p_dst_matx_cols_read_s, i8* %p_dstx_V_V, [307200 x i8]* %p_dst_matx_data_V, i32* nocapture %p_dst_maty_cols_read_s, i8* %p_dsty_V_V, [307200 x i8]* %p_dst_maty_data_V)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "ret void" [C:/xfopencv/include\imgproc/xf_sobel.hpp:1490]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_src_mat_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_mat_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_src_mat_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_dst_matx_rows_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_matx_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_matx_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_dst_maty_cols_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dst_maty_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dst_maty_cols_read_3 (read                ) [ 0010000]
p_dst_matx_cols_read_3 (read                ) [ 0010000]
p_dst_matx_rows_read_3 (read                ) [ 0010000]
p_src_mat_cols_read_3  (read                ) [ 0010000]
p_src_mat_rows_read_3  (read                ) [ 0010000]
p_dst_maty_cols_read_s (alloca              ) [ 0111111]
p_dst_matx_cols_read_s (alloca              ) [ 0111111]
p_dst_matx_rows_read_s (alloca              ) [ 0111111]
p_src_mat_cols_read_c  (alloca              ) [ 0111111]
p_src_mat_rows_read_c  (alloca              ) [ 0111111]
p_src_V_V              (alloca              ) [ 0111111]
p_dstx_V_V             (alloca              ) [ 0011111]
p_dsty_V_V             (alloca              ) [ 0011111]
StgValue_21            (call                ) [ 0000000]
StgValue_23            (call                ) [ 0000000]
StgValue_25            (specdataflowpipeline) [ 0000000]
empty                  (specchannel         ) [ 0000000]
empty_38               (specinterface       ) [ 0000000]
empty_39               (specchannel         ) [ 0000000]
empty_40               (specinterface       ) [ 0000000]
empty_41               (specchannel         ) [ 0000000]
empty_42               (specinterface       ) [ 0000000]
empty_43               (specchannel         ) [ 0000000]
empty_44               (specinterface       ) [ 0000000]
empty_45               (specchannel         ) [ 0000000]
empty_46               (specinterface       ) [ 0000000]
empty_47               (specchannel         ) [ 0000000]
empty_48               (specinterface       ) [ 0000000]
empty_49               (specchannel         ) [ 0000000]
empty_50               (specinterface       ) [ 0000000]
empty_51               (specchannel         ) [ 0000000]
empty_52               (specinterface       ) [ 0000000]
StgValue_42            (call                ) [ 0000000]
StgValue_43            (ret                 ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_src_mat_rows_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_rows_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_src_mat_cols_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_cols_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_src_mat_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dst_matx_rows_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_rows_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_dst_matx_cols_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_cols_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dst_matx_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_dst_maty_cols_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_cols_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_dst_maty_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel_Loop_1_proc374"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFSobelFilter3x3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Sobel_Loop_2_proc38"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dstx_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dsty_OC_V_OC_V_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_OC_rows_OC_s"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_src_mat_OC_cols_OC_s"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_OC_rows_OC"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_matx_OC_cols_OC"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dst_maty_OC_cols_OC"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_dst_maty_cols_read_s_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_maty_cols_read_s/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_dst_matx_cols_read_s_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_matx_cols_read_s/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_dst_matx_rows_read_s_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dst_matx_rows_read_s/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="p_src_mat_cols_read_c_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_mat_cols_read_c/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="p_src_mat_rows_read_c_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_mat_rows_read_c/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_src_V_V_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_src_V_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_dstx_V_V_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dstx_V_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="p_dsty_V_V_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dsty_V_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_dst_maty_cols_read_3_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="32" slack="0"/>
<pin id="97" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_maty_cols_read_3/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_dst_matx_cols_read_3_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_cols_read_3/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_dst_matx_rows_read_3_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_dst_matx_rows_read_3/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_src_mat_cols_read_3_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_cols_read_3/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_src_mat_rows_read_3_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_src_mat_rows_read_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_xFSobelFilter3x3_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="2"/>
<pin id="127" dir="0" index="2" bw="8" slack="2"/>
<pin id="128" dir="0" index="3" bw="8" slack="2"/>
<pin id="129" dir="0" index="4" bw="32" slack="2"/>
<pin id="130" dir="0" index="5" bw="32" slack="2"/>
<pin id="131" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_22/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_Sobel_Loop_2_proc38_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="0" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="4"/>
<pin id="136" dir="0" index="2" bw="32" slack="4"/>
<pin id="137" dir="0" index="3" bw="8" slack="4"/>
<pin id="138" dir="0" index="4" bw="8" slack="0"/>
<pin id="139" dir="0" index="5" bw="32" slack="4"/>
<pin id="140" dir="0" index="6" bw="8" slack="4"/>
<pin id="141" dir="0" index="7" bw="8" slack="0"/>
<pin id="142" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_24/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_Sobel_Loop_1_proc374_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="32" slack="0"/>
<pin id="150" dir="0" index="3" bw="8" slack="0"/>
<pin id="151" dir="0" index="4" bw="8" slack="0"/>
<pin id="152" dir="0" index="5" bw="32" slack="0"/>
<pin id="153" dir="0" index="6" bw="32" slack="0"/>
<pin id="154" dir="0" index="7" bw="32" slack="0"/>
<pin id="155" dir="0" index="8" bw="32" slack="0"/>
<pin id="156" dir="0" index="9" bw="32" slack="0"/>
<pin id="157" dir="0" index="10" bw="32" slack="0"/>
<pin id="158" dir="0" index="11" bw="32" slack="0"/>
<pin id="159" dir="0" index="12" bw="32" slack="0"/>
<pin id="160" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="168" class="1005" name="p_dst_maty_cols_read_3_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_maty_cols_read_3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_dst_matx_cols_read_3_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_matx_cols_read_3 "/>
</bind>
</comp>

<comp id="178" class="1005" name="p_dst_matx_rows_read_3_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_dst_matx_rows_read_3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_src_mat_cols_read_3_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_cols_read_3 "/>
</bind>
</comp>

<comp id="188" class="1005" name="p_src_mat_rows_read_3_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_src_mat_rows_read_3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_dst_maty_cols_read_s_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_dst_maty_cols_read_s "/>
</bind>
</comp>

<comp id="199" class="1005" name="p_dst_matx_cols_read_s_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_dst_matx_cols_read_s "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_dst_matx_rows_read_s_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_dst_matx_rows_read_s "/>
</bind>
</comp>

<comp id="211" class="1005" name="p_src_mat_cols_read_c_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_mat_cols_read_c "/>
</bind>
</comp>

<comp id="217" class="1005" name="p_src_mat_rows_read_c_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_src_mat_rows_read_c "/>
</bind>
</comp>

<comp id="223" class="1005" name="p_src_V_V_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="p_src_V_V "/>
</bind>
</comp>

<comp id="229" class="1005" name="p_dstx_V_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="2"/>
<pin id="231" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_dstx_V_V "/>
</bind>
</comp>

<comp id="235" class="1005" name="p_dsty_V_V_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="2"/>
<pin id="237" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_dsty_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="18" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="98"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="16" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="132"><net_src comp="22" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="133" pin=4"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="133" pin=7"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="162"><net_src comp="118" pin="2"/><net_sink comp="146" pin=1"/></net>

<net id="163"><net_src comp="112" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="165"><net_src comp="106" pin="2"/><net_sink comp="146" pin=5"/></net>

<net id="166"><net_src comp="100" pin="2"/><net_sink comp="146" pin=6"/></net>

<net id="167"><net_src comp="94" pin="2"/><net_sink comp="146" pin=7"/></net>

<net id="171"><net_src comp="94" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="146" pin=7"/></net>

<net id="176"><net_src comp="100" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="146" pin=6"/></net>

<net id="181"><net_src comp="106" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="146" pin=5"/></net>

<net id="186"><net_src comp="112" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="191"><net_src comp="118" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="196"><net_src comp="62" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="146" pin=12"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="133" pin=5"/></net>

<net id="202"><net_src comp="66" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="146" pin=11"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="208"><net_src comp="70" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="146" pin=10"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="133" pin=1"/></net>

<net id="214"><net_src comp="74" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="146" pin=9"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="124" pin=5"/></net>

<net id="220"><net_src comp="78" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="146" pin=8"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="124" pin=4"/></net>

<net id="226"><net_src comp="82" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="146" pin=4"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="232"><net_src comp="86" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="133" pin=3"/></net>

<net id="238"><net_src comp="90" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="124" pin=3"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="133" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dst_matx_data_V | {5 6 }
	Port: p_dst_maty_data_V | {5 6 }
 - Input state : 
	Port: Sobel : p_src_mat_rows_read | {1 }
	Port: Sobel : p_src_mat_cols_read | {1 }
	Port: Sobel : p_src_mat_data_V | {1 2 }
	Port: Sobel : p_dst_matx_rows_read | {1 }
	Port: Sobel : p_dst_matx_cols_read | {1 }
	Port: Sobel : p_dst_maty_cols_read | {1 }
  - Chain level:
	State 1
		StgValue_20 : 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|---------|---------|---------|
| Operation|           Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |     grp_xFSobelFilter3x3_fu_124    |    3    |    0    | 42.5475 |   450   |   881   |
|   call   |   grp_Sobel_Loop_2_proc38_fu_133   |    0    |    2    |    0    |   290   |   190   |
|          |   grp_Sobel_Loop_1_proc374_fu_146  |    0    |    1    |  1.769  |   249   |   160   |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|          |  p_dst_maty_cols_read_3_read_fu_94 |    0    |    0    |    0    |    0    |    0    |
|          | p_dst_matx_cols_read_3_read_fu_100 |    0    |    0    |    0    |    0    |    0    |
|   read   | p_dst_matx_rows_read_3_read_fu_106 |    0    |    0    |    0    |    0    |    0    |
|          |  p_src_mat_cols_read_3_read_fu_112 |    0    |    0    |    0    |    0    |    0    |
|          |  p_src_mat_rows_read_3_read_fu_118 |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                    |    3    |    3    | 44.3165 |   989   |   1231  |
|----------|------------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|p_dst_matx_cols_read_3_reg_173|   32   |
|p_dst_matx_cols_read_s_reg_199|   32   |
|p_dst_matx_rows_read_3_reg_178|   32   |
|p_dst_matx_rows_read_s_reg_205|   32   |
|p_dst_maty_cols_read_3_reg_168|   32   |
|p_dst_maty_cols_read_s_reg_193|   32   |
|      p_dstx_V_V_reg_229      |    8   |
|      p_dsty_V_V_reg_235      |    8   |
|       p_src_V_V_reg_223      |    8   |
| p_src_mat_cols_read_3_reg_183|   32   |
| p_src_mat_cols_read_c_reg_211|   32   |
| p_src_mat_rows_read_3_reg_188|   32   |
| p_src_mat_rows_read_c_reg_217|   32   |
+------------------------------+--------+
|             Total            |   344  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
| grp_Sobel_Loop_1_proc374_fu_146 |  p1  |   2  |  32  |   64   ||    9    |
| grp_Sobel_Loop_1_proc374_fu_146 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Sobel_Loop_1_proc374_fu_146 |  p5  |   2  |  32  |   64   ||    9    |
| grp_Sobel_Loop_1_proc374_fu_146 |  p6  |   2  |  32  |   64   ||    9    |
| grp_Sobel_Loop_1_proc374_fu_146 |  p7  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   320  ||  8.845  ||    45   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    3   |    3   |   44   |   989  |  1231  |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |    -   |   344  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    3   |   53   |  1333  |  1276  |
+-----------+--------+--------+--------+--------+--------+
