Verilog language describes digital systems as a set of modules. Each module has an interface to other modules to describe interconnection
- Usually place one module per file as a requirement. 