/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 * Author: Yunfei Wang <yf.wang@mediatek.com>
 */

#ifndef _DTS_IOMMU_PORT_MT6989_H_
#define _DTS_IOMMU_PORT_MT6989_H_

#include <dt-bindings/memory/mtk-memory-port.h>

#define MTK_SMMU_PORT_ID(larb, port)		(MTK_M4U_PORT_ID(0, 0, larb, port))

/* Larb0 -- 9 */
#define SMMU_L0_P0_OVL_RDMA0_HDR		MTK_SMMU_PORT_ID(0, 0)
#define SMMU_L0_P1_OVL_RDMA0_0			MTK_SMMU_PORT_ID(0, 1)
#define SMMU_L0_P2_OVL_RDMA2_HDR		MTK_SMMU_PORT_ID(0, 2)
#define SMMU_L0_P3_OVL_RDMA2_0			MTK_SMMU_PORT_ID(0, 3)
#define SMMU_L0_P4_DISP_FAKE0			MTK_SMMU_PORT_ID(0, 4)
#define SMMU_L0_P5_OVL_RDMA0_HDR_STASH		MTK_SMMU_PORT_ID(0, 5)
#define SMMU_L0_P6_OVL_RDMA0_0_STASH		MTK_SMMU_PORT_ID(0, 6)
#define SMMU_L0_P7_OVL_RDMA2_HDR_STASH		MTK_SMMU_PORT_ID(0, 7)
#define SMMU_L0_P8_OVL_RDMA2_0_STASH		MTK_SMMU_PORT_ID(0, 8)

/* Larb1 -- 6 */
#define SMMU_L1_P0_OVL_RDMA0_1			MTK_SMMU_PORT_ID(1, 0)
#define SMMU_L1_P1_OVL_RDMA2_1			MTK_SMMU_PORT_ID(1, 1)
#define SMMU_L1_P2_DISP_WDMA2			MTK_SMMU_PORT_ID(1, 2)
#define SMMU_L1_P3_DISP_FAKE1			MTK_SMMU_PORT_ID(1, 3)
#define SMMU_L1_P4_OVL_RDMA0_1_STASH		MTK_SMMU_PORT_ID(1, 4)
#define SMMU_L1_P5_OVL_RDMA2_1_STASH		MTK_SMMU_PORT_ID(1, 5)

/* Larb2 -- 14 */
#define SMMU_L2_P0_MDP_RDMA0			MTK_SMMU_PORT_ID(2, 0)
#define SMMU_L2_P1_MDP_WROT0			MTK_SMMU_PORT_ID(2, 1)
#define SMMU_L2_P2_MDP_RROT0			MTK_SMMU_PORT_ID(2, 2)
#define SMMU_L2_P3_MDP_RROT0_2ND		MTK_SMMU_PORT_ID(2, 3)
#define SMMU_L2_P4_MDP_RDMA2			MTK_SMMU_PORT_ID(2, 4)
#define SMMU_L2_P5_MDP_WROT2			MTK_SMMU_PORT_ID(2, 5)
#define SMMU_L2_P6_MDP_FG0			MTK_SMMU_PORT_ID(2, 6)
#define SMMU_L2_P7_MDP_FAKE_ENG0		MTK_SMMU_PORT_ID(2, 7)
#define SMMU_L2_P8_MDP_RDMA0_STASH		MTK_SMMU_PORT_ID(2, 8)
#define SMMU_L2_P9_MDP_RDMA2_STASH		MTK_SMMU_PORT_ID(2, 9)
#define SMMU_L2_P10_MDP_RROT0_STASH		MTK_SMMU_PORT_ID(2, 10)
#define SMMU_L2_P11_MDP_RROT0_2ND_STASH		MTK_SMMU_PORT_ID(2, 11)
#define SMMU_L2_P12_MDP_WROT0_STASH		MTK_SMMU_PORT_ID(2, 12)
#define SMMU_L2_P13_MDP_WROT2_STASH		MTK_SMMU_PORT_ID(2, 13)

/* Larb3 -- 14 */
#define SMMU_L3_P0_MDP_RDMA0			MTK_SMMU_PORT_ID(3, 0)
#define SMMU_L3_P1_MDP_WROT0			MTK_SMMU_PORT_ID(3, 1)
#define SMMU_L3_P2_MDP_RROT0			MTK_SMMU_PORT_ID(3, 2)
#define SMMU_L3_P3_MDP_RROT0_2ND		MTK_SMMU_PORT_ID(3, 3)
#define SMMU_L3_P4_MDP_RDMA2			MTK_SMMU_PORT_ID(3, 4)
#define SMMU_L3_P5_MDP_WROT2			MTK_SMMU_PORT_ID(3, 5)
#define SMMU_L3_P6_MDP_FG0			MTK_SMMU_PORT_ID(3, 6)
#define SMMU_L3_P7_MDP_FAKE_ENG0		MTK_SMMU_PORT_ID(3, 7)
#define SMMU_L3_P8_MDP_RDMA0_STASH		MTK_SMMU_PORT_ID(3, 8)
#define SMMU_L3_P9_MDP_RDMA2_STASH		MTK_SMMU_PORT_ID(3, 9)
#define SMMU_L3_P10_MDP_RROT0_STASH		MTK_SMMU_PORT_ID(3, 10)
#define SMMU_L3_P11_MDP_RROT0_2ND_STASH		MTK_SMMU_PORT_ID(3, 11)
#define SMMU_L3_P12_MDP_WROT0_STASH		MTK_SMMU_PORT_ID(3, 12)
#define SMMU_L3_P13_MDP_WROT2_STASH		MTK_SMMU_PORT_ID(3, 13)

/* Larb4 -- 11 */
#define SMMU_L4_P0_HW_VDEC_MC_C_EXT		MTK_SMMU_PORT_ID(4, 0)
#define SMMU_L4_P1_HW_VDEC_UFO_EXT		MTK_SMMU_PORT_ID(4, 1)
#define SMMU_L4_P2_HW_VDEC_PP_EXT		MTK_SMMU_PORT_ID(4, 2)
#define SMMU_L4_P3_HW_VDEC_UFO_EX_C		MTK_SMMU_PORT_ID(4, 3)
#define SMMU_L4_P4_HW_VDEC_PRED_RD_EXT		MTK_SMMU_PORT_ID(4, 4)
#define SMMU_L4_P5_HW_VDEC_PRED_WR_EXT		MTK_SMMU_PORT_ID(4, 5)
#define SMMU_L4_P6_HW_VDEC_PP_WRAP_EXT		MTK_SMMU_PORT_ID(4, 6)
#define SMMU_L4_P7_HW_VDEC_TILE_EXT		MTK_SMMU_PORT_ID(4, 7)
#define SMMU_L4_P8_HW_VDEC_VLD_EXT		MTK_SMMU_PORT_ID(4, 8)
#define SMMU_L4_P9_HW_VDEC_VLD2_EXT		MTK_SMMU_PORT_ID(4, 9)
#define SMMU_L4_P10_HW_VDEC_AVC_MV_EXT		MTK_SMMU_PORT_ID(4, 10)

/* Larb5 -- 9 */
#define SMMU_L5_P0_HW_VDEC_LAT0_VLD_EXT		MTK_SMMU_PORT_ID(5, 0)
#define SMMU_L5_P1_HW_VDEC_LAT0_VLD2_EXT	MTK_SMMU_PORT_ID(5, 1)
#define SMMU_L5_P2_HW_VDEC_MC_EXT		MTK_SMMU_PORT_ID(5, 2)
#define SMMU_L5_P3_HW_VDEC_UFO_ENC_EXT		MTK_SMMU_PORT_ID(5, 3)
#define SMMU_L5_P4_HW_VDEC_UFO_ENC_EXT_C	MTK_SMMU_PORT_ID(5, 4)
#define SMMU_L5_P5_HW_VDEC_LAT0_AVC_MV_EXT	MTK_SMMU_PORT_ID(5, 5)
#define SMMU_L5_P6_HW_VDEC_LAT0_PRED_RD_EXT	MTK_SMMU_PORT_ID(5, 6)
#define SMMU_L5_P7_HW_VDEC_LAT0_TILE_EXT	MTK_SMMU_PORT_ID(5, 7)
#define SMMU_L5_P8_HW_VDEC_LAT0_WDMA_EXT	MTK_SMMU_PORT_ID(5, 8)

/* Larb6 -- dummy */

/* Larb7 -- 32 */
#define SMMU_L7_P0_VENC_RCPU			MTK_SMMU_PORT_ID(7, 0)
#define SMMU_L7_P1_VENC_REC			MTK_SMMU_PORT_ID(7, 1)
#define SMMU_L7_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(7, 2)
#define SMMU_L7_P3_VENC_SV_COMV			MTK_SMMU_PORT_ID(7, 3)
#define SMMU_L7_P4_VENC_RD_COMV			MTK_SMMU_PORT_ID(7, 4)
#define SMMU_L7_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(7, 5)
#define SMMU_L7_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(7, 6)
#define SMMU_L7_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(7, 7)
#define SMMU_L7_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(7, 8)
#define SMMU_L7_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(7, 9)
#define SMMU_L7_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(7, 10)
#define SMMU_L7_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(7, 11)
#define SMMU_L7_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(7, 12)
#define SMMU_L7_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(7, 13)
#define SMMU_L7_P14_VENC_DB_SYSRAM_WDMA		MTK_SMMU_PORT_ID(7, 14)
#define SMMU_L7_P15_VENC_DB_SYSRAM_RDMA		MTK_SMMU_PORT_ID(7, 15)
#define SMMU_L7_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(7, 16)
#define SMMU_L7_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(7, 17)
#define SMMU_L7_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(7, 18)
#define SMMU_L7_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(7, 19)
#define SMMU_L7_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(7, 20)
#define SMMU_L7_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(7, 21)
#define SMMU_L7_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(7, 22)
#define SMMU_L7_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(7, 23)
#define SMMU_L7_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(7, 24)
#define SMMU_L7_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(7, 25)
#define SMMU_L7_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(7, 26)
#define SMMU_L7_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(7, 27)
#define SMMU_L7_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(7, 28)
#define SMMU_L7_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(7, 29)
#define SMMU_L7_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(7, 30)
#define SMMU_L7_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(7, 31)

/* Larb8 -- 32 */
#define SMMU_L8_P0_VENC_RCPU			MTK_SMMU_PORT_ID(8, 0)
#define SMMU_L8_P1_VENC_REC			MTK_SMMU_PORT_ID(8, 1)
#define SMMU_L8_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(8, 2)
#define SMMU_L8_P3_VENC_SV_COMV			MTK_SMMU_PORT_ID(8, 3)
#define SMMU_L8_P4_VENC_RD_COMV			MTK_SMMU_PORT_ID(8, 4)
#define SMMU_L8_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(8, 5)
#define SMMU_L8_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(8, 6)
#define SMMU_L8_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(8, 7)
#define SMMU_L8_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(8, 8)
#define SMMU_L8_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(8, 9)
#define SMMU_L8_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(8, 10)
#define SMMU_L8_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(8, 11)
#define SMMU_L8_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(8, 12)
#define SMMU_L8_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(8, 13)
#define SMMU_L8_P14_VENC_DB_SYSRAM_WDMA		MTK_SMMU_PORT_ID(8, 14)
#define SMMU_L8_P15_VENC_DB_SYSRAM_RDMA		MTK_SMMU_PORT_ID(8, 15)
#define SMMU_L8_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(8, 16)
#define SMMU_L8_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(8, 17)
#define SMMU_L8_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(8, 18)
#define SMMU_L8_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(8, 19)
#define SMMU_L8_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(8, 20)
#define SMMU_L8_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(8, 21)
#define SMMU_L8_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(8, 22)
#define SMMU_L8_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(8, 23)
#define SMMU_L8_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(8, 24)
#define SMMU_L8_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(8, 25)
#define SMMU_L8_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(8, 26)
#define SMMU_L8_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(8, 27)
#define SMMU_L8_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(8, 28)
#define SMMU_L8_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(8, 29)
#define SMMU_L8_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(8, 30)
#define SMMU_L8_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(8, 31)

/* Larb9 -- 19 */
#define SMMU_L9_P0_IMGI_T1_B			MTK_SMMU_PORT_ID(9, 0)
#define SMMU_L9_P1_IMGI_T1_N_B			MTK_SMMU_PORT_ID(9, 1)
#define SMMU_L9_P2_IMGCI_T1_B			MTK_SMMU_PORT_ID(9, 2)
#define SMMU_L9_P3_IMGCI_T1_N_B			MTK_SMMU_PORT_ID(9, 3)
#define SMMU_L9_P4_SMTI_T1_B			MTK_SMMU_PORT_ID(9, 4)
#define SMMU_L9_P5_YUVO_T1_B			MTK_SMMU_PORT_ID(9, 5)
#define SMMU_L9_P6_YUVO_T1_N_B			MTK_SMMU_PORT_ID(9, 6)
#define SMMU_L9_P7_YUVCO_T1_B			MTK_SMMU_PORT_ID(9, 7)
#define SMMU_L9_P8_YUVO_T2_B			MTK_SMMU_PORT_ID(9, 8)
#define SMMU_L9_P9_YUVO_T3_B			MTK_SMMU_PORT_ID(9, 9)
#define SMMU_L9_P10_TNCSTO_T1_B			MTK_SMMU_PORT_ID(9, 10)
#define SMMU_L9_P11_TNCSTI_T1_B			MTK_SMMU_PORT_ID(9, 11)
#define SMMU_L9_P12_TNCSTI_T4_B			MTK_SMMU_PORT_ID(9, 12)
#define SMMU_L9_P13_STSCMD_T4_B			MTK_SMMU_PORT_ID(9, 13)
#define SMMU_L9_P14_STSCMD_T5_B			MTK_SMMU_PORT_ID(9, 14)
#define SMMU_L9_P15_RESERVED			MTK_SMMU_PORT_ID(9, 15)
#define SMMU_L9_P16_RESERVED			MTK_SMMU_PORT_ID(9, 16)
#define SMMU_L9_P17_SMTO_T1_B			MTK_SMMU_PORT_ID(9, 17)
#define SMMU_L9_P18_TNCSO_T1_B			MTK_SMMU_PORT_ID(9, 18)

/* Larb10 -- 10 */
#define SMMU_L10_P0_IMGI_D1			MTK_SMMU_PORT_ID(10, 0)
#define SMMU_L10_P1_IMGCI_D1			MTK_SMMU_PORT_ID(10, 1)
#define SMMU_L10_P2_IMGCI_D1_N			MTK_SMMU_PORT_ID(10, 2)
#define SMMU_L10_P3_DMGI_D1			MTK_SMMU_PORT_ID(10, 3)
#define SMMU_L10_P4_RECI_D1			MTK_SMMU_PORT_ID(10, 4)
#define SMMU_L10_P5_RECI_D3			MTK_SMMU_PORT_ID(10, 5)
#define SMMU_L10_P6_RECBI_D2			MTK_SMMU_PORT_ID(10, 6)
#define SMMU_L10_P7_IMG4O_D1			MTK_SMMU_PORT_ID(10, 7)
#define SMMU_L10_P8_TNRAIMI_D1			MTK_SMMU_PORT_ID(10, 8)
#define SMMU_L10_P9_STSCMD_D1			MTK_SMMU_PORT_ID(10, 9)

/* Larb11 -- 11 */
#define SMMU_L11_P0_WPE_RDMA_0			MTK_SMMU_PORT_ID(11, 0)
#define SMMU_L11_P1_WPE_RDMA_1			MTK_SMMU_PORT_ID(11, 1)
#define SMMU_L11_P2_WPE_RDMA_2			MTK_SMMU_PORT_ID(11, 2)
#define SMMU_L11_P3_PIMGI_P1			MTK_SMMU_PORT_ID(11, 3)
#define SMMU_L11_P4_PIMGBI_P1			MTK_SMMU_PORT_ID(11, 4)
#define SMMU_L11_P5_STSCMD_P1			MTK_SMMU_PORT_ID(11, 5)
#define SMMU_L11_P6_STSCMD_P2			MTK_SMMU_PORT_ID(11, 6)
#define SMMU_L11_P7_STSCMD_P3			MTK_SMMU_PORT_ID(11, 7)
#define SMMU_L11_P8_WPE_WDMA_0			MTK_SMMU_PORT_ID(11, 8)
#define SMMU_L11_P9_WROT_P1			MTK_SMMU_PORT_ID(11, 9)
#define SMMU_L11_P10_TCCSO_P1			MTK_SMMU_PORT_ID(11, 10)

/* Larb12 -- 13 */
#define SMMU_L12_P0_FDVT_RDA_0			MTK_SMMU_PORT_ID(12, 0)
#define SMMU_L12_P1_FDVT_WRA_0			MTK_SMMU_PORT_ID(12, 1)
#define SMMU_L12_P2_ME_RDMA_0			MTK_SMMU_PORT_ID(12, 2)
#define SMMU_L12_P3_ME_WDMA_0			MTK_SMMU_PORT_ID(12, 3)
#define SMMU_L12_P4_MEMMG_RDMA_0		MTK_SMMU_PORT_ID(12, 4)
#define SMMU_L12_P5_MEMMG_WDMA_0		MTK_SMMU_PORT_ID(12, 5)
#define SMMU_L12_P6_ME_2ND_RDMA_0		MTK_SMMU_PORT_ID(12, 6)
#define SMMU_L12_P7_ME_2ND_WDMA_0		MTK_SMMU_PORT_ID(12, 7)
#define SMMU_L12_P8_MEMMG_2ND_RDMA_0		MTK_SMMU_PORT_ID(12, 8)
#define SMMU_L12_P9_MEMMG_2ND_WDMA_0		MTK_SMMU_PORT_ID(12, 9)
#define SMMU_L12_P10_STSCMD_FDVT		MTK_SMMU_PORT_ID(12, 10)
#define SMMU_L12_P11_STSCMD_ME0			MTK_SMMU_PORT_ID(12, 11)
#define SMMU_L12_P12_STSCMD_ME1			MTK_SMMU_PORT_ID(12, 12)

/* Larb13 -- 7 */
#define SMMU_L13_P0_CAMSV_B_CQI_E1		MTK_SMMU_PORT_ID(13, 0)
#define SMMU_L13_P1_CAMSV_B0_WDMA		MTK_SMMU_PORT_ID(13, 1)
#define SMMU_L13_P2_CAMSV_B1_WDMA		MTK_SMMU_PORT_ID(13, 2)
#define SMMU_L13_P3_FAKE_ENG			MTK_SMMU_PORT_ID(13, 3)
#define SMMU_L13_P4_RESERVED_1			MTK_SMMU_PORT_ID(13, 4)
#define SMMU_L13_P5_CAMSV_B_0_STG		MTK_SMMU_PORT_ID(13, 5)
#define SMMU_L13_P6_CAMSV_B_1_STG		MTK_SMMU_PORT_ID(13, 6)

/* Larb14 -- 6 */
#define SMMU_L14_P0_CAMSV_A_CQI_E1		MTK_SMMU_PORT_ID(14, 0)
#define SMMU_L14_P1_CAMSV_A0_WDMA		MTK_SMMU_PORT_ID(14, 1)
#define SMMU_L14_P2_CAMSV_A1_WDMA		MTK_SMMU_PORT_ID(14, 2)
#define SMMU_L14_P3_RESERVED_0			MTK_SMMU_PORT_ID(14, 3)
#define SMMU_L14_P4_CAMSV_A_0_STG		MTK_SMMU_PORT_ID(14, 4)
#define SMMU_L14_P5_CAMSV_A_1_STG		MTK_SMMU_PORT_ID(14, 5)

/* Larb15 -- 7 */
#define SMMU_L15_P0_VIPI_D1			MTK_SMMU_PORT_ID(15, 0)
#define SMMU_L15_P1_VIPI_D1_N			MTK_SMMU_PORT_ID(15, 1)
#define SMMU_L15_P2_RESERVED			MTK_SMMU_PORT_ID(15, 2)
#define SMMU_L15_P3_IMG3O_D1			MTK_SMMU_PORT_ID(15, 3)
#define SMMU_L15_P4_IMG3CO_D1			MTK_SMMU_PORT_ID(15, 4)
#define SMMU_L15_P5_IMG2O_D1			MTK_SMMU_PORT_ID(15, 5)
#define SMMU_L15_P6_STSCMD_D3			MTK_SMMU_PORT_ID(15, 6)

/* Larb16 -- 17 */
#define SMMU_L16_P0_CQI_R1			MTK_SMMU_PORT_ID(16, 0)
#define SMMU_L16_P1_RAWI_R2			MTK_SMMU_PORT_ID(16, 1)
#define SMMU_L16_P2_RAWI_R3			MTK_SMMU_PORT_ID(16, 2)
#define SMMU_L16_P3_RAWI_R4			MTK_SMMU_PORT_ID(16, 3)
#define SMMU_L16_P4_RAWI_R5			MTK_SMMU_PORT_ID(16, 4)
#define SMMU_L16_P5_IMGO_R1			MTK_SMMU_PORT_ID(16, 5)
#define SMMU_L16_P6_IMGO_R2			MTK_SMMU_PORT_ID(16, 6)
#define SMMU_L16_P7_FPRI_R1			MTK_SMMU_PORT_ID(16, 7)
#define SMMU_L16_P8_BPCI_R1			MTK_SMMU_PORT_ID(16, 8)
#define SMMU_L16_P9_BPCI_R4			MTK_SMMU_PORT_ID(16, 9)
#define SMMU_L16_P10_LSCI_R1			MTK_SMMU_PORT_ID(16, 10)
#define SMMU_L16_P11_UFEO_R1			MTK_SMMU_PORT_ID(16, 11)
#define SMMU_L16_P12_LTMSO_R1			MTK_SMMU_PORT_ID(16, 12)
#define SMMU_L16_P13_DRZB2NO_R1			MTK_SMMU_PORT_ID(16, 13)
#define SMMU_L16_P14_STG_R1			MTK_SMMU_PORT_ID(16, 14)
#define SMMU_L16_P15_AFO_R1			MTK_SMMU_PORT_ID(16, 15)
#define SMMU_L16_P16_AAO_R1			MTK_SMMU_PORT_ID(16, 16)

/* Larb17 -- 8 */
#define SMMU_L17_P0_YUVO_R1			MTK_SMMU_PORT_ID(17, 0)
#define SMMU_L17_P1_YUVO_R3			MTK_SMMU_PORT_ID(17, 1)
#define SMMU_L17_P2_YUVO_R2			MTK_SMMU_PORT_ID(17, 2)
#define SMMU_L17_P3_YUVO_R5			MTK_SMMU_PORT_ID(17, 3)
#define SMMU_L17_P4_RGBWI_R1			MTK_SMMU_PORT_ID(17, 4)
#define SMMU_L17_P5_STG_R2			MTK_SMMU_PORT_ID(17, 5)
#define SMMU_L17_P6_TCYSO_R1			MTK_SMMU_PORT_ID(17, 6)
#define SMMU_L17_P7_DRZ4NO_R3			MTK_SMMU_PORT_ID(17, 7)

/* Larb18 -- 4 */
#define SMMU_L18_P0_IMGADL_0_IPUI_E1		MTK_SMMU_PORT_ID(18, 0)
#define SMMU_L18_P1_IMGADL_0_IPUI_E2		MTK_SMMU_PORT_ID(18, 1)
#define SMMU_L18_P2_IMGADL_1_IPUO		MTK_SMMU_PORT_ID(18, 2)
#define SMMU_L18_P3_IMGADL_1_IPUBO		MTK_SMMU_PORT_ID(18, 3)

/* Larb19 -- 15 */
#define SMMU_L19_P0_FUS_LA_RDMA			MTK_SMMU_PORT_ID(19, 0)
#define SMMU_L19_P1_FUS_LA_WDMA			MTK_SMMU_PORT_ID(19, 1)
#define SMMU_L19_P2_FUS_YC_RDMA			MTK_SMMU_PORT_ID(19, 2)
#define SMMU_L19_P3_FUS_YC_WDMA			MTK_SMMU_PORT_ID(19, 3)
#define SMMU_L19_P4_DVS_RDMA			MTK_SMMU_PORT_ID(19, 4)
#define SMMU_L19_P5_DVS_WDMA			MTK_SMMU_PORT_ID(19, 5)
#define SMMU_L19_P6_DVP_RDMA			MTK_SMMU_PORT_ID(19, 6)
#define SMMU_L19_P7_DVP_WDMA			MTK_SMMU_PORT_ID(19, 7)
#define SMMU_L19_P8_DHZE_R			MTK_SMMU_PORT_ID(19, 8)
#define SMMU_L19_P9_DHZE_W			MTK_SMMU_PORT_ID(19, 9)
#define SMMU_L19_P10_DVGF_RDMA			MTK_SMMU_PORT_ID(19, 10)
#define SMMU_L19_P11_DVGF_WDMA			MTK_SMMU_PORT_ID(19, 11)
#define SMMU_L19_P12_DPE_STG			MTK_SMMU_PORT_ID(19, 12)
#define SMMU_L19_P13_YUVFUS_STG1		MTK_SMMU_PORT_ID(19, 13)
#define SMMU_L19_P14_YUVFUS_STG2		MTK_SMMU_PORT_ID(19, 14)

/* Larb20 -- 12 */
#define SMMU_L20_P0_OVL_RDMA1_HDR		MTK_SMMU_PORT_ID(20, 0)
#define SMMU_L20_P1_OVL_RDMA1_0			MTK_SMMU_PORT_ID(20, 1)
#define SMMU_L20_P2_OVL_RDMA3_HDR		MTK_SMMU_PORT_ID(20, 2)
#define SMMU_L20_P3_OVL_RDMA3_0			MTK_SMMU_PORT_ID(20, 3)
#define SMMU_L20_P4_OVL_RDMA4_HDR		MTK_SMMU_PORT_ID(20, 4)
#define SMMU_L20_P5_OVL_RDMA4_0			MTK_SMMU_PORT_ID(20, 5)
#define SMMU_L20_P6_OVL_RDMA1_HDR_STASH		MTK_SMMU_PORT_ID(20, 6)
#define SMMU_L20_P7_OVL_RDMA1_0_STASH		MTK_SMMU_PORT_ID(20, 7)
#define SMMU_L20_P8_OVL_RDMA3_HDR_STASH		MTK_SMMU_PORT_ID(20, 8)
#define SMMU_L20_P9_OVL_RDMA3_0_STASH		MTK_SMMU_PORT_ID(20, 9)
#define SMMU_L20_P10_OVL_RDMA4_HDR_STASH	MTK_SMMU_PORT_ID(20, 10)
#define SMMU_L20_P11_OVL_RDMA4_0_STASH		MTK_SMMU_PORT_ID(20, 11)

/* Larb21 -- 8 */
#define SMMU_L21_P0_OVL_RDMA1_1			MTK_SMMU_PORT_ID(21, 0)
#define SMMU_L21_P1_OVL_RDMA3_1			MTK_SMMU_PORT_ID(21, 1)
#define SMMU_L21_P2_OVL_RDMA4_1			MTK_SMMU_PORT_ID(21, 2)
#define SMMU_L21_P3_DISP_WDMA0			MTK_SMMU_PORT_ID(21, 3)
#define SMMU_L21_P4_DISP_UFBC_WDMA0		MTK_SMMU_PORT_ID(21, 4)
#define SMMU_L21_P5_OVL_RDMA1_1_STASH		MTK_SMMU_PORT_ID(21, 5)
#define SMMU_L21_P6_OVL_RDMA3_1_STASH		MTK_SMMU_PORT_ID(21, 6)
#define SMMU_L21_P7_OVL_RDMA4_1_STASH		MTK_SMMU_PORT_ID(21, 7)

/* Larb22 -- 11 */
#define SMMU_L22_P0_WPE_RDMA_0			MTK_SMMU_PORT_ID(22, 0)
#define SMMU_L22_P1_WPE_RDMA_1			MTK_SMMU_PORT_ID(22, 1)
#define SMMU_L22_P2_WPE_RDMA_2			MTK_SMMU_PORT_ID(22, 2)
#define SMMU_L22_P3_PIMGI_P1			MTK_SMMU_PORT_ID(22, 3)
#define SMMU_L22_P4_PIMGBI_P1			MTK_SMMU_PORT_ID(22, 4)
#define SMMU_L22_P5_STSCMD_P1			MTK_SMMU_PORT_ID(22, 5)
#define SMMU_L22_P6_STSCMD_P2			MTK_SMMU_PORT_ID(22, 6)
#define SMMU_L22_P7_STSCMD_P3			MTK_SMMU_PORT_ID(22, 7)
#define SMMU_L22_P8_WPE_WDMA_0			MTK_SMMU_PORT_ID(22, 8)
#define SMMU_L22_P9_WROT_P1			MTK_SMMU_PORT_ID(22, 9)
#define SMMU_L22_P10_TCCSO_P1			MTK_SMMU_PORT_ID(22, 10)

/* Larb23 -- 11 */
#define SMMU_L23_P0_WPE_RDMA_0			MTK_SMMU_PORT_ID(23, 0)
#define SMMU_L23_P1_WPE_RDMA_1			MTK_SMMU_PORT_ID(23, 1)
#define SMMU_L23_P2_WPE_RDMA_2			MTK_SMMU_PORT_ID(23, 2)
#define SMMU_L23_P3_PIMGI_P1			MTK_SMMU_PORT_ID(23, 3)
#define SMMU_L23_P4_PIMGBI_P1			MTK_SMMU_PORT_ID(23, 4)
#define SMMU_L23_P5_STSCMD_P1			MTK_SMMU_PORT_ID(23, 5)
#define SMMU_L23_P6_STSCMD_P2			MTK_SMMU_PORT_ID(23, 6)
#define SMMU_L23_P7_STSCMD_P3			MTK_SMMU_PORT_ID(23, 7)
#define SMMU_L23_P8_WPE_WDMA_0			MTK_SMMU_PORT_ID(23, 8)
#define SMMU_L23_P9_WROT_P1			MTK_SMMU_PORT_ID(23, 9)
#define SMMU_L23_P10_TCCSO_P1			MTK_SMMU_PORT_ID(23, 10)

/* Larb24 -- 32 */
#define SMMU_L24_P0_VENC_RCPU			MTK_SMMU_PORT_ID(24, 0)
#define SMMU_L24_P1_VENC_REC			MTK_SMMU_PORT_ID(24, 1)
#define SMMU_L24_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(24, 2)
#define SMMU_L24_P3_VENC_SV_COMV		MTK_SMMU_PORT_ID(24, 3)
#define SMMU_L24_P4_VENC_RD_COMV		MTK_SMMU_PORT_ID(24, 4)
#define SMMU_L24_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(24, 5)
#define SMMU_L24_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(24, 6)
#define SMMU_L24_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(24, 7)
#define SMMU_L24_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(24, 8)
#define SMMU_L24_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(24, 9)
#define SMMU_L24_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(24, 10)
#define SMMU_L24_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(24, 11)
#define SMMU_L24_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(24, 12)
#define SMMU_L24_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(24, 13)
#define SMMU_L24_P14_VENC_DB_SYSRAM_WDMA	MTK_SMMU_PORT_ID(24, 14)
#define SMMU_L24_P15_VENC_DB_SYSRAM_RDMA	MTK_SMMU_PORT_ID(24, 15)
#define SMMU_L24_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(24, 16)
#define SMMU_L24_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(24, 17)
#define SMMU_L24_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(24, 18)
#define SMMU_L24_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(24, 19)
#define SMMU_L24_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(24, 20)
#define SMMU_L24_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(24, 21)
#define SMMU_L24_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(24, 22)
#define SMMU_L24_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(24, 23)
#define SMMU_L24_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(24, 24)
#define SMMU_L24_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(24, 25)
#define SMMU_L24_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(24, 26)
#define SMMU_L24_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(24, 27)
#define SMMU_L24_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(24, 28)
#define SMMU_L24_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(24, 29)
#define SMMU_L24_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(24, 30)
#define SMMU_L24_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(24, 31)

/* Larb25 -- 17 */
#define SMMU_L25_P0_MRAW0_CQI_M1		MTK_SMMU_PORT_ID(25, 0)
#define SMMU_L25_P1_MRAW0_IMGBO_M1		MTK_SMMU_PORT_ID(25, 1)
#define SMMU_L25_P2_MRAW2_CQI_M1		MTK_SMMU_PORT_ID(25, 2)
#define SMMU_L25_P3_MRAW2_IMGBO_M1		MTK_SMMU_PORT_ID(25, 3)
#define SMMU_L25_P4_PDAI_A_0			MTK_SMMU_PORT_ID(25, 4)
#define SMMU_L25_P5_PDAI_A_1			MTK_SMMU_PORT_ID(25, 5)
#define SMMU_L25_P6_PDAI_A_2			MTK_SMMU_PORT_ID(25, 6)
#define SMMU_L25_P7_PDAI_A_3			MTK_SMMU_PORT_ID(25, 7)
#define SMMU_L25_P8_PDAI_A_4			MTK_SMMU_PORT_ID(25, 8)
#define SMMU_L25_P9_PDAO_A_0			MTK_SMMU_PORT_ID(25, 9)
#define SMMU_L25_P10_PDA_A_STG			MTK_SMMU_PORT_ID(25, 10)
#define SMMU_L25_P11_MRAW0_STG			MTK_SMMU_PORT_ID(25, 11)
#define SMMU_L25_P12_MRAW2_STG			MTK_SMMU_PORT_ID(25, 12)
#define SMMU_L25_P13_MRAW0_IMGO_M1		MTK_SMMU_PORT_ID(25, 13)
#define SMMU_L25_P14_MRAW2_IMGO_M1		MTK_SMMU_PORT_ID(25, 14)
#define SMMU_L25_P15_RESERVED_0			MTK_SMMU_PORT_ID(25, 15)
#define SMMU_L25_P16_RESERVED_1			MTK_SMMU_PORT_ID(25, 16)

/* Larb26 -- 17 */
#define SMMU_L26_P0_MRAW1_CQI_M1		MTK_SMMU_PORT_ID(26, 0)
#define SMMU_L26_P1_MRAW1_IMGBO_M1		MTK_SMMU_PORT_ID(26, 1)
#define SMMU_L26_P2_MRAW3_CQI_M1		MTK_SMMU_PORT_ID(26, 2)
#define SMMU_L26_P3_MRAW3_IMGBO_M1		MTK_SMMU_PORT_ID(26, 3)
#define SMMU_L26_P4_PDAI_B_0			MTK_SMMU_PORT_ID(26, 4)
#define SMMU_L26_P5_PDAI_B_1			MTK_SMMU_PORT_ID(26, 5)
#define SMMU_L26_P6_PDAI_B_2			MTK_SMMU_PORT_ID(26, 6)
#define SMMU_L26_P7_PDAI_B_3			MTK_SMMU_PORT_ID(26, 7)
#define SMMU_L26_P8_PDAI_B_4			MTK_SMMU_PORT_ID(26, 8)
#define SMMU_L26_P9_PDAO_B_0			MTK_SMMU_PORT_ID(26, 9)
#define SMMU_L26_P10_PDA_B_STG			MTK_SMMU_PORT_ID(26, 10)
#define SMMU_L26_P11_MRAW_1_STG			MTK_SMMU_PORT_ID(26, 11)
#define SMMU_L26_P12_MRAW_3_STG			MTK_SMMU_PORT_ID(26, 12)
#define SMMU_L26_P13_MRAW1_IMGO_M1		MTK_SMMU_PORT_ID(26, 13)
#define SMMU_L26_P14_MRAW3_IMGO_M1		MTK_SMMU_PORT_ID(26, 14)
#define SMMU_L26_P15_RESERVED_0			MTK_SMMU_PORT_ID(26, 15)
#define SMMU_L26_P16_RESERVED_1			MTK_SMMU_PORT_ID(26, 16)

/* Larb27 -- 9 */
#define SMMU_L27_P0_ADLRD_IPUI_E1		MTK_SMMU_PORT_ID(27, 0)
#define SMMU_L27_P1_ADLRD_EMPTY			MTK_SMMU_PORT_ID(27, 1)
#define SMMU_L27_P2_ADLWR_IPUO_E1		MTK_SMMU_PORT_ID(27, 2)
#define SMMU_L27_P3_CQI_U1			MTK_SMMU_PORT_ID(27, 3)
#define SMMU_L27_P4_STG_U1			MTK_SMMU_PORT_ID(27, 4)
#define SMMU_L27_P5_IMGO_U1			MTK_SMMU_PORT_ID(27, 5)
#define SMMU_L27_P6_YUVO_U1			MTK_SMMU_PORT_ID(27, 6)
#define SMMU_L27_P7_FHO_U1			MTK_SMMU_PORT_ID(27, 7)
#define SMMU_L27_P8_RESERVED_0			MTK_SMMU_PORT_ID(27, 8)

/* Larb28 -- 9 */
#define SMMU_L28_P0_IMGI_T1_A			MTK_SMMU_PORT_ID(28, 0)
#define SMMU_L28_P1_IMGI_T1_N_A			MTK_SMMU_PORT_ID(28, 1)
#define SMMU_L28_P2_IMGCI_T1_A			MTK_SMMU_PORT_ID(28, 2)
#define SMMU_L28_P3_IMGCI_T1_N_A		MTK_SMMU_PORT_ID(28, 3)
#define SMMU_L28_P4_YUVO_T1_A			MTK_SMMU_PORT_ID(28, 4)
#define SMMU_L28_P5_YUVO_T1_N_A			MTK_SMMU_PORT_ID(28, 5)
#define SMMU_L28_P6_YUVO_T2_A			MTK_SMMU_PORT_ID(28, 6)
#define SMMU_L28_P7_YUVO_T3_A			MTK_SMMU_PORT_ID(28, 7)
#define SMMU_L28_P8_STSCMD_T1_A			MTK_SMMU_PORT_ID(28, 8)

/* Larb29 -- 14 */
#define SMMU_L29_P0_CAMSV_C_CQI_E1		MTK_SMMU_PORT_ID(29, 0)
#define SMMU_L29_P1_CAMSV_D_CQI_E1		MTK_SMMU_PORT_ID(29, 1)
#define SMMU_L29_P2_CAMSV_E_CQI_E1		MTK_SMMU_PORT_ID(29, 2)
#define SMMU_L29_P3_CAMSV_F_CQI_E1		MTK_SMMU_PORT_ID(29, 3)
#define SMMU_L29_P4_CAMSV_C_WDMA		MTK_SMMU_PORT_ID(29, 4)
#define SMMU_L29_P5_CAMSV_D_WDMA		MTK_SMMU_PORT_ID(29, 5)
#define SMMU_L29_P6_CAMSV_E_WDMA		MTK_SMMU_PORT_ID(29, 6)
#define SMMU_L29_P7_CAMSV_F_WDMA		MTK_SMMU_PORT_ID(29, 7)
#define SMMU_L29_P8_RESERVED_0			MTK_SMMU_PORT_ID(29, 8)
#define SMMU_L29_P9_RESERVED_1			MTK_SMMU_PORT_ID(29, 9)
#define SMMU_L29_P10_CAMSV_C_STG		MTK_SMMU_PORT_ID(29, 10)
#define SMMU_L29_P11_CAMSV_D_STG		MTK_SMMU_PORT_ID(29, 11)
#define SMMU_L29_P12_CAMSV_E_STG		MTK_SMMU_PORT_ID(29, 12)
#define SMMU_L29_P13_CAMSV_F_STG		MTK_SMMU_PORT_ID(29, 13)

/* Larb30 -- 4 */
#define SMMU_L30_P0_CCUI_0			MTK_SMMU_PORT_ID(30, 0)
#define SMMU_L30_P1_CCUO_0			MTK_SMMU_PORT_ID(30, 1)
#define SMMU_L30_P2_CCUI_1			MTK_SMMU_PORT_ID(30, 2)
#define SMMU_L30_P3_CCUO_1			MTK_SMMU_PORT_ID(30, 3)

/* Larb31 -- dummy */

/* Larb32 -- 10 */
#define SMMU_L32_P0_DISP_POSTMASK0		MTK_SMMU_PORT_ID(32, 0)
#define SMMU_L32_P1_DISP_POSTMASK1		MTK_SMMU_PORT_ID(32, 1)
#define SMMU_L32_P2_DISP_GAMMA0			MTK_SMMU_PORT_ID(32, 2)
#define SMMU_L32_P3_DISP_GAMMA1			MTK_SMMU_PORT_ID(32, 3)
#define SMMU_L32_P4_DISP_MDP_RDMA0		MTK_SMMU_PORT_ID(32, 4)
#define SMMU_L32_P5_DISP_ODDMR0_DMRR		MTK_SMMU_PORT_ID(32, 5)
#define SMMU_L32_P6_DISP_ODDMR0_ODR		MTK_SMMU_PORT_ID(32, 6)
#define SMMU_L32_P7_DISP_ODDMR0_ODW		MTK_SMMU_PORT_ID(32, 7)
#define SMMU_L32_P8_DISP_WDMA1			MTK_SMMU_PORT_ID(32, 8)
#define SMMU_L32_P9_DISP_MDP_RDMA0_STASH	MTK_SMMU_PORT_ID(32, 9)

/* Larb33 -- 9 */
#define SMMU_L33_P0_DISP1_DISP_DSI0		MTK_SMMU_PORT_ID(33, 0)
#define SMMU_L33_P1_DISP1_DISP_DSI1		MTK_SMMU_PORT_ID(33, 1)
#define SMMU_L33_P2_DISP1_DISP_DSI2		MTK_SMMU_PORT_ID(33, 2)
#define SMMU_L33_P3_DISP1_MDP_RDMA0		MTK_SMMU_PORT_ID(33, 3)
#define SMMU_L33_P4_DISP1_GDMA			MTK_SMMU_PORT_ID(33, 4)
#define SMMU_L33_P5_DISP1_WDMA0			MTK_SMMU_PORT_ID(33, 5)
#define SMMU_L33_P6_DISP1_WDMA1			MTK_SMMU_PORT_ID(33, 6)
#define SMMU_L33_P7_DISP1_WDMA2			MTK_SMMU_PORT_ID(33, 7)
#define SMMU_L33_P8_DISP1_MDP_RDMA0_STASH	MTK_SMMU_PORT_ID(33, 8)

/* Larb34 -- 9 */
#define SMMU_L34_P0_OVL_RDMA0_HDR		MTK_SMMU_PORT_ID(34, 0)
#define SMMU_L34_P1_OVL_RDMA0_0			MTK_SMMU_PORT_ID(34, 1)
#define SMMU_L34_P2_OVL_RDMA2_HDR		MTK_SMMU_PORT_ID(34, 2)
#define SMMU_L34_P3_OVL_RDMA2_0			MTK_SMMU_PORT_ID(34, 3)
#define SMMU_L34_P4_DISP_FAKE0			MTK_SMMU_PORT_ID(34, 4)
#define SMMU_L34_P5_OVL_RDMA0_HDR_STASH		MTK_SMMU_PORT_ID(34, 5)
#define SMMU_L34_P6_OVL_RDMA0_0_STASH		MTK_SMMU_PORT_ID(34, 6)
#define SMMU_L34_P7_OVL_RDMA2_HDR_STASH		MTK_SMMU_PORT_ID(34, 7)
#define SMMU_L34_P8_OVL_RDMA2_0_STASH		MTK_SMMU_PORT_ID(34, 8)

/* Larb35 -- 6 */
#define SMMU_L35_P0_OVL_RDMA0_1			MTK_SMMU_PORT_ID(35, 0)
#define SMMU_L35_P1_OVL_RDMA2_1			MTK_SMMU_PORT_ID(35, 1)
#define SMMU_L35_P2_DISP_WDMA2			MTK_SMMU_PORT_ID(35, 2)
#define SMMU_L35_P3_DISP_FAKE1			MTK_SMMU_PORT_ID(35, 3)
#define SMMU_L35_P4_OVL_RDMA0_1_STASH		MTK_SMMU_PORT_ID(35, 4)
#define SMMU_L35_P5_OVL_RDMA2_1_STASH		MTK_SMMU_PORT_ID(35, 5)

/* Larb36 -- 12 */
#define SMMU_L36_P0_OVL_RDMA1_HDR		MTK_SMMU_PORT_ID(36, 0)
#define SMMU_L36_P1_OVL_RDMA1_0			MTK_SMMU_PORT_ID(36, 1)
#define SMMU_L36_P2_OVL_RDMA3_HDR		MTK_SMMU_PORT_ID(36, 2)
#define SMMU_L36_P3_OVL_RDMA3_0			MTK_SMMU_PORT_ID(36, 3)
#define SMMU_L36_P4_OVL_RDMA4_HDR		MTK_SMMU_PORT_ID(36, 4)
#define SMMU_L36_P5_OVL_RDMA4_0			MTK_SMMU_PORT_ID(36, 5)
#define SMMU_L36_P6_OVL_RDMA1_HDR_STASH		MTK_SMMU_PORT_ID(36, 6)
#define SMMU_L36_P7_OVL_RDMA1_0_STASH		MTK_SMMU_PORT_ID(36, 7)
#define SMMU_L36_P8_OVL_RDMA3_HDR_STASH		MTK_SMMU_PORT_ID(36, 8)
#define SMMU_L36_P9_OVL_RDMA3_0_STASH		MTK_SMMU_PORT_ID(36, 9)
#define SMMU_L36_P10_OVL_RDMA4_HDR_STASH	MTK_SMMU_PORT_ID(36, 10)
#define SMMU_L36_P11_OVL_RDMA4_0_STASH		MTK_SMMU_PORT_ID(36, 11)

/* Larb37 -- 8 */
#define SMMU_L37_P0_OVL_RDMA1_1			MTK_SMMU_PORT_ID(37, 0)
#define SMMU_L37_P1_OVL_RDMA3_1			MTK_SMMU_PORT_ID(37, 1)
#define SMMU_L37_P2_OVL_RDMA4_1			MTK_SMMU_PORT_ID(37, 2)
#define SMMU_L37_P3_DISP_WDMA0			MTK_SMMU_PORT_ID(37, 3)
#define SMMU_L37_P4_DISP_UFBC_WDMA0		MTK_SMMU_PORT_ID(37, 4)
#define SMMU_L37_P5_OVL_RDMA1_1_STASH		MTK_SMMU_PORT_ID(37, 5)
#define SMMU_L37_P6_OVL_RDMA3_1_STASH		MTK_SMMU_PORT_ID(37, 6)
#define SMMU_L37_P7_OVL_RDMA4_1_STASH		MTK_SMMU_PORT_ID(37, 7)

/* Larb38 -- 14 */
#define SMMU_L38_P0_RESERVED			MTK_SMMU_PORT_ID(38, 0)
#define SMMU_L38_P1_TNRWI_D1			MTK_SMMU_PORT_ID(38, 1)
#define SMMU_L38_P2_TNRCI_D1			MTK_SMMU_PORT_ID(38, 2)
#define SMMU_L38_P3_SMTI_D1			MTK_SMMU_PORT_ID(38, 3)
#define SMMU_L38_P4_SMTCI_D1			MTK_SMMU_PORT_ID(38, 4)
#define SMMU_L38_P5_IMG4CO_D1			MTK_SMMU_PORT_ID(38, 5)
#define SMMU_L38_P6_STSCMD_D2			MTK_SMMU_PORT_ID(38, 6)
#define SMMU_L38_P7_RESERVED			MTK_SMMU_PORT_ID(38, 7)
#define SMMU_L38_P8_RESERVED			MTK_SMMU_PORT_ID(38, 8)
#define SMMU_L38_P9_TNRMO_D1			MTK_SMMU_PORT_ID(38, 9)
#define SMMU_L38_P10_SMTO_D1			MTK_SMMU_PORT_ID(38, 10)
#define SMMU_L38_P11_SMTCO_D1			MTK_SMMU_PORT_ID(38, 11)
#define SMMU_L38_P12_TNRSI_D1			MTK_SMMU_PORT_ID(38, 12)
#define SMMU_L38_P13_TNRSO_D1			MTK_SMMU_PORT_ID(38, 13)

/* Larb39 -- 18 */
#define SMMU_L39_P0_RESERVED			MTK_SMMU_PORT_ID(39, 0)
#define SMMU_L39_P1_RESERVED			MTK_SMMU_PORT_ID(39, 1)
#define SMMU_L39_P2_EECSI_D1			MTK_SMMU_PORT_ID(39, 2)
#define SMMU_L39_P3_SNRCSI_D1			MTK_SMMU_PORT_ID(39, 3)
#define SMMU_L39_P4_CSMCSI_D1			MTK_SMMU_PORT_ID(39, 4)
#define SMMU_L39_P5_SMTI_D4			MTK_SMMU_PORT_ID(39, 5)
#define SMMU_L39_P6_SMTI_D6			MTK_SMMU_PORT_ID(39, 6)
#define SMMU_L39_P7_BOKMI_D1			MTK_SMMU_PORT_ID(39, 7)
#define SMMU_L39_P8_BOKMO_D1			MTK_SMMU_PORT_ID(39, 8)
#define SMMU_L39_P9_BOKPYI_D1			MTK_SMMU_PORT_ID(39, 9)
#define SMMU_L39_P10_CNRO_D1			MTK_SMMU_PORT_ID(39, 10)
#define SMMU_L39_P11_STSCMD_D4			MTK_SMMU_PORT_ID(39, 11)
#define SMMU_L39_P12_STSCMD_D5			MTK_SMMU_PORT_ID(39, 12)
#define SMMU_L39_P13_RESERVED			MTK_SMMU_PORT_ID(39, 13)
#define SMMU_L39_P14_RESERVED			MTK_SMMU_PORT_ID(39, 14)
#define SMMU_L39_P15_TNCSTO_D1			MTK_SMMU_PORT_ID(39, 15)
#define SMMU_L39_P16_SMTO_D4			MTK_SMMU_PORT_ID(39, 16)
#define SMMU_L39_P17_SMTO_D6			MTK_SMMU_PORT_ID(39, 17)

/* Larb40 -- 15 */
#define SMMU_L40_P0_SMTI_T1_A			MTK_SMMU_PORT_ID(40, 0)
#define SMMU_L40_P1_SMTI_T4_A			MTK_SMMU_PORT_ID(40, 1)
#define SMMU_L40_P2_TNCSTI_T1_A			MTK_SMMU_PORT_ID(40, 2)
#define SMMU_L40_P3_TNCSTI_T4_A			MTK_SMMU_PORT_ID(40, 3)
#define SMMU_L40_P4_LTMSTI_T1_A			MTK_SMMU_PORT_ID(40, 4)
#define SMMU_L40_P5_YUVCO_T1_A			MTK_SMMU_PORT_ID(40, 5)
#define SMMU_L40_P6_TNCSTO_T1_A			MTK_SMMU_PORT_ID(40, 6)
#define SMMU_L40_P7_STSCMD_T2_A			MTK_SMMU_PORT_ID(40, 7)
#define SMMU_L40_P8_STSCMD_T3_A			MTK_SMMU_PORT_ID(40, 8)
#define SMMU_L40_P9_RESERVED			MTK_SMMU_PORT_ID(40, 9)
#define SMMU_L40_P10_RESERVED			MTK_SMMU_PORT_ID(40, 10)
#define SMMU_L40_P11_TNCSO_T1_A			MTK_SMMU_PORT_ID(40, 11)
#define SMMU_L40_P12_SMTO_T1_A			MTK_SMMU_PORT_ID(40, 12)
#define SMMU_L40_P13_SMTO_T4_A			MTK_SMMU_PORT_ID(40, 13)
#define SMMU_L40_P14_LTMSO_T1_A			MTK_SMMU_PORT_ID(40, 14)

/* Larb41 -- 32 */
#define SMMU_L41_P0_VENC_RCPU			MTK_SMMU_PORT_ID(41, 0)
#define SMMU_L41_P1_VENC_REC			MTK_SMMU_PORT_ID(41, 1)
#define SMMU_L41_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(41, 2)
#define SMMU_L41_P3_VENC_SV_COMV		MTK_SMMU_PORT_ID(41, 3)
#define SMMU_L41_P4_VENC_RD_COMV		MTK_SMMU_PORT_ID(41, 4)
#define SMMU_L41_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(41, 5)
#define SMMU_L41_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(41, 6)
#define SMMU_L41_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(41, 7)
#define SMMU_L41_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(41, 8)
#define SMMU_L41_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(41, 9)
#define SMMU_L41_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(41, 10)
#define SMMU_L41_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(41, 11)
#define SMMU_L41_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(41, 12)
#define SMMU_L41_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(41, 13)
#define SMMU_L41_P14_VENC_DB_SYSRAM_WDMA	MTK_SMMU_PORT_ID(41, 14)
#define SMMU_L41_P15_VENC_DB_SYSRAM_RDMA	MTK_SMMU_PORT_ID(41, 15)
#define SMMU_L41_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(41, 16)
#define SMMU_L41_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(41, 17)
#define SMMU_L41_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(41, 18)
#define SMMU_L41_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(41, 19)
#define SMMU_L41_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(41, 20)
#define SMMU_L41_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(41, 21)
#define SMMU_L41_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(41, 22)
#define SMMU_L41_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(41, 23)
#define SMMU_L41_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(41, 24)
#define SMMU_L41_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(41, 25)
#define SMMU_L41_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(41, 26)
#define SMMU_L41_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(41, 27)
#define SMMU_L41_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(41, 28)
#define SMMU_L41_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(41, 29)
#define SMMU_L41_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(41, 30)
#define SMMU_L41_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(41, 31)

/* Larb42 -- 32 */
#define SMMU_L42_P0_VENC_RCPU			MTK_SMMU_PORT_ID(42, 0)
#define SMMU_L42_P1_VENC_REC			MTK_SMMU_PORT_ID(42, 1)
#define SMMU_L42_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(42, 2)
#define SMMU_L42_P3_VENC_SV_COMV		MTK_SMMU_PORT_ID(42, 3)
#define SMMU_L42_P4_VENC_RD_COMV		MTK_SMMU_PORT_ID(42, 4)
#define SMMU_L42_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(42, 5)
#define SMMU_L42_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(42, 6)
#define SMMU_L42_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(42, 7)
#define SMMU_L42_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(42, 8)
#define SMMU_L42_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(42, 9)
#define SMMU_L42_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(42, 10)
#define SMMU_L42_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(42, 11)
#define SMMU_L42_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(42, 12)
#define SMMU_L42_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(42, 13)
#define SMMU_L42_P14_VENC_DB_SYSRAM_WDMA	MTK_SMMU_PORT_ID(42, 14)
#define SMMU_L42_P15_VENC_DB_SYSRAM_RDMA	MTK_SMMU_PORT_ID(42, 15)
#define SMMU_L42_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(42, 16)
#define SMMU_L42_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(42, 17)
#define SMMU_L42_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(42, 18)
#define SMMU_L42_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(42, 19)
#define SMMU_L42_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(42, 20)
#define SMMU_L42_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(42, 21)
#define SMMU_L42_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(42, 22)
#define SMMU_L42_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(42, 23)
#define SMMU_L42_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(42, 24)
#define SMMU_L42_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(42, 25)
#define SMMU_L42_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(42, 26)
#define SMMU_L42_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(42, 27)
#define SMMU_L42_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(42, 28)
#define SMMU_L42_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(42, 29)
#define SMMU_L42_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(42, 30)
#define SMMU_L42_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(42, 31)

/* Larb43 -- 17 */
#define SMMU_L43_P0_CQI_R1			MTK_SMMU_PORT_ID(43, 0)
#define SMMU_L43_P1_RAWI_R2			MTK_SMMU_PORT_ID(43, 1)
#define SMMU_L43_P2_RAWI_R3			MTK_SMMU_PORT_ID(43, 2)
#define SMMU_L43_P3_RAWI_R4			MTK_SMMU_PORT_ID(43, 3)
#define SMMU_L43_P4_RAWI_R5			MTK_SMMU_PORT_ID(43, 4)
#define SMMU_L43_P5_IMGO_R1			MTK_SMMU_PORT_ID(43, 5)
#define SMMU_L43_P6_IMGO_R2			MTK_SMMU_PORT_ID(43, 6)
#define SMMU_L43_P7_FPRI_R1			MTK_SMMU_PORT_ID(43, 7)
#define SMMU_L43_P8_BPCI_R1			MTK_SMMU_PORT_ID(43, 8)
#define SMMU_L43_P9_BPCI_R4			MTK_SMMU_PORT_ID(43, 9)
#define SMMU_L43_P10_LSCI_R1			MTK_SMMU_PORT_ID(43, 10)
#define SMMU_L43_P11_UFEO_R1			MTK_SMMU_PORT_ID(43, 11)
#define SMMU_L43_P12_LTMSO_R1			MTK_SMMU_PORT_ID(43, 12)
#define SMMU_L43_P13_DRZB2NO_R1			MTK_SMMU_PORT_ID(43, 13)
#define SMMU_L43_P14_STG_R1			MTK_SMMU_PORT_ID(43, 14)
#define SMMU_L43_P15_AFO_R1			MTK_SMMU_PORT_ID(43, 15)
#define SMMU_L43_P16_AAO_R1			MTK_SMMU_PORT_ID(43, 16)

/* Larb44 -- 17 */
#define SMMU_L44_P0_CQI_R1			MTK_SMMU_PORT_ID(44, 0)
#define SMMU_L44_P1_RAWI_R2			MTK_SMMU_PORT_ID(44, 1)
#define SMMU_L44_P2_RAWI_R3			MTK_SMMU_PORT_ID(44, 2)
#define SMMU_L44_P3_RAWI_R4			MTK_SMMU_PORT_ID(44, 3)
#define SMMU_L44_P4_RAWI_R5			MTK_SMMU_PORT_ID(44, 4)
#define SMMU_L44_P5_IMGO_R1			MTK_SMMU_PORT_ID(44, 5)
#define SMMU_L44_P6_IMGO_R2			MTK_SMMU_PORT_ID(44, 6)
#define SMMU_L44_P7_FPRI_R1			MTK_SMMU_PORT_ID(44, 7)
#define SMMU_L44_P8_BPCI_R1			MTK_SMMU_PORT_ID(44, 8)
#define SMMU_L44_P9_BPCI_R4			MTK_SMMU_PORT_ID(44, 9)
#define SMMU_L44_P10_LSCI_R1			MTK_SMMU_PORT_ID(44, 10)
#define SMMU_L44_P11_UFEO_R1			MTK_SMMU_PORT_ID(44, 11)
#define SMMU_L44_P12_LTMSO_R1			MTK_SMMU_PORT_ID(44, 12)
#define SMMU_L44_P13_DRZB2NO_R1			MTK_SMMU_PORT_ID(44, 13)
#define SMMU_L44_P14_STG_R1			MTK_SMMU_PORT_ID(44, 14)
#define SMMU_L44_P15_AFO_R1			MTK_SMMU_PORT_ID(44, 15)
#define SMMU_L44_P16_AAO_R1			MTK_SMMU_PORT_ID(44, 16)

/* Larb45 -- 8 */
#define SMMU_L45_P0_YUVO_R1			MTK_SMMU_PORT_ID(45, 0)
#define SMMU_L45_P1_YUVO_R3			MTK_SMMU_PORT_ID(45, 1)
#define SMMU_L45_P2_YUVO_R2			MTK_SMMU_PORT_ID(45, 2)
#define SMMU_L45_P3_YUVO_R5			MTK_SMMU_PORT_ID(45, 3)
#define SMMU_L45_P4_RGBWI_R1			MTK_SMMU_PORT_ID(45, 4)
#define SMMU_L45_P5_STG_R2			MTK_SMMU_PORT_ID(45, 5)
#define SMMU_L45_P6_TCYSO_R1			MTK_SMMU_PORT_ID(45, 6)
#define SMMU_L45_P7_DRZ4NO_R3			MTK_SMMU_PORT_ID(45, 7)

/* Larb46 -- 8 */
#define SMMU_L46_P0_YUVO_R1			MTK_SMMU_PORT_ID(46, 0)
#define SMMU_L46_P1_YUVO_R3			MTK_SMMU_PORT_ID(46, 1)
#define SMMU_L46_P2_YUVO_R2			MTK_SMMU_PORT_ID(46, 2)
#define SMMU_L46_P3_YUVO_R5			MTK_SMMU_PORT_ID(46, 3)
#define SMMU_L46_P4_RGBWI_R1			MTK_SMMU_PORT_ID(46, 4)
#define SMMU_L46_P5_STG_R2			MTK_SMMU_PORT_ID(46, 5)
#define SMMU_L46_P6_TCYSO_R1			MTK_SMMU_PORT_ID(46, 6)
#define SMMU_L46_P7_DRZ4NO_R3			MTK_SMMU_PORT_ID(46, 7)

/* Larb47 -- 32 */
#define SMMU_L47_P0_VENC_RCPU			MTK_SMMU_PORT_ID(47, 0)
#define SMMU_L47_P1_VENC_REC			MTK_SMMU_PORT_ID(47, 1)
#define SMMU_L47_P2_VENC_BSDMA			MTK_SMMU_PORT_ID(47, 2)
#define SMMU_L47_P3_VENC_SV_COMV		MTK_SMMU_PORT_ID(47, 3)
#define SMMU_L47_P4_VENC_RD_COMV		MTK_SMMU_PORT_ID(47, 4)
#define SMMU_L47_P5_VENC_NBM_RDMA		MTK_SMMU_PORT_ID(47, 5)
#define SMMU_L47_P6_VENC_NBM_RDMA_LITE		MTK_SMMU_PORT_ID(47, 6)
#define SMMU_L47_P7_JPGENC_Y_RMDA		MTK_SMMU_PORT_ID(47, 7)
#define SMMU_L47_P8_JPGENC_C_RDMA		MTK_SMMU_PORT_ID(47, 8)
#define SMMU_L47_P9_JPGENC_Q_TABLE		MTK_SMMU_PORT_ID(47, 9)
#define SMMU_L47_P10_VENC_SUB_W_LUMA		MTK_SMMU_PORT_ID(47, 10)
#define SMMU_L47_P11_VENC_FCS_NBM_RDMA		MTK_SMMU_PORT_ID(47, 11)
#define SMMU_L47_P12_VENC_EC_WPP_BSDMA		MTK_SMMU_PORT_ID(47, 12)
#define SMMU_L47_P13_VENC_EC_WPP_RDMA		MTK_SMMU_PORT_ID(47, 13)
#define SMMU_L47_P14_VENC_DB_SYSRAM_WDMA	MTK_SMMU_PORT_ID(47, 14)
#define SMMU_L47_P15_VENC_DB_SYSRAM_RDMA	MTK_SMMU_PORT_ID(47, 15)
#define SMMU_L47_P16_JPGENC_BSDMA		MTK_SMMU_PORT_ID(47, 16)
#define SMMU_L47_P17_JPGDEC_WDMA_0		MTK_SMMU_PORT_ID(47, 17)
#define SMMU_L47_P18_JPGDEC_BSDMA_0		MTK_SMMU_PORT_ID(47, 18)
#define SMMU_L47_P19_VENC_NBM_WDMA		MTK_SMMU_PORT_ID(47, 19)
#define SMMU_L47_P20_VENC_NBM_WDMA_LITE		MTK_SMMU_PORT_ID(47, 20)
#define SMMU_L47_P21_VENC_CUR_LUMA		MTK_SMMU_PORT_ID(47, 21)
#define SMMU_L47_P22_VENC_CUR_CHROMA		MTK_SMMU_PORT_ID(47, 22)
#define SMMU_L47_P23_VENC_REF_LUMA		MTK_SMMU_PORT_ID(47, 23)
#define SMMU_L47_P24_VENC_REF_CHROMA		MTK_SMMU_PORT_ID(47, 24)
#define SMMU_L47_P25_VENC_SUB_R_LUMA		MTK_SMMU_PORT_ID(47, 25)
#define SMMU_L47_P26_VENC_FCS_NBM_WDMA		MTK_SMMU_PORT_ID(47, 26)
#define SMMU_L47_P27_JPGDEC_WDMA_1		MTK_SMMU_PORT_ID(47, 27)
#define SMMU_L47_P28_JPGDEC_BSDMA_1		MTK_SMMU_PORT_ID(47, 28)
#define SMMU_L47_P29_JPGDEC_HUFF_OFFSET_1	MTK_SMMU_PORT_ID(47, 29)
#define SMMU_L47_P30_JPGDEC_HUFF_OFFSET_0	MTK_SMMU_PORT_ID(47, 30)
#define SMMU_L47_P31_VENC_EC_WPP_BSDMA_SYSRAM	MTK_SMMU_PORT_ID(47, 31)

/* Fake larb48 */
#define SMMU_L48_VIDEO_UP			MTK_SMMU_PORT_ID(48, 0)
#define SMMU_L48_GCE_DM				MTK_SMMU_PORT_ID(48, 1)
#define SMMU_L48_GCE_MM				MTK_SMMU_PORT_ID(48, 2)

#endif /* _DTS_IOMMU_PORT_MT6989_H_ */
