#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Feb  1 15:44:05 2023
# Process ID: 26646
# Current directory: /home/matheus/group11_8051/8051_project_InstructionFetch_test
# Command line: vivado 8051_project_InstructionFetch_test.xpr
# Log file: /home/matheus/group11_8051/8051_project_InstructionFetch_test/vivado.log
# Journal file: /home/matheus/group11_8051/8051_project_InstructionFetch_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project 8051_project_InstructionFetch_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6614.070 ; gain = 181.738 ; free physical = 5080 ; free virtual = 14191
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:34]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:35]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:36]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:37]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:38]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:39]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:40]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:41]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:42]
ERROR: [VRFC 10-963] invalid initialization in declaration [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:43]
ERROR: [VRFC 10-2865] module 'instrutionFetch' ignored due to previous errors [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xsim.dir/tb_tob_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb  1 15:57:00 2023. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb  1 15:57:00 2023...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6773.770 ; gain = 0.000 ; free physical = 5084 ; free virtual = 14278
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 6935.617 ; gain = 166.844 ; free physical = 5065 ; free virtual = 14243
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 6935.617 ; gain = 0.000 ; free physical = 5638 ; free virtual = 14842
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
ERROR: [VRFC 10-1280] procedural assignment to a non-register IR_op is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:60]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rd is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:61]
ERROR: [VRFC 10-1280] procedural assignment to a non-register rs is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:62]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cpl_b is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:63]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cond_b is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:64]
ERROR: [VRFC 10-1280] procedural assignment to a non-register cond is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:65]
ERROR: [VRFC 10-1280] procedural assignment to a non-register offset8 is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:66]
ERROR: [VRFC 10-1280] procedural assignment to a non-register addr11 is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:67]
ERROR: [VRFC 10-1280] procedural assignment to a non-register addr16 is not permitted, left-hand side should be reg/integer/time/genvar [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:68]
ERROR: [VRFC 10-2865] module 'instrutionFetch' ignored due to previous errors [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7016.254 ; gain = 80.637 ; free physical = 5502 ; free virtual = 14802
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7063.273 ; gain = 47.020 ; free physical = 5525 ; free virtual = 14819
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7084.281 ; gain = 21.008 ; free physical = 5510 ; free virtual = 14801
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7100.289 ; gain = 16.008 ; free physical = 5491 ; free virtual = 14783
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7132.305 ; gain = 32.016 ; free physical = 5523 ; free virtual = 14816
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7153.312 ; gain = 21.008 ; free physical = 5521 ; free virtual = 14813
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7164.320 ; gain = 11.008 ; free physical = 5503 ; free virtual = 14796
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7187.328 ; gain = 23.008 ; free physical = 5497 ; free virtual = 14792
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7198.336 ; gain = 11.008 ; free physical = 5421 ; free virtual = 14733
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7198.336 ; gain = 0.000 ; free physical = 5426 ; free virtual = 14736
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 7214.344 ; gain = 16.008 ; free physical = 5471 ; free virtual = 14759
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 90
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 99
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 90
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7262.844 ; gain = 48.500 ; free physical = 5464 ; free virtual = 14758
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 90
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 90
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 90
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 99
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7278.852 ; gain = 16.008 ; free physical = 5467 ; free virtual = 14763
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 66
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 67
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 66
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 68
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 77
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 58
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 93
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 98
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 92
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 94
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 91
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 67 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 68 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7305.867 ; gain = 27.016 ; free physical = 5457 ; free virtual = 14753
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 11 for port 'addr11' [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v:26]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7342.883 ; gain = 37.016 ; free physical = 5453 ; free virtual = 14754
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7372.902 ; gain = 30.020 ; free physical = 5430 ; free virtual = 14733
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 95
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 84
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 70
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 74
run all
Stopped at time : 1005 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
run all
Stopped at time : 0 fs : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 95
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 98
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 96
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 71
step
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 95 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 74 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 86
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 98
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 22
step
Stopped at time : 50 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 76
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 82
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 83
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 86
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 97
step
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 22
step
Stopped at time : 20 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 20 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 76
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 82
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 83
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 86
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 76 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 86
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 88
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 98
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 22
step
Stopped at time : 50 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 50 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 66
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 88
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7719.070 ; gain = 101.043 ; free physical = 5407 ; free virtual = 14709
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 275 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 275 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 285 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 305 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 315 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 315 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 275 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 275 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 285 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 305 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 315 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 315 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 325 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 325 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 335 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 335 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 345 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 365 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 375 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 375 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 70 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 275 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 315 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 325 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 335 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 375 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 385 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 395 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 435 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 445 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 69
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 69
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 69
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 69
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 70
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 72
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 78
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 79
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 80
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
step
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 50 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 50 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 92
step
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 60 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 60 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 73
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 74
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 103
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 104
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 107
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 101
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 105
step
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 100
step
Stopped at time : 70 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 70 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 85
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 86
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 87
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 60
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 106
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 108
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 102
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 99
step
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" Line 27
step
Stopped at time : 80 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 80 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" Line 67
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 62
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 69
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
step
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 245 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 255 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 265 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 78
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 84
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 84
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 78
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 205 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 215 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 225 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7943.180 ; gain = 64.031 ; free physical = 5167 ; free virtual = 14483
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
run all
Stopped at time : 195 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 72
remove_bps -file {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} -line 72
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 67
add_bp {/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v} 70
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 75
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 81
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 82
step
Stopped at time : 175 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 83
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 185 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
step
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 68
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 165 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 155 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
Stopped at time : 5 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 15 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 25 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 35 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 45 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 55 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 65 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 75 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 85 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 95 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 105 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 115 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 125 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 135 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 67
run all
Stopped at time : 145 ns : File "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" Line 70
save_wave_config {/home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg
set_property xsim.view /home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_tob_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_tob_1_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrutionFetch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/drive-download-20221004T151820Z-001/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tob_1
WARNING: [VRFC 10-2096] empty statement in sequential block [/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sim_1/imports/drive-download-20221004T151820Z-001/tb_tob_1.v:47]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bb6307f7bb2346d2990ff04cb8c6c518 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_tob_1_behav xil_defaultlib.tb_tob_1 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.instrutionFetch
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb_tob_1
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_tob_1_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_tob_1_behav -key {Behavioral:sim_1:Functional:tb_tob_1} -tclbatch {tb_tob_1.tcl} -view {/home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 67 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
WARNING: [Simulator 45-24] Previous breakpoint at line 70 in file '/home/matheus/group11_8051/8051_project_InstructionFetch_test/8051_project_InstructionFetch_test.srcs/sources_1/imports/new/instrutionFetch.v' not restored because it is no longer a breakable line.
open_wave_config /home/matheus/group11_8051/8051_project_InstructionFetch_test/tb_tob_1_behav.wcfg
source tb_tob_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_tob_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
