
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2.51

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ spi_cs_n$_DFFE_PN1P_/SET_B (sky130_fd_sc_hd__dfstp_2)
                                  0.20   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ spi_cs_n$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                          0.15    0.15   library removal time
                                  0.15   data required time
-----------------------------------------------------------------------------
                                  0.15   data required time
                                 -0.20   data arrival time
-----------------------------------------------------------------------------
                                  0.05   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_ready$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 ^ _208_/A1 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.03    0.04    0.24 v _208_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _026_ (net)
                  0.03    0.00    0.24 v tx_ready$_DFFE_PN1P_/D (sky130_fd_sc_hd__dfstp_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ tx_ready$_DFFE_PN1P_/CLK (sky130_fd_sc_hd__dfstp_2)
                         -0.01   -0.01   library hold time
                                 -0.01   data required time
-----------------------------------------------------------------------------
                                 -0.01   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.25   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ bit_count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: bit_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.38    0.38 v bit_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[3] (net)
                  0.07    0.00    0.38 v _123_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.12    0.17    0.55 v _123_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _100_ (net)
                  0.12    0.00    0.55 v _124_/A (sky130_fd_sc_hd__inv_1)
     7    0.02    0.18    0.18    0.73 ^ _124_/Y (sky130_fd_sc_hd__inv_1)
                                         _104_ (net)
                  0.18    0.00    0.73 ^ _125_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.14    0.16    0.88 v _125_/Y (sky130_fd_sc_hd__nand3_1)
                                         _108_ (net)
                  0.14    0.00    0.88 v _232_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.31    1.20 v _232_/SUM (sky130_fd_sc_hd__ha_1)
                                         _110_ (net)
                  0.06    0.00    1.20 v _165_/A (sky130_fd_sc_hd__nor4bb_1)
     3    0.01    0.38    0.39    1.59 ^ _165_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _056_ (net)
                  0.38    0.00    1.59 ^ _170_/C (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.11    0.14    1.73 v _170_/Y (sky130_fd_sc_hd__nand3_1)
                                         _060_ (net)
                  0.11    0.00    1.73 v _171_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.26    0.27    2.00 ^ _171_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _061_ (net)
                  0.26    0.00    2.00 ^ _172_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.36    2.36 v _172_/X (sky130_fd_sc_hd__mux2_2)
                                         _014_ (net)
                  0.05    0.00    2.36 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: bit_count[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     3    0.01    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
    32    0.12    1.13    1.28    1.48 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net1 (net)
                  1.13    0.00    1.48 ^ bit_count[0]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.48   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ bit_count[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.07    4.93   library recovery time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.48   data arrival time
-----------------------------------------------------------------------------
                                  3.45   slack (MET)


Startpoint: bit_count[3]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ bit_count[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.01    0.07    0.38    0.38 v bit_count[3]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         bit_count[3] (net)
                  0.07    0.00    0.38 v _123_/A (sky130_fd_sc_hd__clkbuf_1)
    10    0.02    0.12    0.17    0.55 v _123_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _100_ (net)
                  0.12    0.00    0.55 v _124_/A (sky130_fd_sc_hd__inv_1)
     7    0.02    0.18    0.18    0.73 ^ _124_/Y (sky130_fd_sc_hd__inv_1)
                                         _104_ (net)
                  0.18    0.00    0.73 ^ _125_/A (sky130_fd_sc_hd__nand3_1)
     4    0.01    0.14    0.16    0.88 v _125_/Y (sky130_fd_sc_hd__nand3_1)
                                         _108_ (net)
                  0.14    0.00    0.88 v _232_/B (sky130_fd_sc_hd__ha_1)
     2    0.00    0.06    0.31    1.20 v _232_/SUM (sky130_fd_sc_hd__ha_1)
                                         _110_ (net)
                  0.06    0.00    1.20 v _165_/A (sky130_fd_sc_hd__nor4bb_1)
     3    0.01    0.38    0.39    1.59 ^ _165_/Y (sky130_fd_sc_hd__nor4bb_1)
                                         _056_ (net)
                  0.38    0.00    1.59 ^ _170_/C (sky130_fd_sc_hd__nand3_1)
     2    0.00    0.11    0.14    1.73 v _170_/Y (sky130_fd_sc_hd__nand3_1)
                                         _060_ (net)
                  0.11    0.00    1.73 v _171_/C (sky130_fd_sc_hd__nor4b_1)
     1    0.00    0.26    0.27    2.00 ^ _171_/Y (sky130_fd_sc_hd__nor4b_1)
                                         _061_ (net)
                  0.26    0.00    2.00 ^ _172_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.36    2.36 v _172_/X (sky130_fd_sc_hd__mux2_2)
                                         _014_ (net)
                  0.05    0.00    2.36 v rx_shift_reg[2]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.36   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.12    4.88   library setup time
                                  4.88   data required time
-----------------------------------------------------------------------------
                                  4.88   data required time
                                 -2.36   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.83e-04   1.09e-06   4.15e-10   2.84e-04  97.1%
Combinational          3.14e-06   5.31e-06   3.70e-10   8.45e-06   2.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.86e-04   6.40e-06   7.86e-10   2.93e-04 100.0%
                          97.8%       2.2%       0.0%
