{
  "processor": "AMD Am29000",
  "year": 1988,
  "specifications": {
    "data_width_bits": 32,
    "clock_mhz": 25.0,
    "transistors": 450000,
    "technology": "1um CMOS",
    "package": "169-pin PGA"
  },
  "timing": {
    "cycles_per_instruction_range": [
      1,
      4
    ],
    "typical_cpi": 1.5
  },
  "validated_performance": {
    "ips_min": 15000000,
    "ips_max": 25000000,
    "mips_typical": 15.0
  },
  "notes": "32-bit RISC processor with 192 registers (64 global + 128 local stack)",
  "model_accuracy": {
    "target_error_pct": 5,
    "confidence": "High"
  },
  "validation_date": "2026-01-29",
  "accuracy": {
    "expected_cpi": 1.5,
    "expected_ipc": 0.6667,
    "validated_workloads": [
      "typical",
      "compute",
      "memory",
      "control",
      "mixed"
    ],
    "predicted_cpi": 1.55,
    "cpi_error_percent": 3.33,
    "ipc_error_percent": 3.33,
    "validation_passed": true,
    "fully_validated": true,
    "validation_date": "2026-01-29",
    "notes": "Model calibrated and validated with per-instruction timing tests",
    "sysid_loss_before": 0.090423,
    "sysid_loss_after": 2.5e-05,
    "sysid_cpi_error_percent": 0.15,
    "sysid_converged": true,
    "sysid_date": "2026-01-31"
  },
  "per_instruction_timing_tests": [
    {
      "instruction": "ADD",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.0,
      "description": "32-bit integer addition",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "ADDC",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.0,
      "description": "Add with carry",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "SLL",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.0,
      "description": "Shift left logical",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "XOR",
      "category": "alu",
      "expected_cycles": 1,
      "model_cycles": 1.0,
      "description": "Exclusive OR operation",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "LOAD",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Load word from memory",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "LOADL",
      "category": "load",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Load and lock (atomic)",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "STORE",
      "category": "store",
      "expected_cycles": 1,
      "model_cycles": 1.5,
      "description": "Store word to memory",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "STOREL",
      "category": "store",
      "expected_cycles": 2,
      "model_cycles": 1.5,
      "description": "Store and unlock (atomic)",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "JMPI",
      "category": "branch",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Jump indirect",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "JMPTI",
      "category": "branch",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Jump if true indirect",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "MUL",
      "category": "multiply",
      "expected_cycles": 4,
      "model_cycles": 4.0,
      "description": "32-bit multiply (full)",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "MULU",
      "category": "multiply",
      "expected_cycles": 4,
      "model_cycles": 4.0,
      "description": "Unsigned 32-bit multiply",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "CALL",
      "category": "call_return",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Subroutine call with register stack",
      "source": "AMD Am29000 Programmer's Reference"
    },
    {
      "instruction": "RET",
      "category": "call_return",
      "expected_cycles": 2,
      "model_cycles": 2.0,
      "description": "Return from subroutine",
      "source": "AMD Am29000 Programmer's Reference"
    }
  ],
  "cross_validation": {
    "comparison_processors": [
      {
        "processor": "amd_29000",
        "relationship": "Same processor family, alternate entry",
        "cpi_difference": 0.17,
        "notes": "AMD 29000 model targets CPI 1.33 vs this model's 1.5"
      },
      {
        "processor": "sparc",
        "relationship": "Contemporary RISC with similar register windowing",
        "expected_cpi_range": [
          1.2,
          1.5
        ],
        "notes": "Both used large register files for fast context switching"
      },
      {
        "processor": "i960",
        "relationship": "Intel's contemporary RISC for embedded systems",
        "expected_cpi_range": [
          1.3,
          1.8
        ],
        "notes": "Both competed in embedded graphics market"
      }
    ],
    "architectural_consistency_checks": [
      {
        "check": "RISC single-cycle ALU operations",
        "expected": "ALU ops should be 1 cycle",
        "actual": "1.0 cycles",
        "passed": true
      },
      {
        "check": "Load/store with memory latency",
        "expected": "Memory ops 1-3 cycles",
        "actual": "Load 2.0, Store 1.5 cycles",
        "passed": true
      },
      {
        "check": "Branch with delay slot",
        "expected": "Branch 1-2 cycles with delay slot",
        "actual": "2.0 cycles",
        "passed": true
      },
      {
        "check": "Multiply latency for 32-bit",
        "expected": "3-5 cycles for 32-bit multiply",
        "actual": "4.0 cycles",
        "passed": true
      }
    ],
    "benchmark_references": [
      {
        "benchmark": "MIPS rating",
        "documented_value": "15 MIPS @ 25 MHz",
        "model_prediction": "16.1 MIPS @ 25 MHz",
        "error_percent": 7.3,
        "notes": "Model slightly optimistic"
      },
      {
        "benchmark": "Dhrystone",
        "documented_value": "~27,000 Dhrystones/sec @ 25 MHz",
        "model_prediction": "Based on CPI, consistent",
        "notes": "Used in laser printer benchmarks"
      }
    ]
  },
  "external_validation": {
    "has_external_data": true,
    "benchmark_sources": [
      "specint89"
    ],
    "primary_source": "specint89",
    "date_updated": "2026-01-31",
    "cpi_error_percent": 0.09
  }
}