//! **************************************************************************
// Written by: Map P.20131013 on Thu Dec 08 17:32:33 2016
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "2.5";
COMP "mcb3_dram_a<0>" LOCATE = SITE "H2" LEVEL 1;
COMP "mcb3_dram_a<1>" LOCATE = SITE "H1" LEVEL 1;
COMP "mcb3_dram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "mcb3_dram_a<3>" LOCATE = SITE "K6" LEVEL 1;
COMP "mcb3_dram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "mcb3_dram_a<5>" LOCATE = SITE "K3" LEVEL 1;
COMP "mcb3_dram_a<6>" LOCATE = SITE "J4" LEVEL 1;
COMP "mcb3_dram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "mcb3_dram_a<8>" LOCATE = SITE "E3" LEVEL 1;
COMP "mcb3_dram_a<9>" LOCATE = SITE "E1" LEVEL 1;
COMP "mcb3_dram_ck_n" LOCATE = SITE "H3" LEVEL 1;
COMP "mcb3_dram_we_n" LOCATE = SITE "F2" LEVEL 1;
COMP "mcb3_dram_udqs" LOCATE = SITE "T2" LEVEL 1;
COMP "c3_sys_rst_i" LOCATE = SITE "R16" LEVEL 1;
COMP "calib_done" LOCATE = SITE "V19" LEVEL 1;
COMP "clk100m" LOCATE = SITE "Y13" LEVEL 1;
COMP "mcb3_dram_ck" LOCATE = SITE "H4" LEVEL 1;
COMP "mcb3_dram_dm" LOCATE = SITE "L4" LEVEL 1;
COMP "mcb3_dram_a<10>" LOCATE = SITE "G4" LEVEL 1;
COMP "mcb3_dram_a<11>" LOCATE = SITE "C1" LEVEL 1;
COMP "mcb3_dram_a<12>" LOCATE = SITE "D1" LEVEL 1;
COMP "mcb3_dram_ba<0>" LOCATE = SITE "G3" LEVEL 1;
COMP "mcb3_dram_ba<1>" LOCATE = SITE "G1" LEVEL 1;
COMP "mcb3_dram_ba<2>" LOCATE = SITE "F1" LEVEL 1;
COMP "error" LOCATE = SITE "V18" LEVEL 1;
COMP "mcb3_dram_dq<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "mcb3_dram_dq<1>" LOCATE = SITE "N1" LEVEL 1;
COMP "mcb3_dram_dq<2>" LOCATE = SITE "M2" LEVEL 1;
COMP "mcb3_dram_dq<3>" LOCATE = SITE "M1" LEVEL 1;
COMP "mcb3_dram_dq<4>" LOCATE = SITE "J3" LEVEL 1;
COMP "mcb3_dram_dq<5>" LOCATE = SITE "J1" LEVEL 1;
COMP "mcb3_dram_dq<6>" LOCATE = SITE "K2" LEVEL 1;
COMP "mcb3_dram_dq<7>" LOCATE = SITE "K1" LEVEL 1;
COMP "mcb3_dram_dq<8>" LOCATE = SITE "P2" LEVEL 1;
COMP "mcb3_dram_dq<9>" LOCATE = SITE "P1" LEVEL 1;
COMP "mcb3_dram_cas_n" LOCATE = SITE "K4" LEVEL 1;
COMP "mcb3_dram_dqs_n" LOCATE = SITE "L1" LEVEL 1;
COMP "mcb3_dram_ras_n" LOCATE = SITE "K5" LEVEL 1;
COMP "mcb3_zio" LOCATE = SITE "Y2" LEVEL 1;
COMP "mcb3_rzq" LOCATE = SITE "K7" LEVEL 1;
COMP "mcb3_dram_cke" LOCATE = SITE "D2" LEVEL 1;
COMP "mcb3_dram_dqs" LOCATE = SITE "L3" LEVEL 1;
COMP "mcb3_dram_odt" LOCATE = SITE "J6" LEVEL 1;
COMP "mcb3_dram_udm" LOCATE = SITE "M3" LEVEL 1;
COMP "mcb3_dram_reset_n" LOCATE = SITE "C3" LEVEL 1;
COMP "mcb3_dram_dq<10>" LOCATE = SITE "R3" LEVEL 1;
COMP "mcb3_dram_dq<11>" LOCATE = SITE "R1" LEVEL 1;
COMP "mcb3_dram_dq<12>" LOCATE = SITE "U3" LEVEL 1;
COMP "mcb3_dram_dq<13>" LOCATE = SITE "U1" LEVEL 1;
COMP "mcb3_dram_dq<14>" LOCATE = SITE "V2" LEVEL 1;
COMP "mcb3_dram_dq<15>" LOCATE = SITE "V1" LEVEL 1;
COMP "mcb3_dram_udqs_n" LOCATE = SITE "T1" LEVEL 1;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0CMDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0RDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P0WRCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1CMDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1RDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P1WRCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P2CMDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P3CLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P4CLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P4CMDCLK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME P5CLK;
TIMEGRP memc3_infrastructure_inst_clk0_bufg_in = BEL
        "memc3_infrastructure_inst/rst0_sync_r_0" BEL
        "memc3_infrastructure_inst/rst0_sync_r_1" BEL
        "memc3_infrastructure_inst/rst0_sync_r_2" BEL
        "memc3_infrastructure_inst/rst0_sync_r_3" BEL
        "memc3_infrastructure_inst/rst0_sync_r_4" BEL
        "memc3_infrastructure_inst/rst0_sync_r_5" BEL
        "memc3_infrastructure_inst/rst0_sync_r_6" BEL
        "memc3_infrastructure_inst/rst0_sync_r_7" BEL
        "memc3_infrastructure_inst/rst0_sync_r_8" BEL
        "memc3_infrastructure_inst/rst0_sync_r_9" BEL
        "memc3_infrastructure_inst/rst0_sync_r_10" BEL
        "memc3_infrastructure_inst/rst0_sync_r_11" BEL
        "memc3_infrastructure_inst/rst0_sync_r_12" BEL
        "memc3_infrastructure_inst/rst0_sync_r_13" BEL
        "memc3_infrastructure_inst/rst0_sync_r_14" BEL
        "memc3_infrastructure_inst/rst0_sync_r_15" BEL
        "memc3_infrastructure_inst/rst0_sync_r_16" BEL
        "memc3_infrastructure_inst/rst0_sync_r_17" BEL
        "memc3_infrastructure_inst/rst0_sync_r_18" BEL
        "memc3_infrastructure_inst/rst0_sync_r_19" BEL
        "memc3_infrastructure_inst/rst0_sync_r_20" BEL
        "memc3_infrastructure_inst/rst0_sync_r_21" BEL
        "memc3_infrastructure_inst/rst0_sync_r_22" BEL
        "memc3_infrastructure_inst/rst0_sync_r_23" BEL
        "memc3_infrastructure_inst/rst0_sync_r_24" BEL
        "memc3_infrastructure_inst/syn_clk0_powerup_pll_locked" BEL
        "memc3_infrastructure_inst/U_BUFG_CLK0" PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<109>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<130>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<169>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<226>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<247>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<286>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<322>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<344>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<436>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<517>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<539>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<631>"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_0" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_5" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_rb_6" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_0" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_2" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_3" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_4" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_5" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_6" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_8" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/rst_ra_9" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/run_traffic_reg" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_vld"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mode_load_d1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/run_traffic_r"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/cmd_clk_en_r"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_vld_dly1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mode_load_d2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_41"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mode_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_5"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_6"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_7"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_8"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/end_addr_r_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mode_load_pulse_r1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_rd" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/instr_out_0" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_0" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_1" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_2" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_3" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_4" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_5" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_0" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_1" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_2" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_3" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_4" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/bl_out_reg_5" BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_32"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_2"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_5"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_6"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_7"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/INC_COUNTS_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_39"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_40"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_38"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_37"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_36"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_next_r_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_next_r_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_next_r_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/buf_avail_r_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_counts_9"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_2"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_5"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_6"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_7"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_8"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/addr_out_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_addr_larger"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_rd_counts_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_rd_counts_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_rd_counts_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_rd_counts_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_21"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_22"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_23"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_24"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_25"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_26"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_27"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_28"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_29"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_30"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_31"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_32"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/first_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/mem_init_done"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/force_wrcmd_gen"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/u_c_gen/pipe_data_in_35"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/data_error"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/cmp_data_en"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/u_data_error"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/l_data_error"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/rd_datagen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_d1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/wait_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/wait_done"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/wait_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_startC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_startD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_start"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/u_bcount_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/WR_PATH.write_data_path/wr_data_gen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_reg_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_reg_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/push_cmd_r"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_rdy_o"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_2"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_5"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_6"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_7"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_8"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/addr_o_9"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_0"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_2"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_reg_5"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_o_0"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_0"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_1"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_2"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_3"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_4"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/bl_o_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/current_state_FSM_FFd3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_en_r1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_fifo_rdy"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/cmd_wr_pending_r1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wr_in_progress"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/mcb_control/wait_done"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/tg_status/data_error_r"
        BEL "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/tg_status/error_set"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_rb_0" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_rb_5" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_rb_6" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_0" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_2" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_3" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_4" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_5" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_6" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_8" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/rst_ra_9" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/run_traffic_reg" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/data_error"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/cmp_data_en"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/u_data_error"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/l_data_error"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/rd_datagen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_d1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/wait_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/wait_done"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/wait_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_startC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_startD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_start"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/u_bcount_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/WR_PATH.write_data_path/wr_data_gen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_reg_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_reg_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/push_cmd_r"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_rdy_o"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_2"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_5"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_6"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_7"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_8"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/addr_o_10"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_0"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_2"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_reg_5"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_o_0"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_0"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_2"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/bl_o_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/current_state_FSM_FFd3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_en_r1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_fifo_rdy"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/cmd_wr_pending_r1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/wr_in_progress"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/mcb_control/wait_done"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/tg_status/data_error_r"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/tg_status/error_set"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/instr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/instr_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/instr_vld"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/mode_load_d1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/run_traffic_r"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/cmd_clk_en_r"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/instr_vld_dly1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/mode_load_d2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/mode_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_5"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_6"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_7"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_8"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/end_addr_r_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/mode_load_pulse_r1"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_rd" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_41"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/instr_out_0"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_0" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_1" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_2" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_3" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_4" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_5" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_0" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_1" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_2" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_3" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_4" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/bl_out_reg_5" BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_32"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_2"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_5"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_6"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_7"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/INC_COUNTS_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_40"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_37"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_39"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_38"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_36"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_next_r_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_next_r_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_next_r_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_next_r_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_counts_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/buf_avail_r_6"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_2"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_3"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_4"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_5"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_6"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_7"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_8"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_9"
        BEL "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/addr_out_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_addr_larger"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_rd_counts_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_rd_counts_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_rd_counts_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_rd_counts_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_21"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_22"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_23"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_24"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_25"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_26"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_27"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_28"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_29"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_30"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_31"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_32"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/first_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/mem_init_done"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/force_wrcmd_gen"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/u_c_gen/pipe_data_in_35"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_rb_0" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_rb_5" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_rb_6" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_0" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_2" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_3" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_4" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_5" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_6" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_8" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/rst_ra_9" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/run_traffic_reg" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/data_error"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/cmp_data_en"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/u_data_error"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/l_data_error"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/rd_datagen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_d1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/wait_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/wait_done"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/wait_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_startC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_startD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_start"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/u_bcount_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/WR_PATH.write_data_path/wr_data_gen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_reg_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_reg_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/push_cmd_r"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_rdy_o"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_2"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_5"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_6"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_7"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_8"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/addr_o_10"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_0"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_2"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_reg_5"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_o_0"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_0"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_2"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/bl_o_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/current_state_FSM_FFd3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_en_r1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_fifo_rdy"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/cmd_wr_pending_r1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/wr_in_progress"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/mcb_control/wait_done"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/tg_status/data_error_r"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/tg_status/error_set"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/instr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/instr_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/instr_vld"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/mode_load_d1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/run_traffic_r"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/cmd_clk_en_r"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/instr_vld_dly1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/mode_load_d2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/mode_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_5"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_6"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_7"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_8"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/end_addr_r_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/mode_load_pulse_r1"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_rd" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_41"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/instr_out_0"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_0" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_1" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_2" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_3" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_4" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_5" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_0" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_1" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_2" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_3" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_4" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/bl_out_reg_5" BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_32"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_2"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_5"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_6"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_7"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/INC_COUNTS_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_40"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_37"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_39"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_38"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_36"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_next_r_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_next_r_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_next_r_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_next_r_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_counts_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/buf_avail_r_6"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_2"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_3"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_4"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_5"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_6"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_7"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_8"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_9"
        BEL "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/addr_out_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_addr_larger"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_rd_counts_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_rd_counts_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_rd_counts_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_rd_counts_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_21"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_22"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_23"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_24"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_25"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_26"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_27"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_28"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_29"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_30"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_31"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_32"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/first_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/mem_init_done"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/force_wrcmd_gen"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/u_c_gen/pipe_data_in_35"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_rb_0" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_rb_5" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_rb_6" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_0" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_2" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_3" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_4" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_5" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_6" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_8" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/rst_ra_9" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/run_traffic_reg" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/data_error"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_21"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_22"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_23"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_24"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_25"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_26"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_27"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_28"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_29"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_30"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_r_31"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/cmp_data_en"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/u_data_error"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/l_data_error"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/SP6_DGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/rd_datagen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/cmd_rdy_o"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/buf_avail_r_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/dfifo_has_enough_room_d1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/wait_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/full"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/empty"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/wr_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/rd_ptr_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/wait_done"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/wait_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_startC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_rdyD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_rdyC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_startD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_start"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/user_burst_cnt_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/cmd_rdy"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_21"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_22"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_23"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_24"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_25"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_26"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_27"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_28"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_29"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_30"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/SP6_WDGEN.sp6_data_gen/adata_31"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/u_bcount_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/WR_PATH.write_data_path/wr_data_gen/data_valid"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_reg_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_reg_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/push_cmd_r"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_rdy_o"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_2"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_5"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_6"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_7"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_8"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/addr_o_11"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_0"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_2"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_reg_5"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_o_0"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_0"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_2"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/bl_o_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/current_state_FSM_FFd3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_en_r1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_fifo_rdy"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/cmd_wr_pending_r1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/wr_in_progress"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/mcb_control/wait_done"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/tg_status/data_error_r"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/tg_status/error_set"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/instr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/instr_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/instr_vld"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/mode_load_d1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/run_traffic_r"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/cmd_clk_en_r"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/instr_vld_dly1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/mode_load_d2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/mode_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_mode_reg_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_mode_reg_1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_5"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_6"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_7"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_8"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/end_addr_r_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/mode_load_pulse_r1"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_rd" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_41"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/instr_out_0"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_0" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_1" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_2" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_3" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_4" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_5" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_0" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_1" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_2" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_3" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_4" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/bl_out_reg_5" BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_32"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_2"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_5"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_6"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_7"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/INC_COUNTS_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_40"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_37"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_39"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_38"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_36"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_next_r_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_next_r_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_next_r_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_next_r_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_next_r_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_counts_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/buf_avail_r_6"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_2"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_3"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_4"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_5"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_6"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_7"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_8"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_9"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_10"
        BEL "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/addr_out_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_addr_larger"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_rd_counts_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_rd_counts_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_rd_counts_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_rd_counts_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_counts_asked_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/rd_data_received_counts_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_instr.instr_prbs_gen_a/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_bl.bl_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_15"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_16"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_17"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_18"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_19"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_20"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_21"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_22"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_23"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_24"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_25"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_26"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_27"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_28"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_29"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_30"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_31"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/gen_prbs_addr.addr_prbs_gen/lfsr_q_32"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/first_load_pulse"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/mem_init_done"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/force_wrcmd_gen"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/u_c_gen/pipe_data_in_35"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/upper_end_matched"
        BEL "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/run_traffic_o"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_3"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_4"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_5"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_6"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_7"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_8"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_9"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_10"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_11"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_12"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_13"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_14"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_address_15"
        BEL "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/AC1_G_E1" BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/lower_end_matched"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/end_addr_reached"
        BEL "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/addr_mode_o_0"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/Mshreg_mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT0_TG.init_mem_pattern_ctr_p0/mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/upper_end_matched"
        BEL "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/run_traffic_o"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_3"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_4"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_5"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_6"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_7"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_8"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_9"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_10"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_11"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_12"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_13"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_14"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_address_15"
        BEL "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/AC1_G_E1" BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/lower_end_matched"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/end_addr_reached"
        BEL "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/addr_mode_o_0"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/Mshreg_mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT1_TG.init_mem_pattern_ctr_p1/mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/upper_end_matched"
        BEL "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/run_traffic_o"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_3"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_4"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_5"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_6"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_7"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_8"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_9"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_10"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_11"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_12"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_13"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_14"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_address_15"
        BEL "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/AC1_G_E1" BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/lower_end_matched"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/end_addr_reached"
        BEL "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/addr_mode_o_0"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/Mshreg_mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT2_TG.init_mem_pattern_ctr_p2/mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/upper_end_matched"
        BEL "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/run_traffic_o"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_3"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_4"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_5"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_6"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_7"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_8"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_9"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_10"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_11"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_12"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_13"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_14"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_address_15"
        BEL "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/AC1_G_E1" BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/lower_end_matched"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/end_addr_reached"
        BEL "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/addr_mode_o_0"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_state_FSM_FFd1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/current_state_FSM_FFd2"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/Mshreg_mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT3_TG.init_mem_pattern_ctr_p3/mcb_init_done_reg"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/SP"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/DP"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/SP"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/DP"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/SP"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/DP"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/SP"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/DP"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/SP"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/DP"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/SP"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/DP"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/SP"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem72/DP"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/SP"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem71/DP"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT0_TG.m_traffic_gen_p0/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT1_TG.m_traffic_gen_p1/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT2_TG.m_traffic_gen_p2/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem1_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem2_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem3_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem4_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem5_RAMD"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMA"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMB"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMC"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD_D1"
        BEL
        "memc3_tb_top_inst/PORT3_TG.m_traffic_gen_p3/RD_PATH.read_data_path/read_postedfifo/rd_fifo/Mram_mem6_RAMD";
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<733> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME UICLK;
TIMEGRP memc3_infrastructure_inst_mcb_drp_clk_bufg_in = BEL
        "memc3_infrastructure_inst/powerup_pll_locked" BEL
        "memc3_infrastructure_inst/U_BUFG_CLK1" BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<733>"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IN_R2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IN_R2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/PLL_LOCK_R2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_CMD_VALID"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_USE_BKST"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_R_WB"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_en"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSINC"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UILDQSDEC"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIADDR_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_w_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_Dyn_Cal_Done"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_Previous_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_s_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Max_Value_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_w_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Rst_condition1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Block_Reset"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_s_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/P_Term_Prev_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_Prev_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_WRITE_DATA_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_CMD_VALID"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_MEMCELL_ADDR_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDONECAL"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UICMDEN"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/TARGET_DQS_DELAY_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/pre_sysrst_cnt_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_9"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd56"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd58"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd57"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd55"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd54"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd53"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd52"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd51"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd50"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd49"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd48"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd47"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd45"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd44"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd41"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd43"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd42"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd40"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd39"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd38"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd37"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd36"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd35"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd34"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd33"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd32"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd31"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd30"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd29"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd26"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd28"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd27"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd25"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd24"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd23"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd22"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd21"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd20"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd19"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd15"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd11"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd13"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd12"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd8"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_inc_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_8"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_9"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_10"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_11"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_12"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_13"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_14"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_200us_COUNTER_15"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/rd_not_write_reg"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/AddressPhase"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_CS"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/memcell_addr_reg_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/data_reg_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/DRP_ADD"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/shift_through_reg_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/read_data_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd8"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/bit_cnt_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state_FSM_FFd2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/rd_not_write_reg"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/AddressPhase"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_CS"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/MCB_UIREAD"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/memcell_addr_reg_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/data_reg_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_BKST"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/DRP_ADD"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_5"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_6"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/shift_through_reg_7"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd4"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd3"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/state_FSM_FFd1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_0"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_mcb_controller/bit_cnt_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MODE"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/First_In_Term_Done"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_3_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_0_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_2_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_1_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N_Term_4_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_1"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Pre_SYSRST_2"
        BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/normal_operation_window";
PIN memc3_infrastructure_inst/u_pll_adv_pins<2> = BEL
        "memc3_infrastructure_inst/u_pll_adv" PINNAME CLKIN1;
TIMEGRP SYS_CLK3 = PIN "memc3_infrastructure_inst/u_pll_adv_pins<2>";
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<714> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK1;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0"
        PINNAME CLK0;
TIMEGRP memc3_infrastructure_inst_clk_2x_180 = PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<714>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_udm_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ldm_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[0].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[1].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[2].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[3].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[4].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[5].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[6].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[7].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[8].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[9].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[10].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[11].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[12].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[13].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[14].oserdes2_dq_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_dq[15].oserdes2_dq_0_pins<0>";
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<713> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME PLLCLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0"
        PINNAME CLK0;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N"
        PINNAME CLK0;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0"
        PINNAME CLK0;
TIMEGRP memc3_infrastructure_inst_clk_2x_0 = PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<713>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[0].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[1].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[2].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[3].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[4].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[5].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[6].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[7].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[8].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[9].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[10].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[11].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_addr_oserdes2[12].ioi_addr_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[0].ioi_ba_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[1].ioi_ba_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ba_oserdes2[2].ioi_ba_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cas_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_cke_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_odt.ioi_odt_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ras_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_ioi_rst.ioi_rst_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_we_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsp_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_dqsn_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsp_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/oserdes2_udqsn_0_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0/N_pins<0>"
        PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/ioi_ck_0_pins<0>";
TS_SYS_CLK3 = PERIOD TIMEGRP "SYS_CLK3" 3 ns HIGH 50%;
TS_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_mcb_drp_clk_bufg_in" TS_SYS_CLK3 / 0.25
        HIGH 50%;
TS_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_180" TS_SYS_CLK3 / 2 PHASE 0.75 ns
        HIGH 50%;
TS_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk_2x_0" TS_SYS_CLK3 / 2 HIGH 50%;
TS_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "memc3_infrastructure_inst_clk0_bufg_in" TS_SYS_CLK3 / 0.125 HIGH 50%;
PIN memc3_infrastructure_inst/BUFPLL_MCB1_pins<3> = BEL
        "memc3_infrastructure_inst/BUFPLL_MCB1" PINNAME LOCK;
PIN memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<720> =
        BEL "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0"
        PINNAME SELFREFRESHMODE;
PIN
        memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>
        = BEL
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL"
        PINNAME Q;
PIN "memc3_infrastructure_inst/BUFPLL_MCB1_pins<3>" TIG;
PIN "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0_pins<720>"
        TIG;
PIN
        "memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DONE_SOFTANDHARD_CAL_pins<2>"
        TIG;
SCHEMATIC END;

