// Seed: 1102710886
module module_0 (
    output tri0 id_0,
    input  tri1 id_1,
    input  wire id_2,
    input  tri  id_3
);
  assign id_0 = 1;
  assign id_0 = id_2 == id_3;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    output tri0 id_2,
    output tri0 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri1 id_10,
    output tri0 id_11,
    inout tri id_12,
    input tri0 id_13,
    output wand id_14,
    output wor id_15,
    input tri id_16,
    output wand id_17,
    output wand id_18,
    output wire id_19,
    input uwire id_20,
    output uwire id_21,
    input tri0 id_22,
    output wor id_23,
    input tri1 id_24
    , id_38,
    output uwire id_25,
    input uwire id_26,
    output tri id_27,
    input wand id_28,
    input wire id_29,
    output uwire id_30,
    input uwire id_31,
    output wand id_32,
    input supply1 id_33,
    output supply1 id_34,
    input tri id_35
    , id_39,
    input uwire id_36
);
  wire id_40;
  wire id_41;
  assign id_18 = id_10;
  module_0(
      id_18, id_7, id_26, id_1
  );
endmodule
