Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sun Jun 16 00:42:37 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      4           
TIMING-20  Warning           Non-clocked latch                                                 36          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3395)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (37)
5. checking no_input_delay (6)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3395)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (37)
-------------------------------------------------
 There are 37 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.061        0.000                      0                 2318        0.199        0.000                      0                 2318        2.000        0.000                       0                  1178  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           75.653        0.000                      0                 1246        0.199        0.000                      0                 1246       49.500        0.000                       0                  1166  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         40.778        0.000                      0                  992       50.561        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         47.272        0.000                      0                 2129       25.685        0.000                      0                 2129  
clk0_clk_wiz_0    clk180_clk_wiz_0       38.104        0.000                      0                   54       49.974        0.000                      0                   54  
clk90_clk_wiz_0   clk180_clk_wiz_0       10.061        0.000                      0                   58       75.492        0.000                      0                   58  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.852        0.000                      0                   22       74.810        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       75.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.653ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        24.125ns  (logic 4.480ns (18.570%)  route 19.645ns (81.430%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.412    21.591    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/C
                         clock pessimism              0.396    97.377    
                         clock uncertainty           -0.105    97.272    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.028    97.244    iCPU/regfile_inst/x3_reg[19]
  -------------------------------------------------------------------
                         required time                         97.244    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                 75.653    

Slack (MET) :             75.854ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.874ns  (logic 4.480ns (18.765%)  route 19.394ns (81.235%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.161    21.340    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.533    96.983    iCPU/regfile_inst/clk0
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/C
                         clock pessimism              0.396    97.380    
                         clock uncertainty           -0.105    97.275    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.081    97.194    iCPU/regfile_inst/x30_reg[19]
  -------------------------------------------------------------------
                         required time                         97.194    
                         arrival time                         -21.340    
  -------------------------------------------------------------------
                         slack                                 75.854    

Slack (MET) :             75.928ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.797ns  (logic 4.480ns (18.826%)  route 19.317ns (81.174%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.084    21.263    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C
                         clock pessimism              0.396    97.377    
                         clock uncertainty           -0.105    97.272    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.081    97.191    iCPU/regfile_inst/x1_reg[19]
  -------------------------------------------------------------------
                         required time                         97.191    
                         arrival time                         -21.263    
  -------------------------------------------------------------------
                         slack                                 75.928    

Slack (MET) :             76.023ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.701ns  (logic 4.480ns (18.902%)  route 19.221ns (81.098%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.988    21.167    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/C
                         clock pessimism              0.396    97.376    
                         clock uncertainty           -0.105    97.271    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.081    97.190    iCPU/regfile_inst/x18_reg[19]
  -------------------------------------------------------------------
                         required time                         97.190    
                         arrival time                         -21.167    
  -------------------------------------------------------------------
                         slack                                 76.023    

Slack (MET) :             76.107ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.639ns  (logic 4.480ns (18.952%)  route 19.159ns (81.048%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    21.105    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/C
                         clock pessimism              0.396    97.378    
                         clock uncertainty           -0.105    97.273    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.061    97.212    iCPU/regfile_inst/x6_reg[19]
  -------------------------------------------------------------------
                         required time                         97.212    
                         arrival time                         -21.105    
  -------------------------------------------------------------------
                         slack                                 76.107    

Slack (MET) :             76.107ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.639ns  (logic 4.480ns (18.952%)  route 19.159ns (81.048%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    21.105    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/C
                         clock pessimism              0.396    97.378    
                         clock uncertainty           -0.105    97.273    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)       -0.061    97.212    iCPU/regfile_inst/x7_reg[19]
  -------------------------------------------------------------------
                         required time                         97.212    
                         arrival time                         -21.105    
  -------------------------------------------------------------------
                         slack                                 76.107    

Slack (MET) :             76.174ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.592ns  (logic 4.480ns (18.990%)  route 19.112ns (81.010%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.880    21.058    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/C
                         clock pessimism              0.396    97.382    
                         clock uncertainty           -0.105    97.277    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)       -0.045    97.232    iCPU/regfile_inst/x10_reg[19]
  -------------------------------------------------------------------
                         required time                         97.232    
                         arrival time                         -21.058    
  -------------------------------------------------------------------
                         slack                                 76.174    

Slack (MET) :             76.174ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.553ns  (logic 4.480ns (19.021%)  route 19.073ns (80.979%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.840    21.019    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/C
                         clock pessimism              0.396    97.379    
                         clock uncertainty           -0.105    97.274    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)       -0.081    97.193    iCPU/regfile_inst/x27_reg[19]
  -------------------------------------------------------------------
                         required time                         97.193    
                         arrival time                         -21.019    
  -------------------------------------------------------------------
                         slack                                 76.174    

Slack (MET) :             76.225ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.526ns  (logic 4.480ns (19.043%)  route 19.046ns (80.957%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.500    17.935    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.059 f  iDec/x1[17]_i_3/O
                         net (fo=1, routed)           1.205    19.264    iCPU/regfile_inst/x31_reg[17]_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.388 r  iCPU/regfile_inst/x1[17]_i_1/O
                         net (fo=31, routed)          1.603    20.992    iCPU/regfile_inst/x1[17]_i_1_n_1
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/C
                         clock pessimism              0.497    97.415    
                         clock uncertainty           -0.105    97.310    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.093    97.217    iCPU/regfile_inst/x26_reg[17]
  -------------------------------------------------------------------
                         required time                         97.217    
                         arrival time                         -20.992    
  -------------------------------------------------------------------
                         slack                                 76.225    

Slack (MET) :             76.227ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        23.522ns  (logic 4.480ns (19.046%)  route 19.042ns (80.954%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    13.384 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    15.415    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    15.565 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    16.108    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    16.436 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    18.141    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    18.265 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    19.054    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.178 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.809    20.988    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X64Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X64Y83         FDRE                                         r  iCPU/regfile_inst/x2_reg[19]/C
                         clock pessimism              0.396    97.381    
                         clock uncertainty           -0.105    97.276    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)       -0.061    97.215    iCPU/regfile_inst/x2_reg[19]
  -------------------------------------------------------------------
                         required time                         97.215    
                         arrival time                         -20.988    
  -------------------------------------------------------------------
                         slack                                 76.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.879    iUART/utx/clk0
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.738 r  iUART/utx/FSM_onehot_state_reg[9]/Q
                         net (fo=2, routed)           0.128    -0.610    iUART/utx/FSM_onehot_state_reg_n_1_[9]
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.839    -1.307    iUART/utx/clk0
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[10]/C
                         clock pessimism              0.428    -0.879    
    SLICE_X59Y67         FDCE (Hold_fdce_C_D)         0.070    -0.809    iUART/utx/FSM_onehot_state_reg[10]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.141ns (49.277%)  route 0.145ns (50.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.570    -0.880    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.739 r  iUART/utx/FSM_onehot_state_reg[6]/Q
                         net (fo=2, routed)           0.145    -0.594    iUART/utx/FSM_onehot_state_reg_n_1_[6]
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.838    -1.308    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.428    -0.880    
    SLICE_X59Y68         FDCE (Hold_fdce_C_D)         0.075    -0.805    iUART/utx/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.805    
                         arrival time                          -0.594    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.144%)  route 0.146ns (50.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    -0.442ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.572    -0.878    iSeg7/clk0
    SLICE_X57Y66         FDCE                                         r  iSeg7/seg_com_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.737 r  iSeg7/seg_com_reg[2]/Q
                         net (fo=10, routed)          0.146    -0.591    iSeg7/Q[2]
    SLICE_X57Y68         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.838    -1.308    iSeg7/clk0
    SLICE_X57Y68         FDCE                                         r  iSeg7/seg_com_reg[1]_lopt_replica/C
                         clock pessimism              0.442    -0.866    
    SLICE_X57Y68         FDCE (Hold_fdce_C_D)         0.047    -0.819    iSeg7/seg_com_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.819    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.728%)  route 0.175ns (45.272%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.877    iUART/utx/clk0
    SLICE_X62Y67         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.713 f  iUART/utx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.175    -0.538    iUART/utx/FSM_onehot_state_reg_n_1_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.048    -0.490 r  iUART/utx/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.490    iUART/utx/count_0[1]
    SLICE_X62Y66         FDCE                                         r  iUART/utx/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.841    -1.305    iUART/utx/clk0
    SLICE_X62Y66         FDCE                                         r  iUART/utx/count_reg[1]/C
                         clock pessimism              0.443    -0.862    
    SLICE_X62Y66         FDCE (Hold_fdce_C_D)         0.131    -0.731    iUART/utx/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.731    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.375%)  route 0.175ns (45.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    -0.877    iUART/utx/clk0
    SLICE_X62Y67         FDPE                                         r  iUART/utx/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDPE (Prop_fdpe_C_Q)         0.164    -0.713 r  iUART/utx/FSM_onehot_state_reg[0]/Q
                         net (fo=18, routed)          0.175    -0.538    iUART/utx/FSM_onehot_state_reg_n_1_[0]
    SLICE_X62Y66         LUT3 (Prop_lut3_I0_O)        0.045    -0.493 r  iUART/utx/FSM_onehot_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.493    iUART/utx/FSM_onehot_state[1]_i_1__0_n_1
    SLICE_X62Y66         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.841    -1.305    iUART/utx/clk0
    SLICE_X62Y66         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.443    -0.862    
    SLICE_X62Y66         FDCE (Hold_fdce_C_D)         0.120    -0.742    iUART/utx/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.020%)  route 0.179ns (55.980%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.570    -0.880    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.739 r  iUART/utx/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.179    -0.560    iUART/utx/FSM_onehot_state_reg_n_1_[4]
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.838    -1.308    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.428    -0.880    
    SLICE_X59Y68         FDCE (Hold_fdce_C_D)         0.070    -0.810    iUART/utx/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          0.810    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.571    -0.879    iUART/utx/clk0
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDCE (Prop_fdce_C_Q)         0.141    -0.738 r  iUART/utx/FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.182    -0.556    iUART/utx/FSM_onehot_state_reg_n_1_[8]
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.839    -1.307    iUART/utx/clk0
    SLICE_X59Y67         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.428    -0.879    
    SLICE_X59Y67         FDCE (Hold_fdce_C_D)         0.070    -0.809    iUART/utx/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.809    
                         arrival time                          -0.556    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 iUART/utx/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iUART/utx/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.686%)  route 0.182ns (56.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    -0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.570    -0.880    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.739 r  iUART/utx/FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.182    -0.557    iUART/utx/FSM_onehot_state_reg_n_1_[3]
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.838    -1.308    iUART/utx/clk0
    SLICE_X59Y68         FDCE                                         r  iUART/utx/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.428    -0.880    
    SLICE_X59Y68         FDCE (Hold_fdce_C_D)         0.066    -0.814    iUART/utx/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                          0.814    
                         arrival time                          -0.557    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 iGPIO/DataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iGPIO/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.312ns
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    -0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.567    -0.883    iGPIO/clk0
    SLICE_X57Y72         FDRE                                         r  iGPIO/DataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.742 r  iGPIO/DataOut_reg[0]/Q
                         net (fo=2, routed)           0.168    -0.574    iGPIO/DataOut[0]
    SLICE_X57Y72         LUT6 (Prop_lut6_I0_O)        0.045    -0.529 r  iGPIO/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.529    iGPIO/DataOut[0]_i_1_n_1
    SLICE_X57Y72         FDRE                                         r  iGPIO/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.834    -1.312    iGPIO/clk0
    SLICE_X57Y72         FDRE                                         r  iGPIO/DataOut_reg[0]/C
                         clock pessimism              0.429    -0.883    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.091    -0.792    iGPIO/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                          0.792    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.341ns
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    -0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.540    -0.910    iCPU/clk0
    SLICE_X50Y73         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y73         FDCE (Prop_fdce_C_Q)         0.164    -0.746 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.175    -0.571    iCPU/inst0/pc_reg[0]
    SLICE_X50Y73         LUT3 (Prop_lut3_I0_O)        0.045    -0.526 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    iCPU/inst0_n_30
    SLICE_X50Y73         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.805    -1.341    iCPU/clk0
    SLICE_X50Y73         FDCE                                         r  iCPU/pc_reg[0]/C
                         clock pessimism              0.431    -0.910    
    SLICE_X50Y73         FDCE (Hold_fdce_C_D)         0.120    -0.790    iCPU/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.790    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X50Y73     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y74     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y74     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y74     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y75     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y75     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y75     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X47Y75     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y73     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y73     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y75     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y75     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y73     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X50Y73     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y74     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y75     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X47Y75     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y15     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y14     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y15     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       40.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.561ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             40.778ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.556ns  (logic 2.826ns (33.031%)  route 5.730ns (66.969%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.412    56.128    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/C
                         clock pessimism              0.178    97.159    
                         clock uncertainty           -0.225    96.934    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.028    96.906    iCPU/regfile_inst/x3_reg[19]
  -------------------------------------------------------------------
                         required time                         96.906    
                         arrival time                         -56.128    
  -------------------------------------------------------------------
                         slack                                 40.778    

Slack (MET) :             40.979ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.305ns  (logic 2.826ns (34.030%)  route 5.478ns (65.970%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.161    55.877    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.533    96.983    iCPU/regfile_inst/clk0
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/C
                         clock pessimism              0.178    97.162    
                         clock uncertainty           -0.225    96.937    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.081    96.856    iCPU/regfile_inst/x30_reg[19]
  -------------------------------------------------------------------
                         required time                         96.856    
                         arrival time                         -55.877    
  -------------------------------------------------------------------
                         slack                                 40.979    

Slack (MET) :             41.053ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.227ns  (logic 2.826ns (34.349%)  route 5.401ns (65.651%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.084    55.800    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C
                         clock pessimism              0.178    97.159    
                         clock uncertainty           -0.225    96.934    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.081    96.853    iCPU/regfile_inst/x1_reg[19]
  -------------------------------------------------------------------
                         required time                         96.853    
                         arrival time                         -55.800    
  -------------------------------------------------------------------
                         slack                                 41.053    

Slack (MET) :             41.148ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.132ns  (logic 2.826ns (34.753%)  route 5.306ns (65.247%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.988    55.704    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.081    96.852    iCPU/regfile_inst/x18_reg[19]
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -55.704    
  -------------------------------------------------------------------
                         slack                                 41.148    

Slack (MET) :             41.232ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.070ns  (logic 2.826ns (35.020%)  route 5.244ns (64.980%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    55.642    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.061    96.874    iCPU/regfile_inst/x6_reg[19]
  -------------------------------------------------------------------
                         required time                         96.874    
                         arrival time                         -55.642    
  -------------------------------------------------------------------
                         slack                                 41.232    

Slack (MET) :             41.232ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.070ns  (logic 2.826ns (35.020%)  route 5.244ns (64.980%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    55.642    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)       -0.061    96.874    iCPU/regfile_inst/x7_reg[19]
  -------------------------------------------------------------------
                         required time                         96.874    
                         arrival time                         -55.642    
  -------------------------------------------------------------------
                         slack                                 41.232    

Slack (MET) :             41.250ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.956ns  (logic 2.826ns (35.519%)  route 5.130ns (64.481%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.500    52.473    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.597 f  iDec/x1[17]_i_3/O
                         net (fo=1, routed)           1.205    53.802    iCPU/regfile_inst/x31_reg[17]_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.926 r  iCPU/regfile_inst/x1[17]_i_1/O
                         net (fo=31, routed)          1.603    55.529    iCPU/regfile_inst/x1[17]_i_1_n_1
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.093    96.779    iCPU/regfile_inst/x26_reg[17]
  -------------------------------------------------------------------
                         required time                         96.779    
                         arrival time                         -55.529    
  -------------------------------------------------------------------
                         slack                                 41.250    

Slack (MET) :             41.291ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.984ns  (logic 2.826ns (35.395%)  route 5.158ns (64.605%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.078ns = ( 96.922 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.593    52.566    iDec/x1[31]_i_6_n_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124    52.690 f  iDec/x1[29]_i_3/O
                         net (fo=1, routed)           0.968    53.658    iCPU/regfile_inst/x31_reg[29]_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    53.782 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          1.775    55.557    iCPU/regfile_inst/x1[29]_i_1_n_1
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.472    96.923    iCPU/regfile_inst/clk0
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/C
                         clock pessimism              0.178    97.101    
                         clock uncertainty           -0.225    96.876    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.028    96.848    iCPU/regfile_inst/x20_reg[29]
  -------------------------------------------------------------------
                         required time                         96.848    
                         arrival time                         -55.557    
  -------------------------------------------------------------------
                         slack                                 41.291    

Slack (MET) :             41.299ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.023ns  (logic 2.826ns (35.225%)  route 5.197ns (64.775%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.880    55.595    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)       -0.045    96.894    iCPU/regfile_inst/x10_reg[19]
  -------------------------------------------------------------------
                         required time                         96.894    
                         arrival time                         -55.595    
  -------------------------------------------------------------------
                         slack                                 41.299    

Slack (MET) :             41.299ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.983ns  (logic 2.826ns (35.398%)  route 5.157ns (64.602%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 47.572 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.739    47.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=2, routed)           0.823    50.849    iDec/doutb[12]
    SLICE_X54Y74         LUT6 (Prop_lut6_I4_O)        0.124    50.973 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    52.678    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    52.802 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    53.592    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    53.716 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.840    55.556    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/C
                         clock pessimism              0.178    97.161    
                         clock uncertainty           -0.225    96.936    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)       -0.081    96.855    iCPU/regfile_inst/x27_reg[19]
  -------------------------------------------------------------------
                         required time                         96.855    
                         arrival time                         -55.556    
  -------------------------------------------------------------------
                         slack                                 41.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.561ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.119ns  (logic 0.630ns (56.316%)  route 0.489ns (43.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.144    50.277    iCPU/regfile_inst/rd_data[4]
    SLICE_X59Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -1.311    iCPU/regfile_inst/clk0
    SLICE_X59Y71         FDRE                                         r  iCPU/regfile_inst/x16_reg[4]/C
                         clock pessimism              0.755    -0.556    
                         clock uncertainty            0.225    -0.331    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.047    -0.284    iCPU/regfile_inst/x16_reg[4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          50.277    
  -------------------------------------------------------------------
                         slack                                 50.561    

Slack (MET) :             50.605ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.184ns  (logic 0.630ns (53.224%)  route 0.554ns (46.776%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.209    50.342    iCPU/regfile_inst/rd_data[4]
    SLICE_X60Y70         FDRE                                         r  iCPU/regfile_inst/x31_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X60Y70         FDRE                                         r  iCPU/regfile_inst/x31_reg[4]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X60Y70         FDRE (Hold_fdre_C_D)         0.066    -0.263    iCPU/regfile_inst/x31_reg[4]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          50.342    
  -------------------------------------------------------------------
                         slack                                 50.605    

Slack (MET) :             50.647ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.230ns  (logic 0.630ns (51.233%)  route 0.600ns (48.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.255    50.388    iCPU/regfile_inst/rd_data[4]
    SLICE_X57Y69         FDRE                                         r  iCPU/regfile_inst/x29_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X57Y69         FDRE                                         r  iCPU/regfile_inst/x29_reg[4]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X57Y69         FDRE (Hold_fdre_C_D)         0.070    -0.259    iCPU/regfile_inst/x29_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.388    
  -------------------------------------------------------------------
                         slack                                 50.647    

Slack (MET) :             50.655ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x14_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.236ns  (logic 0.630ns (50.984%)  route 0.606ns (49.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.311ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.261    50.394    iCPU/regfile_inst/rd_data[4]
    SLICE_X56Y71         FDRE                                         r  iCPU/regfile_inst/x14_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.835    -1.311    iCPU/regfile_inst/clk0
    SLICE_X56Y71         FDRE                                         r  iCPU/regfile_inst/x14_reg[4]/C
                         clock pessimism              0.755    -0.556    
                         clock uncertainty            0.225    -0.331    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.070    -0.261    iCPU/regfile_inst/x14_reg[4]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          50.394    
  -------------------------------------------------------------------
                         slack                                 50.655    

Slack (MET) :             50.662ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.270ns  (logic 0.675ns (53.170%)  route 0.595ns (46.831%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    -0.844ns = ( 49.156 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.606    49.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585    49.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.271    50.013    iDec/doutb[15]
    SLICE_X53Y75         LUT6 (Prop_lut6_I5_O)        0.045    50.058 f  iDec/x1[18]_i_3/O
                         net (fo=1, routed)           0.323    50.381    iCPU/regfile_inst/x31_reg[18]_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I5_O)        0.045    50.426 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          0.000    50.426    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.809    -1.337    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[18]/C
                         clock pessimism              0.755    -0.582    
                         clock uncertainty            0.225    -0.357    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.121    -0.236    iCPU/regfile_inst/x25_reg[18]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          50.426    
  -------------------------------------------------------------------
                         slack                                 50.662    

Slack (MET) :             50.665ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.247ns  (logic 0.630ns (50.518%)  route 0.617ns (49.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.309ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.272    50.405    iCPU/regfile_inst/rd_data[4]
    SLICE_X59Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.837    -1.309    iCPU/regfile_inst/clk0
    SLICE_X59Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[4]/C
                         clock pessimism              0.755    -0.554    
                         clock uncertainty            0.225    -0.329    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.070    -0.259    iCPU/regfile_inst/x30_reg[4]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.405    
  -------------------------------------------------------------------
                         slack                                 50.665    

Slack (MET) :             50.670ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x5_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.238ns  (logic 0.630ns (50.889%)  route 0.608ns (49.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.400    50.143    iCPU/regfile_inst/doutb[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.045    50.188 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.208    50.396    iCPU/regfile_inst/rd_data[7]
    SLICE_X66Y73         FDRE                                         r  iCPU/regfile_inst/x5_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.833    -1.313    iCPU/regfile_inst/clk0
    SLICE_X66Y73         FDRE                                         r  iCPU/regfile_inst/x5_reg[7]/C
                         clock pessimism              0.755    -0.558    
                         clock uncertainty            0.225    -0.333    
    SLICE_X66Y73         FDRE (Hold_fdre_C_D)         0.060    -0.273    iCPU/regfile_inst/x5_reg[7]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          50.396    
  -------------------------------------------------------------------
                         slack                                 50.670    

Slack (MET) :             50.673ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x13_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.236ns  (logic 0.630ns (50.977%)  route 0.606ns (49.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.310ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.261    50.394    iCPU/regfile_inst/rd_data[4]
    SLICE_X62Y71         FDRE                                         r  iCPU/regfile_inst/x13_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.836    -1.310    iCPU/regfile_inst/clk0
    SLICE_X62Y71         FDRE                                         r  iCPU/regfile_inst/x13_reg[4]/C
                         clock pessimism              0.755    -0.555    
                         clock uncertainty            0.225    -0.330    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.052    -0.278    iCPU/regfile_inst/x13_reg[4]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          50.394    
  -------------------------------------------------------------------
                         slack                                 50.673    

Slack (MET) :             50.676ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.258ns  (logic 0.630ns (50.066%)  route 0.628ns (49.934%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=9, routed)           0.400    50.143    iCPU/regfile_inst/doutb[3]
    SLICE_X54Y73         LUT6 (Prop_lut6_I0_O)        0.045    50.188 r  iCPU/regfile_inst/x1[7]_i_1/O
                         net (fo=31, routed)          0.229    50.417    iCPU/regfile_inst/rd_data[7]
    SLICE_X65Y74         FDRE                                         r  iCPU/regfile_inst/x3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X65Y74         FDRE                                         r  iCPU/regfile_inst/x3_reg[7]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.075    -0.259    iCPU/regfile_inst/x3_reg[7]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.417    
  -------------------------------------------------------------------
                         slack                                 50.676    

Slack (MET) :             50.677ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.256ns  (logic 0.630ns (50.162%)  route 0.626ns (49.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.308ns
    Source Clock Delay      (SCD):    -0.842ns = ( 49.158 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.608    49.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.345    50.088    iCPU/regfile_inst/doutb[0]
    SLICE_X54Y71         LUT6 (Prop_lut6_I0_O)        0.045    50.133 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.281    50.414    iCPU/regfile_inst/rd_data[4]
    SLICE_X63Y69         FDRE                                         r  iCPU/regfile_inst/x17_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.838    -1.308    iCPU/regfile_inst/clk0
    SLICE_X63Y69         FDRE                                         r  iCPU/regfile_inst/x17_reg[4]/C
                         clock pessimism              0.755    -0.553    
                         clock uncertainty            0.225    -0.328    
    SLICE_X63Y69         FDRE (Hold_fdre_C_D)         0.066    -0.262    iCPU/regfile_inst/x17_reg[4]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          50.414    
  -------------------------------------------------------------------
                         slack                                 50.677    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.685ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.272ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        27.061ns  (logic 6.289ns (23.240%)  route 20.772ns (76.760%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.412    49.634    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/C
                         clock pessimism              0.178    97.159    
                         clock uncertainty           -0.225    96.934    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)       -0.028    96.906    iCPU/regfile_inst/x3_reg[19]
  -------------------------------------------------------------------
                         required time                         96.906    
                         arrival time                         -49.634    
  -------------------------------------------------------------------
                         slack                                 47.272    

Slack (MET) :             47.473ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.810ns  (logic 6.289ns (23.457%)  route 20.521ns (76.543%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.161    49.383    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.533    96.983    iCPU/regfile_inst/clk0
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/C
                         clock pessimism              0.178    97.162    
                         clock uncertainty           -0.225    96.937    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)       -0.081    96.856    iCPU/regfile_inst/x30_reg[19]
  -------------------------------------------------------------------
                         required time                         96.856    
                         arrival time                         -49.383    
  -------------------------------------------------------------------
                         slack                                 47.473    

Slack (MET) :             47.547ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.733ns  (logic 6.289ns (23.525%)  route 20.444ns (76.475%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.414ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.020ns = ( 96.980 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.084    49.306    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    96.980    iCPU/regfile_inst/clk0
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C
                         clock pessimism              0.178    97.159    
                         clock uncertainty           -0.225    96.934    
    SLICE_X63Y81         FDRE (Setup_fdre_C_D)       -0.081    96.853    iCPU/regfile_inst/x1_reg[19]
  -------------------------------------------------------------------
                         required time                         96.853    
                         arrival time                         -49.306    
  -------------------------------------------------------------------
                         slack                                 47.547    

Slack (MET) :             47.642ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x18_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.637ns  (logic 6.289ns (23.610%)  route 20.348ns (76.390%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.021ns = ( 96.979 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.988    49.210    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.529    96.979    iCPU/regfile_inst/clk0
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/C
                         clock pessimism              0.178    97.158    
                         clock uncertainty           -0.225    96.933    
    SLICE_X59Y82         FDRE (Setup_fdre_C_D)       -0.081    96.852    iCPU/regfile_inst/x18_reg[19]
  -------------------------------------------------------------------
                         required time                         96.852    
                         arrival time                         -49.210    
  -------------------------------------------------------------------
                         slack                                 47.642    

Slack (MET) :             47.726ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.575ns  (logic 6.289ns (23.665%)  route 20.286ns (76.335%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    49.148    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X64Y81         FDRE (Setup_fdre_C_D)       -0.061    96.874    iCPU/regfile_inst/x6_reg[19]
  -------------------------------------------------------------------
                         required time                         96.874    
                         arrival time                         -49.148    
  -------------------------------------------------------------------
                         slack                                 47.726    

Slack (MET) :             47.726ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.575ns  (logic 6.289ns (23.665%)  route 20.286ns (76.335%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926    49.148    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)       -0.061    96.874    iCPU/regfile_inst/x7_reg[19]
  -------------------------------------------------------------------
                         required time                         96.874    
                         arrival time                         -49.148    
  -------------------------------------------------------------------
                         slack                                 47.726    

Slack (MET) :             47.744ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x26_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.462ns  (logic 6.289ns (23.766%)  route 20.173ns (76.234%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.082ns = ( 96.918 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.500    45.978    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.102 f  iDec/x1[17]_i_3/O
                         net (fo=1, routed)           1.205    47.307    iCPU/regfile_inst/x31_reg[17]_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.431 r  iCPU/regfile_inst/x1[17]_i_1/O
                         net (fo=31, routed)          1.603    49.035    iCPU/regfile_inst/x1[17]_i_1_n_1
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.468    96.918    iCPU/regfile_inst/clk0
    SLICE_X41Y80         FDRE                                         r  iCPU/regfile_inst/x26_reg[17]/C
                         clock pessimism              0.178    97.097    
                         clock uncertainty           -0.225    96.872    
    SLICE_X41Y80         FDRE (Setup_fdre_C_D)       -0.093    96.779    iCPU/regfile_inst/x26_reg[17]
  -------------------------------------------------------------------
                         required time                         96.779    
                         arrival time                         -49.035    
  -------------------------------------------------------------------
                         slack                                 47.744    

Slack (MET) :             47.786ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x20_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.490ns  (logic 6.289ns (23.741%)  route 20.201ns (76.259%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.078ns = ( 96.922 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.593    46.072    iDec/x1[31]_i_6_n_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124    46.196 f  iDec/x1[29]_i_3/O
                         net (fo=1, routed)           0.968    47.164    iCPU/regfile_inst/x31_reg[29]_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124    47.288 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          1.775    49.062    iCPU/regfile_inst/x1[29]_i_1_n_1
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.472    96.923    iCPU/regfile_inst/clk0
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/C
                         clock pessimism              0.178    97.101    
                         clock uncertainty           -0.225    96.876    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.028    96.848    iCPU/regfile_inst/x20_reg[29]
  -------------------------------------------------------------------
                         required time                         96.848    
                         arrival time                         -49.062    
  -------------------------------------------------------------------
                         slack                                 47.786    

Slack (MET) :             47.793ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x10_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.529ns  (logic 6.289ns (23.707%)  route 20.240ns (76.293%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.880    49.101    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X62Y85         FDRE (Setup_fdre_C_D)       -0.045    96.894    iCPU/regfile_inst/x10_reg[19]
  -------------------------------------------------------------------
                         required time                         96.894    
                         arrival time                         -49.101    
  -------------------------------------------------------------------
                         slack                                 47.793    

Slack (MET) :             47.793ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        26.489ns  (logic 6.289ns (23.742%)  route 20.200ns (76.258%))
  Logic Levels:           17  (LDCE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 r  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE (SetClr_ldce_CLR_Q)     0.898    41.427 f  iDec/cs_uart_reg/Q
                         net (fo=24, routed)          2.032    43.458    iDec/cs_uart
    SLICE_X54Y71         LUT2 (Prop_lut2_I1_O)        0.150    43.608 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543    44.151    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328    44.479 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705    46.184    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124    46.308 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789    47.097    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124    47.221 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.840    49.062    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/C
                         clock pessimism              0.178    97.161    
                         clock uncertainty           -0.225    96.936    
    SLICE_X61Y82         FDRE (Setup_fdre_C_D)       -0.081    96.855    iCPU/regfile_inst/x27_reg[19]
  -------------------------------------------------------------------
                         required time                         96.855    
                         arrival time                         -49.062    
  -------------------------------------------------------------------
                         slack                                 47.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.685ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.290ns  (logic 0.630ns (48.835%)  route 0.660ns (51.165%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    -0.842ns = ( 24.158 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608    24.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      0.585    24.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=68, routed)          0.660    25.403    iCPU/regfile_inst/douta[18]
    SLICE_X46Y76         LUT6 (Prop_lut6_I2_O)        0.045    25.448 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          0.000    25.448    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.809    -1.337    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[18]/C
                         clock pessimism              0.755    -0.582    
                         clock uncertainty            0.225    -0.357    
    SLICE_X46Y76         FDRE (Hold_fdre_C_D)         0.121    -0.236    iCPU/regfile_inst/x25_reg[18]
  -------------------------------------------------------------------
                         required time                          0.236    
                         arrival time                          25.448    
  -------------------------------------------------------------------
                         slack                                 25.685    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.142ns  (logic 0.630ns (55.184%)  route 0.512ns (44.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=33, routed)          0.315    25.056    iCPU/regfile_inst/douta[8]
    SLICE_X50Y71         LUT6 (Prop_lut6_I2_O)        0.045    25.101 r  iCPU/regfile_inst/x6[11]_i_1/O
                         net (fo=32, routed)          0.197    25.298    iCPU/regfile_inst/x6
    SLICE_X47Y70         FDRE                                         r  iCPU/regfile_inst/x6_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.813    -1.333    iCPU/regfile_inst/clk0
    SLICE_X47Y70         FDRE                                         r  iCPU/regfile_inst/x6_reg[1]/C
                         clock pessimism              0.755    -0.578    
                         clock uncertainty            0.225    -0.353    
    SLICE_X47Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.392    iCPU/regfile_inst/x6_reg[1]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          25.298    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.690ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.142ns  (logic 0.630ns (55.184%)  route 0.512ns (44.815%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.333ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=33, routed)          0.315    25.056    iCPU/regfile_inst/douta[8]
    SLICE_X50Y71         LUT6 (Prop_lut6_I2_O)        0.045    25.101 r  iCPU/regfile_inst/x6[11]_i_1/O
                         net (fo=32, routed)          0.197    25.298    iCPU/regfile_inst/x6
    SLICE_X47Y70         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.813    -1.333    iCPU/regfile_inst/clk0
    SLICE_X47Y70         FDRE                                         r  iCPU/regfile_inst/x6_reg[9]/C
                         clock pessimism              0.755    -0.578    
                         clock uncertainty            0.225    -0.353    
    SLICE_X47Y70         FDRE (Hold_fdre_C_CE)       -0.039    -0.392    iCPU/regfile_inst/x6_reg[9]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          25.298    
  -------------------------------------------------------------------
                         slack                                 25.690    

Slack (MET) :             25.718ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.212ns  (logic 0.630ns (51.985%)  route 0.582ns (48.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=33, routed)          0.315    25.056    iCPU/regfile_inst/douta[8]
    SLICE_X50Y71         LUT6 (Prop_lut6_I2_O)        0.045    25.101 r  iCPU/regfile_inst/x6[11]_i_1/O
                         net (fo=32, routed)          0.267    25.368    iCPU/regfile_inst/x6
    SLICE_X54Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.833    -1.313    iCPU/regfile_inst/clk0
    SLICE_X54Y71         FDRE                                         r  iCPU/regfile_inst/x6_reg[8]/C
                         clock pessimism              0.755    -0.558    
                         clock uncertainty            0.225    -0.333    
    SLICE_X54Y71         FDRE (Hold_fdre_C_CE)       -0.016    -0.349    iCPU/regfile_inst/x6_reg[8]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          25.368    
  -------------------------------------------------------------------
                         slack                                 25.718    

Slack (MET) :             25.722ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.302ns  (logic 0.675ns (51.861%)  route 0.627ns (48.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=42, routed)          0.242    24.983    iDec/douta[11]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045    25.028 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.178    25.206    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    25.251 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.207    25.458    iCPU/regfile_inst/rd_data[8]
    SLICE_X55Y72         FDRE                                         r  iCPU/regfile_inst/x8_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X55Y72         FDRE                                         r  iCPU/regfile_inst/x8_reg[8]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.070    -0.264    iCPU/regfile_inst/x8_reg[8]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          25.458    
  -------------------------------------------------------------------
                         slack                                 25.722    

Slack (MET) :             25.725ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.304ns  (logic 0.675ns (51.772%)  route 0.629ns (48.228%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.315ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=42, routed)          0.242    24.983    iDec/douta[11]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045    25.028 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.178    25.206    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    25.251 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.209    25.460    iCPU/regfile_inst/rd_data[8]
    SLICE_X59Y74         FDRE                                         r  iCPU/regfile_inst/x3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.831    -1.315    iCPU/regfile_inst/clk0
    SLICE_X59Y74         FDRE                                         r  iCPU/regfile_inst/x3_reg[8]/C
                         clock pessimism              0.755    -0.560    
                         clock uncertainty            0.225    -0.335    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.070    -0.265    iCPU/regfile_inst/x3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          25.460    
  -------------------------------------------------------------------
                         slack                                 25.725    

Slack (MET) :             25.728ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.304ns  (logic 0.675ns (51.772%)  route 0.629ns (48.228%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=42, routed)          0.242    24.983    iDec/douta[11]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045    25.028 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.178    25.206    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    25.251 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.209    25.460    iCPU/regfile_inst/rd_data[8]
    SLICE_X59Y73         FDRE                                         r  iCPU/regfile_inst/x4_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X59Y73         FDRE                                         r  iCPU/regfile_inst/x4_reg[8]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X59Y73         FDRE (Hold_fdre_C_D)         0.066    -0.268    iCPU/regfile_inst/x4_reg[8]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          25.460    
  -------------------------------------------------------------------
                         slack                                 25.728    

Slack (MET) :             25.733ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x11_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.302ns  (logic 0.675ns (51.861%)  route 0.627ns (48.139%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.314ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=42, routed)          0.242    24.983    iDec/douta[11]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045    25.028 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.178    25.206    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    25.251 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.207    25.458    iCPU/regfile_inst/rd_data[8]
    SLICE_X54Y72         FDRE                                         r  iCPU/regfile_inst/x11_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.832    -1.314    iCPU/regfile_inst/clk0
    SLICE_X54Y72         FDRE                                         r  iCPU/regfile_inst/x11_reg[8]/C
                         clock pessimism              0.755    -0.559    
                         clock uncertainty            0.225    -0.334    
    SLICE_X54Y72         FDRE (Hold_fdre_C_D)         0.059    -0.275    iCPU/regfile_inst/x11_reg[8]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          25.458    
  -------------------------------------------------------------------
                         slack                                 25.733    

Slack (MET) :             25.738ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.318ns  (logic 0.675ns (51.215%)  route 0.643ns (48.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.313ns
    Source Clock Delay      (SCD):    -0.844ns = ( 24.156 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606    24.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[14])
                                                      0.585    24.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14]
                         net (fo=42, routed)          0.242    24.983    iDec/douta[11]
    SLICE_X54Y72         LUT6 (Prop_lut6_I1_O)        0.045    25.028 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.178    25.206    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X54Y73         LUT5 (Prop_lut5_I0_O)        0.045    25.251 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.223    25.474    iCPU/regfile_inst/rd_data[8]
    SLICE_X55Y71         FDRE                                         r  iCPU/regfile_inst/x12_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.833    -1.313    iCPU/regfile_inst/clk0
    SLICE_X55Y71         FDRE                                         r  iCPU/regfile_inst/x12_reg[8]/C
                         clock pessimism              0.755    -0.558    
                         clock uncertainty            0.225    -0.333    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.070    -0.263    iCPU/regfile_inst/x12_reg[8]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          25.474    
  -------------------------------------------------------------------
                         slack                                 25.738    

Slack (MET) :             25.742ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.330ns  (logic 0.630ns (47.376%)  route 0.700ns (52.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -0.842ns = ( 24.158 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608    24.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      0.585    24.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=36, routed)          0.337    25.080    iCPU/regfile_inst/douta[19]
    SLICE_X51Y77         LUT6 (Prop_lut6_I2_O)        0.045    25.125 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          0.363    25.488    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X59Y83         FDRE                                         r  iCPU/regfile_inst/x31_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.840    -1.306    iCPU/regfile_inst/clk0
    SLICE_X59Y83         FDRE                                         r  iCPU/regfile_inst/x31_reg[19]/C
                         clock pessimism              0.755    -0.551    
                         clock uncertainty            0.225    -0.326    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.072    -0.254    iCPU/regfile_inst/x31_reg[19]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          25.488    
  -------------------------------------------------------------------
                         slack                                 25.742    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       38.104ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.104ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.835ns  (logic 2.490ns (22.982%)  route 8.345ns (77.018%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 r  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 f  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.205     5.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X58Y75         LUT4 (Prop_lut4_I2_O)        0.355     5.507 r  iCPU/regfile_inst/x1[15]_i_16/O
                         net (fo=4, routed)           0.473     5.980    iCPU/regfile_inst/x1[15]_i_16_n_1
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.331     6.311 r  iCPU/regfile_inst/x1[12]_i_4/O
                         net (fo=2, routed)           0.820     7.131    iCPU/regfile_inst/x1[12]_i_4_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.255 r  iCPU/regfile_inst/x1[12]_i_2/O
                         net (fo=6, routed)           1.045     8.301    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                 38.104    

Slack (MET) :             38.365ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.390ns  (logic 2.363ns (22.742%)  route 8.027ns (77.258%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.643    -2.524    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.518    -2.006 r  iCPU/regfile_inst/x30_reg[24]/Q
                         net (fo=2, routed)           1.332    -0.674    iCPU/regfile_inst/x30_reg_n_1_[24]
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.550 r  iCPU/regfile_inst/x1[24]_i_14/O
                         net (fo=1, routed)           0.792     0.242    iCPU/regfile_inst/x1[24]_i_14_n_1
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124     0.366 f  iCPU/regfile_inst/x1[24]_i_8/O
                         net (fo=1, routed)           0.608     0.974    iCPU/regfile_inst/x1[24]_i_8_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.098 r  iCPU/regfile_inst/x1[24]_i_5/O
                         net (fo=8, routed)           1.570     2.667    iCPU/regfile_inst/x1[24]_i_5_n_1
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.152     2.819 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=3, routed)           0.577     3.397    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.348     3.745 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.592     4.336    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X64Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.460 f  iCPU/regfile_inst/iMEM_i_172/O
                         net (fo=2, routed)           0.680     5.140    iCPU/regfile_inst/iMEM_i_172_n_1
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.264 r  iCPU/regfile_inst/iMEM_i_391/O
                         net (fo=1, routed)           0.000     5.264    iCPU/regfile_inst/iMEM_i_391_n_1
    SLICE_X59Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     5.481 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=1, routed)           0.642     6.123    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.299     6.422 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.000     6.422    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X58Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     6.631 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           1.235     7.866    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    46.231    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.231    
                         arrival time                          -7.866    
  -------------------------------------------------------------------
                         slack                                 38.365    

Slack (MET) :             38.439ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.497ns  (logic 2.490ns (23.722%)  route 8.007ns (76.278%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 r  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 f  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.205     5.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X58Y75         LUT4 (Prop_lut4_I2_O)        0.355     5.507 r  iCPU/regfile_inst/x1[15]_i_16/O
                         net (fo=4, routed)           0.473     5.980    iCPU/regfile_inst/x1[15]_i_16_n_1
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.331     6.311 r  iCPU/regfile_inst/x1[12]_i_4/O
                         net (fo=2, routed)           0.820     7.131    iCPU/regfile_inst/x1[12]_i_4_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.255 r  iCPU/regfile_inst/x1[12]_i_2/O
                         net (fo=6, routed)           0.707     7.963    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                          -7.963    
  -------------------------------------------------------------------
                         slack                                 38.439    

Slack (MET) :             38.562ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.376ns  (logic 2.488ns (23.978%)  route 7.888ns (76.022%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.159     2.850    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X63Y74         LUT2 (Prop_lut2_I1_O)        0.152     3.002 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.691     3.694    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I5_O)        0.332     4.026 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=2, routed)           0.639     4.665    iCPU/regfile_inst/iMEM_i_389_n_1
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.150     4.815 r  iCPU/regfile_inst/iMEM_i_190/O
                         net (fo=2, routed)           0.758     5.573    iCPU/regfile_inst/iMEM_i_190_n_1
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.326     5.899 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=1, routed)           0.661     6.560    iCPU/regfile_inst/iMEM_i_80_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=9, routed)           1.158     7.842    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.842    
  -------------------------------------------------------------------
                         slack                                 38.562    

Slack (MET) :             38.700ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x30_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.052ns  (logic 2.363ns (23.507%)  route 7.689ns (76.493%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.524ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.643    -2.524    iCPU/regfile_inst/clk0
    SLICE_X46Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y83         FDRE (Prop_fdre_C_Q)         0.518    -2.006 r  iCPU/regfile_inst/x30_reg[24]/Q
                         net (fo=2, routed)           1.332    -0.674    iCPU/regfile_inst/x30_reg_n_1_[24]
    SLICE_X39Y83         LUT6 (Prop_lut6_I1_O)        0.124    -0.550 r  iCPU/regfile_inst/x1[24]_i_14/O
                         net (fo=1, routed)           0.792     0.242    iCPU/regfile_inst/x1[24]_i_14_n_1
    SLICE_X38Y83         LUT6 (Prop_lut6_I0_O)        0.124     0.366 f  iCPU/regfile_inst/x1[24]_i_8/O
                         net (fo=1, routed)           0.608     0.974    iCPU/regfile_inst/x1[24]_i_8_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124     1.098 r  iCPU/regfile_inst/x1[24]_i_5/O
                         net (fo=8, routed)           1.570     2.667    iCPU/regfile_inst/x1[24]_i_5_n_1
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.152     2.819 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=3, routed)           0.577     3.397    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.348     3.745 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.592     4.336    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X64Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.460 f  iCPU/regfile_inst/iMEM_i_172/O
                         net (fo=2, routed)           0.680     5.140    iCPU/regfile_inst/iMEM_i_172_n_1
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124     5.264 r  iCPU/regfile_inst/iMEM_i_391/O
                         net (fo=1, routed)           0.000     5.264    iCPU/regfile_inst/iMEM_i_391_n_1
    SLICE_X59Y73         MUXF7 (Prop_muxf7_I1_O)      0.217     5.481 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=1, routed)           0.642     6.123    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.299     6.422 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.000     6.422    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X58Y73         MUXF7 (Prop_muxf7_I0_O)      0.209     6.631 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           0.897     7.528    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    46.228    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.228    
                         arrival time                          -7.528    
  -------------------------------------------------------------------
                         slack                                 38.700    

Slack (MET) :             38.743ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.195ns  (logic 2.480ns (24.325%)  route 7.715ns (75.675%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.099     2.790    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.150     2.940 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=4, routed)           0.836     3.776    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X61Y79         LUT3 (Prop_lut3_I0_O)        0.352     4.128 f  iCPU/regfile_inst/iMEM_i_355/O
                         net (fo=2, routed)           0.797     4.925    iCPU/regfile_inst/iMEM_i_355_n_1
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.326     5.251 f  iCPU/regfile_inst/iMEM_i_146/O
                         net (fo=1, routed)           0.620     5.871    iCPU/regfile_inst/iMEM_i_146_n_1
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.124     5.995 r  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.526     6.520    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.644 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.017     7.661    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.661    
  -------------------------------------------------------------------
                         slack                                 38.743    

Slack (MET) :             38.828ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.111ns  (logic 2.276ns (22.511%)  route 7.835ns (77.489%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I1_O)        0.152     2.821 f  iCPU/regfile_inst/iMEM_i_372/O
                         net (fo=2, routed)           0.998     3.819    iCPU/regfile_inst/iMEM_i_372_n_1
    SLICE_X61Y72         LUT6 (Prop_lut6_I3_O)        0.348     4.167 r  iCPU/regfile_inst/iMEM_i_159/O
                         net (fo=6, routed)           0.597     4.764    iCPU/regfile_inst/iMEM_i_159_n_1
    SLICE_X60Y73         LUT2 (Prop_lut2_I0_O)        0.124     4.888 r  iCPU/regfile_inst/iMEM_i_131/O
                         net (fo=5, routed)           0.636     5.524    iCPU/regfile_inst/iMEM_i_131_n_1
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124     5.648 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=2, routed)           0.663     6.311    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I3_O)        0.124     6.435 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=7, routed)           1.141     7.577    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                 38.828    

Slack (MET) :             38.831ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.105ns  (logic 2.708ns (26.799%)  route 7.397ns (73.201%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.099     2.790    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.150     2.940 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=4, routed)           0.836     3.776    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X61Y79         LUT3 (Prop_lut3_I0_O)        0.352     4.128 f  iCPU/regfile_inst/iMEM_i_355/O
                         net (fo=2, routed)           0.990     5.118    iCPU/regfile_inst/iMEM_i_355_n_1
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.352     5.470 f  iCPU/regfile_inst/iMEM_i_151/O
                         net (fo=1, routed)           0.519     5.989    iCPU/regfile_inst/iMEM_i_151_n_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I4_O)        0.326     6.315 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.158     6.473    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124     6.597 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           0.974     7.571    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                          -7.571    
  -------------------------------------------------------------------
                         slack                                 38.831    

Slack (MET) :             38.897ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.038ns  (logic 2.488ns (24.786%)  route 7.550ns (75.214%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.159     2.850    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X63Y74         LUT2 (Prop_lut2_I1_O)        0.152     3.002 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.691     3.694    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I5_O)        0.332     4.026 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=2, routed)           0.639     4.665    iCPU/regfile_inst/iMEM_i_389_n_1
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.150     4.815 r  iCPU/regfile_inst/iMEM_i_190/O
                         net (fo=2, routed)           0.758     5.573    iCPU/regfile_inst/iMEM_i_190_n_1
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.326     5.899 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=1, routed)           0.661     6.560    iCPU/regfile_inst/iMEM_i_80_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124     6.684 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=9, routed)           0.820     7.504    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                          -7.504    
  -------------------------------------------------------------------
                         slack                                 38.897    

Slack (MET) :             38.920ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x19_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.013ns  (logic 1.676ns (16.739%)  route 8.337ns (83.261%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.528ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.639    -2.528    iCPU/regfile_inst/clk0
    SLICE_X40Y69         FDRE                                         r  iCPU/regfile_inst/x19_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456    -2.072 r  iCPU/regfile_inst/x19_reg[0]/Q
                         net (fo=2, routed)           0.998    -1.074    iCPU/regfile_inst/x19_reg_n_1_[0]
    SLICE_X40Y69         LUT6 (Prop_lut6_I0_O)        0.124    -0.950 r  iCPU/regfile_inst/x1[0]_i_20/O
                         net (fo=1, routed)           0.818    -0.131    iCPU/regfile_inst/x1[0]_i_20_n_1
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    -0.007 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.805     0.797    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124     0.921 r  iCPU/regfile_inst/x1[0]_i_4/O
                         net (fo=11, routed)          1.284     2.206    iCPU/regfile_inst/x1[0]_i_4_n_1
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150     2.356 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=7, routed)           0.910     3.266    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.326     3.592 f  iCPU/regfile_inst/iMEM_i_351/O
                         net (fo=4, routed)           1.002     4.594    iCPU/regfile_inst/iMEM_i_351_n_1
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)        0.124     4.718 f  iCPU/regfile_inst/iMEM_i_154/O
                         net (fo=2, routed)           0.815     5.533    iCPU/regfile_inst/iMEM_i_154_n_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I2_O)        0.124     5.657 r  iCPU/regfile_inst/iMEM_i_66/O
                         net (fo=1, routed)           0.661     6.318    iCPU/regfile_inst/iMEM_i_66_n_1
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124     6.442 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=6, routed)           1.043     7.485    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 38.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.974ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.860ns  (logic 0.356ns (41.392%)  route 0.504ns (58.608%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.881ns = ( 99.119 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.569    99.119    iCPU/regfile_inst/clk0
    SLICE_X60Y71         FDRE                                         r  iCPU/regfile_inst/x1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y71         FDRE (Prop_fdre_C_Q)         0.141    99.260 r  iCPU/regfile_inst/x1_reg[8]/Q
                         net (fo=2, routed)           0.122    99.382    iCPU/regfile_inst/x1_reg_n_1_[8]
    SLICE_X59Y71         LUT5 (Prop_lut5_I3_O)        0.045    99.427 r  iCPU/regfile_inst/iMEM_i_599/O
                         net (fo=1, routed)           0.000    99.427    iCPU/regfile_inst/iMEM_i_599_n_1
    SLICE_X59Y71         MUXF7 (Prop_muxf7_I0_O)      0.062    99.489 r  iCPU/regfile_inst/iMEM_i_296/O
                         net (fo=1, routed)           0.140    99.630    iCPU/regfile_inst/iMEM_i_296_n_1
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.108    99.738 r  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           0.241    99.979    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                          99.979    
  -------------------------------------------------------------------
                         slack                                 49.974    

Slack (MET) :             49.978ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x17_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.857ns  (logic 0.356ns (41.538%)  route 0.501ns (58.462%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.877ns = ( 99.123 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.573    99.123    iCPU/regfile_inst/clk0
    SLICE_X57Y84         FDRE                                         r  iCPU/regfile_inst/x17_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y84         FDRE (Prop_fdre_C_Q)         0.141    99.264 r  iCPU/regfile_inst/x17_reg[28]/Q
                         net (fo=2, routed)           0.070    99.333    iCPU/regfile_inst/x17_reg_n_1_[28]
    SLICE_X56Y84         LUT6 (Prop_lut6_I3_O)        0.045    99.378 r  iCPU/regfile_inst/iMEM_i_435/O
                         net (fo=1, routed)           0.000    99.378    iCPU/regfile_inst/iMEM_i_435_n_1
    SLICE_X56Y84         MUXF7 (Prop_muxf7_I0_O)      0.062    99.440 r  iCPU/regfile_inst/iMEM_i_214/O
                         net (fo=1, routed)           0.117    99.558    iCPU/regfile_inst/iMEM_i_214_n_1
    SLICE_X54Y84         LUT6 (Prop_lut6_I0_O)        0.108    99.666 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=4, routed)           0.314    99.980    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                          99.980    
  -------------------------------------------------------------------
                         slack                                 49.978    

Slack (MET) :             50.011ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x8_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.919ns  (logic 0.356ns (38.749%)  route 0.563ns (61.251%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 99.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.548    99.098    iCPU/regfile_inst/clk0
    SLICE_X47Y69         FDRE                                         r  iCPU/regfile_inst/x8_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y69         FDRE (Prop_fdre_C_Q)         0.141    99.239 r  iCPU/regfile_inst/x8_reg[9]/Q
                         net (fo=2, routed)           0.102    99.341    iCPU/regfile_inst/x8_reg_n_1_[9]
    SLICE_X46Y69         LUT6 (Prop_lut6_I5_O)        0.045    99.386 r  iCPU/regfile_inst/iMEM_i_593/O
                         net (fo=1, routed)           0.000    99.386    iCPU/regfile_inst/iMEM_i_593_n_1
    SLICE_X46Y69         MUXF7 (Prop_muxf7_I0_O)      0.062    99.448 r  iCPU/regfile_inst/iMEM_i_293/O
                         net (fo=1, routed)           0.123    99.571    iCPU/regfile_inst/iMEM_i_293_n_1
    SLICE_X48Y70         LUT6 (Prop_lut6_I5_O)        0.108    99.679 r  iCPU/regfile_inst/iMEM_i_108/O
                         net (fo=2, routed)           0.337   100.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.017    
  -------------------------------------------------------------------
                         slack                                 50.011    

Slack (MET) :             50.014ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x11_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.899ns  (logic 0.356ns (39.583%)  route 0.543ns (60.417%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X67Y70         FDRE                                         r  iCPU/regfile_inst/x11_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y70         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x11_reg[4]/Q
                         net (fo=2, routed)           0.102    99.363    iCPU/regfile_inst/x11_reg_n_1_[4]
    SLICE_X66Y70         LUT6 (Prop_lut6_I0_O)        0.045    99.408 r  iCPU/regfile_inst/iMEM_i_316/O
                         net (fo=2, routed)           0.000    99.408    iCPU/regfile_inst/iMEM_i_316_n_1
    SLICE_X66Y70         MUXF7 (Prop_muxf7_I0_O)      0.062    99.470 r  iCPU/regfile_inst/iMEM_i_116/O
                         net (fo=1, routed)           0.148    99.618    iCPU/regfile_inst/iMEM_i_116_n_1
    SLICE_X63Y70         LUT6 (Prop_lut6_I5_O)        0.108    99.726 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.293   100.019    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.019    
  -------------------------------------------------------------------
                         slack                                 50.014    

Slack (MET) :             50.027ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x19_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.912ns  (logic 0.356ns (39.019%)  route 0.556ns (60.981%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X65Y70         FDRE                                         r  iCPU/regfile_inst/x19_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y70         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x19_reg[2]/Q
                         net (fo=2, routed)           0.121    99.382    iCPU/regfile_inst/x19_reg_n_1_[2]
    SLICE_X63Y70         LUT6 (Prop_lut6_I0_O)        0.045    99.427 r  iCPU/regfile_inst/iMEM_i_635/O
                         net (fo=1, routed)           0.000    99.427    iCPU/regfile_inst/iMEM_i_635_n_1
    SLICE_X63Y70         MUXF7 (Prop_muxf7_I0_O)      0.062    99.489 r  iCPU/regfile_inst/iMEM_i_322/O
                         net (fo=1, routed)           0.121    99.610    iCPU/regfile_inst/iMEM_i_322_n_1
    SLICE_X64Y71         LUT6 (Prop_lut6_I0_O)        0.108    99.718 r  iCPU/regfile_inst/iMEM_i_118/O
                         net (fo=10, routed)          0.314   100.032    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.032    
  -------------------------------------------------------------------
                         slack                                 50.027    

Slack (MET) :             50.032ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.940ns  (logic 0.358ns (38.076%)  route 0.582ns (61.924%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 99.097 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.547    99.097    iCPU/regfile_inst/clk0
    SLICE_X47Y70         FDRE                                         r  iCPU/regfile_inst/x6_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.141    99.238 r  iCPU/regfile_inst/x6_reg[1]/Q
                         net (fo=2, routed)           0.099    99.337    iCPU/regfile_inst/x6_reg_n_1_[1]
    SLICE_X46Y70         LUT6 (Prop_lut6_I1_O)        0.045    99.382 r  iCPU/regfile_inst/iMEM_i_648/O
                         net (fo=1, routed)           0.000    99.382    iCPU/regfile_inst/iMEM_i_648_n_1
    SLICE_X46Y70         MUXF7 (Prop_muxf7_I1_O)      0.064    99.446 r  iCPU/regfile_inst/iMEM_i_328/O
                         net (fo=1, routed)           0.106    99.552    iCPU/regfile_inst/iMEM_i_328_n_1
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.108    99.660 r  iCPU/regfile_inst/iMEM_i_119/O
                         net (fo=10, routed)          0.377   100.037    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[1])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.037    
  -------------------------------------------------------------------
                         slack                                 50.032    

Slack (MET) :             50.041ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.950ns  (logic 0.359ns (37.800%)  route 0.591ns (62.200%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.544    99.094    iCPU/regfile_inst/clk0
    SLICE_X45Y76         FDRE                                         r  iCPU/regfile_inst/x29_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141    99.235 r  iCPU/regfile_inst/x29_reg[20]/Q
                         net (fo=2, routed)           0.120    99.355    iCPU/regfile_inst/x29_reg_n_1_[20]
    SLICE_X45Y75         LUT6 (Prop_lut6_I3_O)        0.045    99.400 r  iCPU/regfile_inst/iMEM_i_500/O
                         net (fo=1, routed)           0.000    99.400    iCPU/regfile_inst/iMEM_i_500_n_1
    SLICE_X45Y75         MUXF7 (Prop_muxf7_I1_O)      0.065    99.465 r  iCPU/regfile_inst/iMEM_i_246/O
                         net (fo=1, routed)           0.139    99.605    iCPU/regfile_inst/iMEM_i_246_n_1
    SLICE_X45Y75         LUT6 (Prop_lut6_I0_O)        0.108    99.713 r  iCPU/regfile_inst/iMEM_i_97/O
                         net (fo=4, routed)           0.331   100.044    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         100.044    
  -------------------------------------------------------------------
                         slack                                 50.041    

Slack (MET) :             50.044ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x22_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.947ns  (logic 0.358ns (37.823%)  route 0.589ns (62.177%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.381ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.900ns = ( 99.100 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.550    99.100    iCPU/regfile_inst/clk0
    SLICE_X47Y82         FDRE                                         r  iCPU/regfile_inst/x22_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141    99.241 r  iCPU/regfile_inst/x22_reg[25]/Q
                         net (fo=2, routed)           0.068    99.309    iCPU/regfile_inst/x22_reg_n_1_[25]
    SLICE_X46Y82         LUT6 (Prop_lut6_I1_O)        0.045    99.354 r  iCPU/regfile_inst/iMEM_i_460/O
                         net (fo=1, routed)           0.000    99.354    iCPU/regfile_inst/iMEM_i_460_n_1
    SLICE_X46Y82         MUXF7 (Prop_muxf7_I1_O)      0.064    99.418 r  iCPU/regfile_inst/iMEM_i_226/O
                         net (fo=1, routed)           0.125    99.543    iCPU/regfile_inst/iMEM_i_226_n_1
    SLICE_X46Y82         LUT6 (Prop_lut6_I0_O)        0.108    99.651 r  iCPU/regfile_inst/iMEM_i_92/O
                         net (fo=3, routed)           0.395   100.046    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         100.046    
  -------------------------------------------------------------------
                         slack                                 50.044    

Slack (MET) :             50.055ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x9_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.965ns  (logic 0.356ns (36.903%)  route 0.609ns (63.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.546    99.096    iCPU/regfile_inst/clk0
    SLICE_X41Y71         FDRE                                         r  iCPU/regfile_inst/x9_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y71         FDRE (Prop_fdre_C_Q)         0.141    99.237 r  iCPU/regfile_inst/x9_reg[5]/Q
                         net (fo=2, routed)           0.069    99.305    iCPU/regfile_inst/x9_reg_n_1_[5]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.045    99.350 r  iCPU/regfile_inst/iMEM_i_625/O
                         net (fo=1, routed)           0.000    99.350    iCPU/regfile_inst/iMEM_i_625_n_1
    SLICE_X40Y71         MUXF7 (Prop_muxf7_I0_O)      0.062    99.412 r  iCPU/regfile_inst/iMEM_i_309/O
                         net (fo=1, routed)           0.115    99.528    iCPU/regfile_inst/iMEM_i_309_n_1
    SLICE_X40Y70         LUT6 (Prop_lut6_I5_O)        0.108    99.636 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=10, routed)          0.425   100.060    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         100.060    
  -------------------------------------------------------------------
                         slack                                 50.055    

Slack (MET) :             50.067ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x3_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.970ns  (logic 0.356ns (36.706%)  route 0.614ns (63.294%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 99.099 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.549    99.099    iCPU/regfile_inst/clk0
    SLICE_X37Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y81         FDRE (Prop_fdre_C_Q)         0.141    99.240 r  iCPU/regfile_inst/x3_reg[29]/Q
                         net (fo=2, routed)           0.108    99.347    iCPU/regfile_inst/x3_reg_n_1_[29]
    SLICE_X38Y80         LUT5 (Prop_lut5_I0_O)        0.045    99.392 r  iCPU/regfile_inst/iMEM_i_431/O
                         net (fo=1, routed)           0.000    99.392    iCPU/regfile_inst/iMEM_i_431_n_1
    SLICE_X38Y80         MUXF7 (Prop_muxf7_I0_O)      0.062    99.454 r  iCPU/regfile_inst/iMEM_i_212/O
                         net (fo=1, routed)           0.120    99.574    iCPU/regfile_inst/iMEM_i_212_n_1
    SLICE_X40Y79         LUT6 (Prop_lut6_I3_O)        0.108    99.682 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=3, routed)           0.386   100.069    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[13]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[13])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         100.069    
  -------------------------------------------------------------------
                         slack                                 50.067    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       10.061ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.061ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.771ns  (logic 4.299ns (31.217%)  route 9.472ns (68.783%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 r  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 f  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.205    33.195    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X58Y75         LUT4 (Prop_lut4_I2_O)        0.355    33.550 r  iCPU/regfile_inst/x1[15]_i_16/O
                         net (fo=4, routed)           0.473    34.023    iCPU/regfile_inst/x1[15]_i_16_n_1
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.331    34.354 r  iCPU/regfile_inst/x1[12]_i_4/O
                         net (fo=2, routed)           0.820    35.174    iCPU/regfile_inst/x1[12]_i_4_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    35.298 r  iCPU/regfile_inst/x1[12]_i_2/O
                         net (fo=6, routed)           1.045    36.344    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -36.344    
  -------------------------------------------------------------------
                         slack                                 10.061    

Slack (MET) :             10.168ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.491ns  (logic 4.299ns (31.865%)  route 9.192ns (68.135%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.314    27.340    iCPU/regfile_inst/douta[16]
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.464 r  iCPU/regfile_inst/x1[24]_i_21/O
                         net (fo=1, routed)           0.836    28.300    iCPU/regfile_inst/x1[24]_i_21_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    28.424 f  iCPU/regfile_inst/x1[24]_i_9/O
                         net (fo=1, routed)           0.747    29.171    iCPU/regfile_inst/x1[24]_i_9_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    29.295 r  iCPU/regfile_inst/x1[24]_i_5/O
                         net (fo=8, routed)           1.570    30.865    iCPU/regfile_inst/x1[24]_i_5_n_1
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.152    31.017 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=3, routed)           0.577    31.594    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.348    31.942 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.592    32.534    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X64Y79         LUT5 (Prop_lut5_I4_O)        0.124    32.658 f  iCPU/regfile_inst/iMEM_i_172/O
                         net (fo=2, routed)           0.680    33.338    iCPU/regfile_inst/iMEM_i_172_n_1
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124    33.462 r  iCPU/regfile_inst/iMEM_i_391/O
                         net (fo=1, routed)           0.000    33.462    iCPU/regfile_inst/iMEM_i_391_n_1
    SLICE_X59Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    33.679 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=1, routed)           0.642    34.320    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.299    34.619 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.000    34.619    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X58Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    34.828 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           1.235    36.064    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    46.231    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.231    
                         arrival time                         -36.064    
  -------------------------------------------------------------------
                         slack                                 10.168    

Slack (MET) :             10.396ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.433ns  (logic 4.299ns (32.003%)  route 9.134ns (67.997%))
  Logic Levels:           9  (LUT2=1 LUT4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 r  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 f  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.205    33.195    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X58Y75         LUT4 (Prop_lut4_I2_O)        0.355    33.550 r  iCPU/regfile_inst/x1[15]_i_16/O
                         net (fo=4, routed)           0.473    34.023    iCPU/regfile_inst/x1[15]_i_16_n_1
    SLICE_X57Y74         LUT2 (Prop_lut2_I1_O)        0.331    34.354 r  iCPU/regfile_inst/x1[12]_i_4/O
                         net (fo=2, routed)           0.820    35.174    iCPU/regfile_inst/x1[12]_i_4_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I1_O)        0.124    35.298 r  iCPU/regfile_inst/x1[12]_i_2/O
                         net (fo=6, routed)           0.707    36.006    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                         -36.006    
  -------------------------------------------------------------------
                         slack                                 10.396    

Slack (MET) :             10.503ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.153ns  (logic 4.299ns (32.684%)  route 8.854ns (67.316%))
  Logic Levels:           10  (LUT3=1 LUT5=2 LUT6=5 MUXF7=2)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.314    27.340    iCPU/regfile_inst/douta[16]
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.464 r  iCPU/regfile_inst/x1[24]_i_21/O
                         net (fo=1, routed)           0.836    28.300    iCPU/regfile_inst/x1[24]_i_21_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    28.424 f  iCPU/regfile_inst/x1[24]_i_9/O
                         net (fo=1, routed)           0.747    29.171    iCPU/regfile_inst/x1[24]_i_9_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    29.295 r  iCPU/regfile_inst/x1[24]_i_5/O
                         net (fo=8, routed)           1.570    30.865    iCPU/regfile_inst/x1[24]_i_5_n_1
    SLICE_X62Y80         LUT3 (Prop_lut3_I2_O)        0.152    31.017 f  iCPU/regfile_inst/iMEM_i_678/O
                         net (fo=3, routed)           0.577    31.594    iCPU/regfile_inst/iMEM_i_678_n_1
    SLICE_X63Y79         LUT6 (Prop_lut6_I0_O)        0.348    31.942 f  iCPU/regfile_inst/iMEM_i_365/O
                         net (fo=2, routed)           0.592    32.534    iCPU/regfile_inst/iMEM_i_365_n_1
    SLICE_X64Y79         LUT5 (Prop_lut5_I4_O)        0.124    32.658 f  iCPU/regfile_inst/iMEM_i_172/O
                         net (fo=2, routed)           0.680    33.338    iCPU/regfile_inst/iMEM_i_172_n_1
    SLICE_X59Y73         LUT6 (Prop_lut6_I2_O)        0.124    33.462 r  iCPU/regfile_inst/iMEM_i_391/O
                         net (fo=1, routed)           0.000    33.462    iCPU/regfile_inst/iMEM_i_391_n_1
    SLICE_X59Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    33.679 r  iCPU/regfile_inst/iMEM_i_176/O
                         net (fo=1, routed)           0.642    34.320    iCPU/regfile_inst/iMEM_i_176_n_1
    SLICE_X58Y73         LUT5 (Prop_lut5_I4_O)        0.299    34.619 r  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.000    34.619    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X58Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    34.828 r  iCPU/regfile_inst/iMEM_i_11/O
                         net (fo=8, routed)           0.897    35.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.739    46.228    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.228    
                         arrival time                         -35.726    
  -------------------------------------------------------------------
                         slack                                 10.503    

Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.313ns  (logic 4.297ns (32.278%)  route 9.016ns (67.722%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.159    30.894    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X63Y74         LUT2 (Prop_lut2_I1_O)        0.152    31.046 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.691    31.737    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I5_O)        0.332    32.069 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=2, routed)           0.639    32.708    iCPU/regfile_inst/iMEM_i_389_n_1
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.150    32.858 r  iCPU/regfile_inst/iMEM_i_190/O
                         net (fo=2, routed)           0.758    33.616    iCPU/regfile_inst/iMEM_i_190_n_1
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.326    33.942 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=1, routed)           0.661    34.603    iCPU/regfile_inst/iMEM_i_80_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124    34.727 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=9, routed)           1.158    35.885    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.885    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.700ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.132ns  (logic 4.289ns (32.661%)  route 8.843ns (67.339%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.099    30.833    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.150    30.983 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=4, routed)           0.836    31.819    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X61Y79         LUT3 (Prop_lut3_I0_O)        0.352    32.171 f  iCPU/regfile_inst/iMEM_i_355/O
                         net (fo=2, routed)           0.797    32.968    iCPU/regfile_inst/iMEM_i_355_n_1
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.326    33.294 f  iCPU/regfile_inst/iMEM_i_146/O
                         net (fo=1, routed)           0.620    33.914    iCPU/regfile_inst/iMEM_i_146_n_1
    SLICE_X59Y75         LUT6 (Prop_lut6_I5_O)        0.124    34.038 r  iCPU/regfile_inst/iMEM_i_57/O
                         net (fo=1, routed)           0.526    34.564    iCPU/regfile_inst/iMEM_i_57_n_1
    SLICE_X58Y75         LUT6 (Prop_lut6_I3_O)        0.124    34.688 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.017    35.704    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.704    
  -------------------------------------------------------------------
                         slack                                 10.700    

Slack (MET) :             10.761ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.071ns  (logic 4.026ns (30.801%)  route 9.045ns (69.199%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.314    27.340    iCPU/regfile_inst/douta[16]
    SLICE_X37Y81         LUT6 (Prop_lut6_I2_O)        0.124    27.464 r  iCPU/regfile_inst/x1[24]_i_21/O
                         net (fo=1, routed)           0.836    28.300    iCPU/regfile_inst/x1[24]_i_21_n_1
    SLICE_X39Y81         LUT6 (Prop_lut6_I5_O)        0.124    28.424 f  iCPU/regfile_inst/x1[24]_i_9/O
                         net (fo=1, routed)           0.747    29.171    iCPU/regfile_inst/x1[24]_i_9_n_1
    SLICE_X46Y81         LUT6 (Prop_lut6_I2_O)        0.124    29.295 r  iCPU/regfile_inst/x1[24]_i_5/O
                         net (fo=8, routed)           1.055    30.350    iCPU/regfile_inst/x1[24]_i_5_n_1
    SLICE_X59Y80         LUT2 (Prop_lut2_I1_O)        0.150    30.500 r  iCPU/regfile_inst/x1[30]_i_23/O
                         net (fo=5, routed)           0.774    31.274    iCPU/regfile_inst/x1[30]_i_23_n_1
    SLICE_X63Y79         LUT3 (Prop_lut3_I0_O)        0.352    31.626 f  iCPU/regfile_inst/x1[14]_i_15/O
                         net (fo=3, routed)           0.387    32.013    iCPU/regfile_inst/x1[14]_i_15_n_1
    SLICE_X62Y79         LUT5 (Prop_lut5_I4_O)        0.326    32.339 f  iCPU/regfile_inst/iMEM_i_346/O
                         net (fo=3, routed)           0.579    32.918    iCPU/regfile_inst/iMEM_i_346_n_1
    SLICE_X61Y79         LUT5 (Prop_lut5_I3_O)        0.124    33.042 f  iCPU/regfile_inst/iMEM_i_137/O
                         net (fo=2, routed)           0.569    33.611    iCPU/regfile_inst/iMEM_i_137_n_1
    SLICE_X60Y76         LUT6 (Prop_lut6_I4_O)        0.124    33.735 r  iCPU/regfile_inst/iMEM_i_52/O
                         net (fo=1, routed)           0.643    34.378    iCPU/regfile_inst/iMEM_i_52_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I4_O)        0.124    34.502 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=7, routed)           1.141    35.644    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.644    
  -------------------------------------------------------------------
                         slack                                 10.761    

Slack (MET) :             10.787ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.041ns  (logic 4.517ns (34.636%)  route 8.524ns (65.364%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.099    30.833    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X61Y78         LUT5 (Prop_lut5_I4_O)        0.150    30.983 f  iCPU/regfile_inst/iMEM_i_366/O
                         net (fo=4, routed)           0.836    31.819    iCPU/regfile_inst/iMEM_i_366_n_1
    SLICE_X61Y79         LUT3 (Prop_lut3_I0_O)        0.352    32.171 f  iCPU/regfile_inst/iMEM_i_355/O
                         net (fo=2, routed)           0.990    33.161    iCPU/regfile_inst/iMEM_i_355_n_1
    SLICE_X60Y76         LUT3 (Prop_lut3_I0_O)        0.352    33.513 f  iCPU/regfile_inst/iMEM_i_151/O
                         net (fo=1, routed)           0.519    34.032    iCPU/regfile_inst/iMEM_i_151_n_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I4_O)        0.326    34.358 f  iCPU/regfile_inst/iMEM_i_60/O
                         net (fo=1, routed)           0.158    34.516    iCPU/regfile_inst/iMEM_i_60_n_1
    SLICE_X60Y74         LUT6 (Prop_lut6_I2_O)        0.124    34.640 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           0.974    35.614    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                         -35.614    
  -------------------------------------------------------------------
                         slack                                 10.787    

Slack (MET) :             10.854ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.975ns  (logic 4.297ns (33.118%)  route 8.678ns (66.882%))
  Logic Levels:           9  (LUT2=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 47.014 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          1.159    30.894    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X63Y74         LUT2 (Prop_lut2_I1_O)        0.152    31.046 f  iCPU/regfile_inst/iMEM_i_691/O
                         net (fo=1, routed)           0.691    31.737    iCPU/regfile_inst/iMEM_i_691_n_1
    SLICE_X63Y72         LUT6 (Prop_lut6_I5_O)        0.332    32.069 r  iCPU/regfile_inst/iMEM_i_389/O
                         net (fo=2, routed)           0.639    32.708    iCPU/regfile_inst/iMEM_i_389_n_1
    SLICE_X60Y72         LUT4 (Prop_lut4_I3_O)        0.150    32.858 r  iCPU/regfile_inst/iMEM_i_190/O
                         net (fo=2, routed)           0.758    33.616    iCPU/regfile_inst/iMEM_i_190_n_1
    SLICE_X60Y75         LUT5 (Prop_lut5_I0_O)        0.326    33.942 r  iCPU/regfile_inst/iMEM_i_80/O
                         net (fo=1, routed)           0.661    34.603    iCPU/regfile_inst/iMEM_i_80_n_1
    SLICE_X60Y75         LUT6 (Prop_lut6_I5_O)        0.124    34.727 r  iCPU/regfile_inst/iMEM_i_12/O
                         net (fo=9, routed)           0.820    35.547    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[2]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.192    
                         clock uncertainty           -0.225    46.967    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566    46.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.401    
                         arrival time                         -35.547    
  -------------------------------------------------------------------
                         slack                                 10.854    

Slack (MET) :             10.886ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        12.946ns  (logic 3.674ns (28.380%)  route 9.272ns (71.620%))
  Logic Levels:           8  (LUT2=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 47.017 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.428ns = ( 22.572 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         1.933    26.960    iCPU/regfile_inst/douta[16]
    SLICE_X40Y69         LUT6 (Prop_lut6_I2_O)        0.124    27.084 r  iCPU/regfile_inst/x1[0]_i_20/O
                         net (fo=1, routed)           0.818    27.902    iCPU/regfile_inst/x1[0]_i_20_n_1
    SLICE_X44Y69         LUT6 (Prop_lut6_I5_O)        0.124    28.026 f  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=1, routed)           0.805    28.831    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X46Y72         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[0]_i_4/O
                         net (fo=11, routed)          1.284    30.239    iCPU/regfile_inst/x1[0]_i_4_n_1
    SLICE_X64Y77         LUT2 (Prop_lut2_I0_O)        0.150    30.389 r  iCPU/regfile_inst/iMEM_i_384/O
                         net (fo=7, routed)           0.910    31.299    iCPU/regfile_inst/iMEM_i_384_n_1
    SLICE_X62Y80         LUT4 (Prop_lut4_I2_O)        0.326    31.625 f  iCPU/regfile_inst/iMEM_i_351/O
                         net (fo=4, routed)           1.002    32.627    iCPU/regfile_inst/iMEM_i_351_n_1
    SLICE_X64Y76         LUT6 (Prop_lut6_I2_O)        0.124    32.751 f  iCPU/regfile_inst/iMEM_i_154/O
                         net (fo=2, routed)           0.815    33.566    iCPU/regfile_inst/iMEM_i_154_n_1
    SLICE_X61Y75         LUT5 (Prop_lut5_I2_O)        0.124    33.690 r  iCPU/regfile_inst/iMEM_i_66/O
                         net (fo=1, routed)           0.661    34.351    iCPU/regfile_inst/iMEM_i_66_n_1
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124    34.475 r  iCPU/regfile_inst/iMEM_i_8/O
                         net (fo=6, routed)           1.043    35.518    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[6]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.195    
                         clock uncertainty           -0.225    46.970    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    46.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.404    
                         arrival time                         -35.518    
  -------------------------------------------------------------------
                         slack                                 10.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.492ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.133ns  (logic 0.630ns (55.590%)  route 0.503ns (44.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.585   124.741 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=23, routed)          0.221   124.963    iGPIO/douta[2]
    SLICE_X55Y71         LUT6 (Prop_lut6_I0_O)        0.045   125.008 r  iGPIO/iMEM_i_3/O
                         net (fo=9, routed)           0.282   125.290    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.089    49.798    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.798    
                         arrival time                         125.290    
  -------------------------------------------------------------------
                         slack                                 75.492    

Slack (MET) :             75.552ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.193ns  (logic 0.630ns (52.786%)  route 0.563ns (47.214%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.844ns = ( 124.156 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.606   124.156    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585   124.741 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=23, routed)          0.342   125.083    inst[12]
    SLICE_X54Y72         LUT3 (Prop_lut3_I0_O)        0.045   125.128 r  iMEM_i_2/O
                         net (fo=1, routed)           0.222   125.350    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.798    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.798    
                         arrival time                         125.350    
  -------------------------------------------------------------------
                         slack                                 75.552    

Slack (MET) :             75.608ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.451ns  (logic 0.630ns (43.406%)  route 0.821ns (56.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=36, routed)          0.507   125.251    iCPU/regfile_inst/douta[24]
    SLICE_X54Y84         LUT6 (Prop_lut6_I2_O)        0.045   125.296 r  iCPU/regfile_inst/iMEM_i_89/O
                         net (fo=4, routed)           0.314   125.610    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.610    
  -------------------------------------------------------------------
                         slack                                 75.608    

Slack (MET) :             75.631ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.478ns  (logic 0.630ns (42.635%)  route 0.848ns (57.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.606   125.350    iCPU/regfile_inst/douta[23]
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.045   125.395 r  iCPU/regfile_inst/iMEM_i_109/O
                         net (fo=2, routed)           0.241   125.636    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.636    
  -------------------------------------------------------------------
                         slack                                 75.631    

Slack (MET) :             75.764ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.611ns  (logic 0.630ns (39.103%)  route 0.981ns (60.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 48.729 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.688   125.431    iCPU/regfile_inst/douta[23]
    SLICE_X63Y70         LUT6 (Prop_lut6_I4_O)        0.045   125.476 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=8, routed)           0.293   125.769    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.484    
                         clock uncertainty            0.225    49.709    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.005    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.005    
                         arrival time                         125.769    
  -------------------------------------------------------------------
                         slack                                 75.764    

Slack (MET) :             75.771ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.615ns  (logic 0.630ns (39.017%)  route 0.985ns (60.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.594   125.338    iCPU/regfile_inst/douta[23]
    SLICE_X47Y84         LUT6 (Prop_lut6_I4_O)        0.045   125.383 r  iCPU/regfile_inst/iMEM_i_86/O
                         net (fo=3, routed)           0.390   125.773    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.773    
  -------------------------------------------------------------------
                         slack                                 75.771    

Slack (MET) :             75.777ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.620ns  (logic 0.630ns (38.881%)  route 0.990ns (61.119%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.547   125.290    iCPU/regfile_inst/douta[23]
    SLICE_X61Y83         LUT6 (Prop_lut6_I4_O)        0.045   125.335 r  iCPU/regfile_inst/iMEM_i_94/O
                         net (fo=3, routed)           0.443   125.779    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.779    
  -------------------------------------------------------------------
                         slack                                 75.777    

Slack (MET) :             75.781ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.625ns  (logic 0.630ns (38.768%)  route 0.995ns (61.232%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=36, routed)          0.486   125.229    iCPU/regfile_inst/douta[24]
    SLICE_X61Y82         LUT6 (Prop_lut6_I2_O)        0.045   125.274 r  iCPU/regfile_inst/iMEM_i_98/O
                         net (fo=3, routed)           0.509   125.783    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.783    
  -------------------------------------------------------------------
                         slack                                 75.781    

Slack (MET) :             75.791ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.635ns  (logic 0.630ns (38.542%)  route 1.005ns (61.458%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.466   125.210    iCPU/regfile_inst/douta[23]
    SLICE_X51Y83         LUT6 (Prop_lut6_I4_O)        0.045   125.255 r  iCPU/regfile_inst/iMEM_i_96/O
                         net (fo=3, routed)           0.538   125.793    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.793    
  -------------------------------------------------------------------
                         slack                                 75.791    

Slack (MET) :             75.797ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.641ns  (logic 0.630ns (38.402%)  route 1.011ns (61.598%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 48.726 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.842ns = ( 124.158 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.608   124.158    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.743 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=39, routed)          0.636   125.379    iCPU/regfile_inst/douta[23]
    SLICE_X52Y82         LUT6 (Prop_lut6_I4_O)        0.045   125.424 r  iCPU/regfile_inst/iMEM_i_90/O
                         net (fo=3, routed)           0.375   125.799    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.481    
                         clock uncertainty            0.225    49.706    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.002    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.002    
                         arrival time                         125.799    
  -------------------------------------------------------------------
                         slack                                 75.797    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.810ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.852ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.088ns  (logic 0.456ns (21.838%)  route 1.632ns (78.162%))
  Logic Levels:           0  
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 22.017 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.631    -2.536    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.456    -2.080 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           1.632    -0.448    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.566    22.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.195    
                         clock uncertainty           -0.225    21.970    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.404    
                         arrival time                           0.448    
  -------------------------------------------------------------------
                         slack                                 21.852    

Slack (MET) :             22.010ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.925ns  (logic 0.456ns (23.683%)  route 1.469ns (76.317%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.078 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           1.469    -0.609    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.609    
  -------------------------------------------------------------------
                         slack                                 22.010    

Slack (MET) :             22.026ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.911ns  (logic 0.456ns (23.860%)  route 1.455ns (76.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.631    -2.536    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.456    -2.080 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.455    -0.625    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                 22.026    

Slack (MET) :             22.033ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.456ns (23.964%)  route 1.447ns (76.036%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.078 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           1.447    -0.631    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                 22.033    

Slack (MET) :             22.040ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.898ns  (logic 0.456ns (24.029%)  route 1.442ns (75.971%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.631    -2.536    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.456    -2.080 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           1.442    -0.638    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.638    
  -------------------------------------------------------------------
                         slack                                 22.040    

Slack (MET) :             22.044ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.890ns  (logic 0.456ns (24.127%)  route 1.434ns (75.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.634    -2.533    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -2.077 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           1.434    -0.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.643    
  -------------------------------------------------------------------
                         slack                                 22.044    

Slack (MET) :             22.058ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.879ns  (logic 0.456ns (24.263%)  route 1.423ns (75.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.631    -2.536    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.456    -2.080 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           1.423    -0.657    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.657    
  -------------------------------------------------------------------
                         slack                                 22.058    

Slack (MET) :             22.072ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.456ns (24.466%)  route 1.408ns (75.534%))
  Logic Levels:           0  
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.986ns = ( 22.014 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.534ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.456    -2.078 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           1.408    -0.670    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.192    
                         clock uncertainty           -0.225    21.967    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.401    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.401    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                 22.072    

Slack (MET) :             22.118ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.819ns  (logic 0.456ns (25.068%)  route 1.363ns (74.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 22.017 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.634    -2.533    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -2.077 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           1.363    -0.714    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.566    22.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.195    
                         clock uncertainty           -0.225    21.970    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.404    
                         arrival time                           0.714    
  -------------------------------------------------------------------
                         slack                                 22.118    

Slack (MET) :             22.135ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.803ns  (logic 0.456ns (25.297%)  route 1.347ns (74.703%))
  Logic Levels:           0  
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.983ns = ( 22.017 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.533ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.634    -2.533    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.456    -2.077 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.347    -0.730    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.566    22.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.195    
                         clock uncertainty           -0.225    21.970    
    RAMB36_X3Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.404    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.404    
                         arrival time                           0.730    
  -------------------------------------------------------------------
                         slack                                 22.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.810ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.603ns  (logic 0.141ns (23.383%)  route 0.462ns (76.617%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.546    99.096    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.462    99.699    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.699    
  -------------------------------------------------------------------
                         slack                                 74.810    

Slack (MET) :             74.811ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.609ns  (logic 0.141ns (23.158%)  route 0.468ns (76.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.544    99.094    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.468    99.703    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.703    
  -------------------------------------------------------------------
                         slack                                 74.811    

Slack (MET) :             74.829ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.623ns  (logic 0.141ns (22.650%)  route 0.482ns (77.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns = ( 23.726 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.546    99.096    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.482    99.718    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.872    23.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.481    
                         clock uncertainty            0.225    24.706    
    RAMB36_X3Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.889    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.889    
                         arrival time                          99.718    
  -------------------------------------------------------------------
                         slack                                 74.829    

Slack (MET) :             74.836ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.634ns  (logic 0.141ns (22.230%)  route 0.493ns (77.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.544    99.094    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.493    99.728    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.728    
  -------------------------------------------------------------------
                         slack                                 74.836    

Slack (MET) :             74.853ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.606%)  route 0.512ns (78.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.543    99.093    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.141    99.234 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.512    99.745    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.745    
  -------------------------------------------------------------------
                         slack                                 74.853    

Slack (MET) :             74.854ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.598%)  route 0.512ns (78.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.543    99.093    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.141    99.234 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           0.512    99.746    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.746    
  -------------------------------------------------------------------
                         slack                                 74.854    

Slack (MET) :             74.862ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.660ns  (logic 0.141ns (21.355%)  route 0.519ns (78.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.544    99.094    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.519    99.754    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.754    
  -------------------------------------------------------------------
                         slack                                 74.862    

Slack (MET) :             74.869ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.669ns  (logic 0.141ns (21.085%)  route 0.528ns (78.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.907ns = ( 99.093 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.543    99.093    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.141    99.234 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.528    99.762    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.762    
  -------------------------------------------------------------------
                         slack                                 74.869    

Slack (MET) :             74.875ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.671ns  (logic 0.141ns (21.014%)  route 0.530ns (78.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.904ns = ( 99.096 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.546    99.096    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.141    99.237 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.530    99.767    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.767    
  -------------------------------------------------------------------
                         slack                                 74.875    

Slack (MET) :             74.907ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.705ns  (logic 0.141ns (20.004%)  route 0.564ns (79.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.271ns = ( 23.729 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.906ns = ( 99.094 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.544    99.094    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.141    99.235 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.564    99.799    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.875    23.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.484    
                         clock uncertainty            0.225    24.709    
    RAMB36_X3Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.892    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.892    
                         arrival time                          99.799    
  -------------------------------------------------------------------
                         slack                                 74.907    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.921ns  (logic 1.693ns (57.974%)  route 1.227ns (42.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.227     2.797    btn_IBUF
    SLICE_X113Y88        LUT2 (Prop_lut2_I0_O)        0.124     2.921 r  rst_i_1/O
                         net (fo=1, routed)           0.000     2.921    rst_i_1_n_1
    SLICE_X113Y88        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.045ns (8.312%)  route 0.496ns (91.688%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.496     0.496    locked
    SLICE_X113Y88        LUT2 (Prop_lut2_I1_O)        0.045     0.541 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.541    rst_i_1_n_1
    SLICE_X113Y88        FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.784ns  (logic 2.980ns (18.880%)  route 12.804ns (81.120%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.055    11.698    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124    11.822 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           0.677    12.500    iDec/cs_mem_reg/PRE
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.124    12.624 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.626    13.250    iDec/cs_mem_reg/D0
    SLICE_X51Y80         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.178ns  (logic 2.980ns (19.634%)  route 12.198ns (80.366%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 f  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.055    11.698    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124    11.822 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           0.697    12.520    iDec/cs_gpio_reg/CLR
    SLICE_X48Y80         LUT3 (Prop_lut3_I1_O)        0.124    12.644 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    12.644    iDec/cs_gpio_reg/D0
    SLICE_X48Y80         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.020ns  (logic 2.856ns (19.015%)  route 12.164ns (80.985%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    10.519    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    10.643 f  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    11.680    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.804 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    12.486    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.735ns  (logic 2.732ns (19.891%)  route 11.003ns (80.109%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714     7.285    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326     7.611 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797     8.408    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124     8.532 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.764    10.296    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.420 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.781    11.201    iCPU/regfile_inst_n_11
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.444ns  (logic 2.856ns (21.244%)  route 10.588ns (78.756%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.633    -2.534    iCPU/regfile_inst/clk0
    SLICE_X46Y76         FDRE                                         r  iCPU/regfile_inst/x25_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y76         FDRE (Prop_fdre_C_Q)         0.478    -2.056 f  iCPU/regfile_inst/x25_reg[3]/Q
                         net (fo=2, routed)           1.036    -1.020    iCPU/regfile_inst/x25_reg_n_1_[3]
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.296    -0.724 f  iCPU/regfile_inst/iMEM_i_627/O
                         net (fo=1, routed)           0.000    -0.724    iCPU/regfile_inst/iMEM_i_627_n_1
    SLICE_X38Y73         MUXF7 (Prop_muxf7_I0_O)      0.209    -0.515 f  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.615     0.100    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I0_O)        0.297     0.397 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170     1.567    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124     1.691 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978     2.669    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124     2.793 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002     3.795    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152     3.947 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162     5.109    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326     5.435 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985     6.420    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152     6.572 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.885     7.457    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.326     7.783 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.818     8.601    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.725 r  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           0.653     9.378    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.124     9.502 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.948    10.450    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    10.574 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.336    10.910    iCPU/inst0/b_true__0
    SLICE_X52Y75         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.228ns  (logic 2.700ns (20.411%)  route 10.528ns (79.589%))
  Logic Levels:           12  (LUT3=2 LUT4=1 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.697    -2.470    iCPU/regfile_inst/clk0
    SLICE_X66Y73         FDRE                                         r  iCPU/regfile_inst/x5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.952 f  iCPU/regfile_inst/x5_reg[10]/Q
                         net (fo=2, routed)           1.553    -0.399    iCPU/regfile_inst/x5_reg_n_1_[10]
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    -0.275 f  iCPU/regfile_inst/iMEM_i_584/O
                         net (fo=1, routed)           0.000    -0.275    iCPU/regfile_inst/iMEM_i_584_n_1
    SLICE_X66Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.061 f  iCPU/regfile_inst/iMEM_i_288/O
                         net (fo=1, routed)           0.722     0.661    iCPU/regfile_inst/iMEM_i_288_n_1
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.297     0.958 f  iCPU/regfile_inst/iMEM_i_107/O
                         net (fo=2, routed)           0.762     1.720    iCPU/regfile_inst/write_data[10]
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=6, routed)           1.211     3.055    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.205 r  iCPU/regfile_inst/b_true_reg_i_100/O
                         net (fo=1, routed)           0.907     4.111    iCPU/regfile_inst/b_true_reg_i_100_n_1
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.326     4.437 r  iCPU/regfile_inst/b_true_reg_i_81/O
                         net (fo=1, routed)           1.002     5.440    iCPU/regfile_inst/b_true_reg_i_81_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.564 r  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           0.762     6.326    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.124     6.450 r  iCPU/regfile_inst/b_true_reg_i_64/O
                         net (fo=7, routed)           0.697     7.147    iCPU/regfile_inst/b_true_reg_i_64_n_1
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.124     7.271 r  iCPU/regfile_inst/b_true_reg_i_23/O
                         net (fo=2, routed)           1.009     8.279    iCPU/regfile_inst/b_true_reg_i_23_n_1
    SLICE_X57Y80         LUT5 (Prop_lut5_I2_O)        0.124     8.403 r  iCPU/regfile_inst/x1[31]_i_4/O
                         net (fo=2, routed)           0.876     9.280    iCPU/regfile_inst/x1[31]_i_4_n_1
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.119     9.399 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=5, routed)           0.473     9.872    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.332    10.204 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.554    10.758    iCPU/regfile_inst_n_3
    SLICE_X48Y81         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x20_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.171ns  (logic 2.256ns (17.129%)  route 10.915ns (82.871%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.644    -2.523    iCPU/regfile_inst/clk0
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.518    -2.005 r  iCPU/regfile_inst/x20_reg[29]/Q
                         net (fo=2, routed)           0.981    -1.024    iCPU/regfile_inst/x20_reg_n_1_[29]
    SLICE_X40Y82         LUT6 (Prop_lut6_I5_O)        0.124    -0.900 r  iCPU/regfile_inst/iMEM_i_430/O
                         net (fo=1, routed)           0.000    -0.900    iCPU/regfile_inst/iMEM_i_430_n_1
    SLICE_X40Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    -0.683 r  iCPU/regfile_inst/iMEM_i_211/O
                         net (fo=1, routed)           1.096     0.413    iCPU/regfile_inst/iMEM_i_211_n_1
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.299     0.712 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=3, routed)           1.589     2.301    iCPU/regfile_inst/write_data[29]
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124     2.425 f  iCPU/regfile_inst/b_true_reg_i_63/O
                         net (fo=4, routed)           1.079     3.504    iCPU/regfile_inst/b_true_reg_i_63_n_1
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.150     3.654 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=6, routed)           1.074     4.728    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.328     5.056 f  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=1, routed)           1.226     6.282    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.406 r  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=2, routed)           0.816     7.222    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124     7.346 r  iCPU/regfile_inst/x1[0]_i_7/O
                         net (fo=1, routed)           1.035     8.381    iCPU/regfile_inst/x1[0]_i_7_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124     8.505 r  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=12, routed)          1.431     9.936    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X50Y72         LUT4 (Prop_lut4_I0_O)        0.124    10.060 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.587    10.648    iCPU/regfile_inst_n_34
    SLICE_X50Y72         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.111ns  (logic 2.373ns (18.100%)  route 10.738ns (81.900%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.697    -2.470    iCPU/regfile_inst/clk0
    SLICE_X66Y73         FDRE                                         r  iCPU/regfile_inst/x5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.952 f  iCPU/regfile_inst/x5_reg[10]/Q
                         net (fo=2, routed)           1.553    -0.399    iCPU/regfile_inst/x5_reg_n_1_[10]
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    -0.275 f  iCPU/regfile_inst/iMEM_i_584/O
                         net (fo=1, routed)           0.000    -0.275    iCPU/regfile_inst/iMEM_i_584_n_1
    SLICE_X66Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.061 f  iCPU/regfile_inst/iMEM_i_288/O
                         net (fo=1, routed)           0.722     0.661    iCPU/regfile_inst/iMEM_i_288_n_1
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.297     0.958 f  iCPU/regfile_inst/iMEM_i_107/O
                         net (fo=2, routed)           0.762     1.720    iCPU/regfile_inst/write_data[10]
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=6, routed)           1.211     3.055    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.205 r  iCPU/regfile_inst/b_true_reg_i_100/O
                         net (fo=1, routed)           0.907     4.111    iCPU/regfile_inst/b_true_reg_i_100_n_1
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.326     4.437 r  iCPU/regfile_inst/b_true_reg_i_81/O
                         net (fo=1, routed)           1.002     5.440    iCPU/regfile_inst/b_true_reg_i_81_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.564 r  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           1.133     6.697    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y81         LUT5 (Prop_lut5_I4_O)        0.124     6.821 r  iCPU/regfile_inst/b_true_reg_i_61/O
                         net (fo=2, routed)           0.594     7.415    iCPU/regfile_inst/b_true_reg_i_61_n_1
    SLICE_X56Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.539 r  iCPU/regfile_inst/x1[26]_i_4/O
                         net (fo=2, routed)           1.199     8.738    iCPU/regfile_inst/x1[26]_i_4_n_1
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.124     8.862 f  iCPU/regfile_inst/x1[26]_i_2/O
                         net (fo=5, routed)           0.846     9.708    iCPU/regfile_inst/x1[26]_i_2_n_1
    SLICE_X49Y80         LUT4 (Prop_lut4_I2_O)        0.124     9.832 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.809    10.641    iCPU/regfile_inst_n_8
    SLICE_X49Y78         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x5_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.949ns  (logic 2.601ns (20.087%)  route 10.348ns (79.913%))
  Logic Levels:           11  (LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.697    -2.470    iCPU/regfile_inst/clk0
    SLICE_X66Y73         FDRE                                         r  iCPU/regfile_inst/x5_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y73         FDRE (Prop_fdre_C_Q)         0.518    -1.952 f  iCPU/regfile_inst/x5_reg[10]/Q
                         net (fo=2, routed)           1.553    -0.399    iCPU/regfile_inst/x5_reg_n_1_[10]
    SLICE_X66Y76         LUT6 (Prop_lut6_I3_O)        0.124    -0.275 f  iCPU/regfile_inst/iMEM_i_584/O
                         net (fo=1, routed)           0.000    -0.275    iCPU/regfile_inst/iMEM_i_584_n_1
    SLICE_X66Y76         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.061 f  iCPU/regfile_inst/iMEM_i_288/O
                         net (fo=1, routed)           0.722     0.661    iCPU/regfile_inst/iMEM_i_288_n_1
    SLICE_X65Y78         LUT6 (Prop_lut6_I3_O)        0.297     0.958 f  iCPU/regfile_inst/iMEM_i_107/O
                         net (fo=2, routed)           0.762     1.720    iCPU/regfile_inst/write_data[10]
    SLICE_X55Y75         LUT6 (Prop_lut6_I5_O)        0.124     1.844 r  iCPU/regfile_inst/iMEM_i_145/O
                         net (fo=6, routed)           1.211     3.055    iCPU/regfile_inst/iMEM_i_145_n_1
    SLICE_X59Y74         LUT5 (Prop_lut5_I0_O)        0.150     3.205 f  iCPU/regfile_inst/b_true_reg_i_100/O
                         net (fo=1, routed)           0.907     4.111    iCPU/regfile_inst/b_true_reg_i_100_n_1
    SLICE_X58Y74         LUT6 (Prop_lut6_I2_O)        0.326     4.437 f  iCPU/regfile_inst/b_true_reg_i_81/O
                         net (fo=1, routed)           1.002     5.440    iCPU/regfile_inst/b_true_reg_i_81_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I2_O)        0.124     5.564 f  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           1.133     6.697    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.150     6.847 r  iCPU/regfile_inst/x1[27]_i_15/O
                         net (fo=2, routed)           0.448     7.295    iCPU/regfile_inst/x1[27]_i_15_n_1
    SLICE_X55Y81         LUT6 (Prop_lut6_I3_O)        0.326     7.621 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=1, routed)           0.655     8.276    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124     8.400 f  iCPU/regfile_inst/x1[27]_i_2/O
                         net (fo=5, routed)           1.375     9.775    iCPU/regfile_inst/x1[27]_i_2_n_1
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.124     9.899 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.580    10.479    iCPU/regfile_inst_n_7
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x14_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.904ns  (logic 2.280ns (17.668%)  route 10.624ns (82.332%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.698    -2.469    iCPU/regfile_inst/clk0
    SLICE_X56Y71         FDRE                                         r  iCPU/regfile_inst/x14_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDRE (Prop_fdre_C_Q)         0.456    -2.013 f  iCPU/regfile_inst/x14_reg[4]/Q
                         net (fo=2, routed)           1.003    -1.010    iCPU/regfile_inst/x14_reg_n_1_[4]
    SLICE_X66Y70         LUT6 (Prop_lut6_I1_O)        0.124    -0.886 f  iCPU/regfile_inst/iMEM_i_317/O
                         net (fo=2, routed)           0.887     0.001    iCPU/regfile_inst/iMEM_i_317_n_1
    SLICE_X66Y71         LUT6 (Prop_lut6_I3_O)        0.124     0.125 r  iCPU/regfile_inst/iMEM_i_187/O
                         net (fo=1, routed)           0.579     0.704    iCPU/regfile_inst/iMEM_i_187_n_1
    SLICE_X60Y71         LUT6 (Prop_lut6_I5_O)        0.124     0.828 r  iCPU/regfile_inst/iMEM_i_78/O
                         net (fo=81, routed)          1.140     1.968    iCPU/regfile_inst/iMEM_i_78_n_1
    SLICE_X60Y79         LUT2 (Prop_lut2_I0_O)        0.152     2.120 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=7, routed)           0.838     2.959    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.354     3.313 r  iCPU/regfile_inst/x1[18]_i_26/O
                         net (fo=2, routed)           0.589     3.902    iCPU/regfile_inst/x1[18]_i_26_n_1
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.326     4.228 f  iCPU/regfile_inst/x1[18]_i_16/O
                         net (fo=2, routed)           0.790     5.018    iCPU/regfile_inst/x1[18]_i_16_n_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124     5.142 f  iCPU/regfile_inst/x1[19]_i_17/O
                         net (fo=1, routed)           0.949     6.091    iCPU/regfile_inst/x1[19]_i_17_n_1
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124     6.215 r  iCPU/regfile_inst/x1[19]_i_11/O
                         net (fo=1, routed)           0.931     7.146    iCPU/regfile_inst/x1[19]_i_11_n_1
    SLICE_X62Y77         LUT3 (Prop_lut3_I2_O)        0.124     7.270 r  iCPU/regfile_inst/x1[19]_i_7/O
                         net (fo=1, routed)           0.618     7.888    iCPU/regfile_inst/x1[19]_i_7_n_1
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.124     8.012 r  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=7, routed)           1.485     9.497    iCPU/regfile_inst/x1[19]_i_2_n_1
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124     9.621 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.814    10.435    iCPU/regfile_inst_n_15
    SLICE_X49Y76         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.036ns  (logic 0.967ns (47.499%)  route 1.069ns (52.501%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.461    -3.089    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.367    -2.722 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           0.331    -2.390    iCPU/fetch_addr[8]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.037 r  iCPU/pc_next0_carry__1/O[3]
                         net (fo=1, routed)           0.262    -1.775    iCPU/regfile_inst/data0[11]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.247    -1.528 r  iCPU/regfile_inst/pc_next_reg[11]_i_1/O
                         net (fo=1, routed)           0.475    -1.053    iCPU/regfile_inst_n_23
    SLICE_X51Y74         LDCE                                         r  iCPU/pc_next_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.104ns  (logic 0.985ns (46.810%)  route 1.119ns (53.190%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.464    -3.086    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.367    -2.719 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.330    -2.389    iCPU/fetch_addr[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.036 r  iCPU/pc_next0_carry/O[3]
                         net (fo=1, routed)           0.789    -1.246    iCPU/regfile_inst/data0[3]
    SLICE_X50Y71         LUT4 (Prop_lut4_I3_O)        0.265    -0.981 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.981    iCPU/regfile_inst_n_31
    SLICE_X50Y71         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.118ns  (logic 1.043ns (49.246%)  route 1.075ns (50.754%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.464    -3.086    iCPU/clk0
    SLICE_X47Y77         FDCE                                         r  iCPU/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y77         FDCE (Prop_fdce_C_Q)         0.367    -2.719 r  iCPU/pc_reg[21]/Q
                         net (fo=5, routed)           0.334    -2.384    iCPU/pc_reg[21]
    SLICE_X48Y77         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.951 r  iCPU/pc_next0_carry__4/O[2]
                         net (fo=1, routed)           0.381    -1.570    iCPU/regfile_inst/data0[22]
    SLICE_X46Y78         LUT4 (Prop_lut4_I1_O)        0.243    -1.327 r  iCPU/regfile_inst/pc_next_reg[22]_i_1/O
                         net (fo=1, routed)           0.360    -0.968    iCPU/regfile_inst_n_12
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.131ns  (logic 0.885ns (41.527%)  route 1.246ns (58.473%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.463    -3.087    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.367    -2.720 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.319    -2.401    iCPU/fetch_addr[3]
    SLICE_X48Y73         LUT5 (Prop_lut5_I0_O)        0.100    -2.301 r  iCPU/pc_next0_carry__0_i_3/O
                         net (fo=1, routed)           0.000    -2.301    iCPU/pc_next0_carry__0_i_3_n_1
    SLICE_X48Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -2.127 r  iCPU/pc_next0_carry__0/O[1]
                         net (fo=1, routed)           0.611    -1.516    iCPU/regfile_inst/data0[5]
    SLICE_X50Y74         LUT4 (Prop_lut4_I3_O)        0.244    -1.272 r  iCPU/regfile_inst/pc_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.317    -0.955    iCPU/regfile_inst_n_29
    SLICE_X50Y74         LDCE                                         r  iCPU/pc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.128ns  (logic 0.939ns (44.117%)  route 1.189ns (55.883%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.466    -3.084    iCPU/clk0
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.367    -2.717 r  iCPU/pc_reg[28]/Q
                         net (fo=5, routed)           0.342    -2.375    iCPU/pc_reg[28]
    SLICE_X48Y79         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -2.047 r  iCPU/pc_next0_carry__6/O[1]
                         net (fo=1, routed)           0.562    -1.485    iCPU/regfile_inst/data0[29]
    SLICE_X46Y80         LUT4 (Prop_lut4_I1_O)        0.244    -1.241 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.286    -0.955    iCPU/regfile_inst_n_5
    SLICE_X49Y80         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.175ns  (logic 0.967ns (44.450%)  route 1.208ns (55.550%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.466    -3.084    iCPU/clk0
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y78         FDCE (Prop_fdce_C_Q)         0.367    -2.717 r  iCPU/pc_reg[26]/Q
                         net (fo=5, routed)           0.330    -2.386    iCPU/pc_reg[26]
    SLICE_X48Y78         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.033 r  iCPU/pc_next0_carry__5/O[3]
                         net (fo=1, routed)           0.398    -1.635    iCPU/regfile_inst/data0[27]
    SLICE_X46Y78         LUT4 (Prop_lut4_I1_O)        0.247    -1.388 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.480    -0.908    iCPU/regfile_inst_n_7
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.231ns  (logic 1.043ns (46.740%)  route 1.188ns (53.260%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.464    -3.086    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.367    -2.719 r  iCPU/pc_reg[1]/Q
                         net (fo=5, routed)           0.332    -2.387    iCPU/pc_reg[1]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.954 r  iCPU/pc_next0_carry/O[2]
                         net (fo=1, routed)           0.579    -1.375    iCPU/regfile_inst/data0[2]
    SLICE_X50Y72         LUT4 (Prop_lut4_I3_O)        0.243    -1.132 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.278    -0.854    iCPU/regfile_inst_n_32
    SLICE_X50Y72         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.235ns  (logic 0.967ns (43.267%)  route 1.268ns (56.733%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.463    -3.087    iCPU/clk0
    SLICE_X47Y73         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y73         FDCE (Prop_fdce_C_Q)         0.367    -2.720 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.332    -2.387    iCPU/fetch_addr[4]
    SLICE_X48Y73         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.353    -2.034 r  iCPU/pc_next0_carry__0/O[3]
                         net (fo=1, routed)           0.619    -1.416    iCPU/regfile_inst/data0[7]
    SLICE_X50Y74         LUT4 (Prop_lut4_I3_O)        0.247    -1.169 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.317    -0.852    iCPU/regfile_inst_n_27
    SLICE_X50Y74         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.300ns  (logic 1.079ns (46.915%)  route 1.221ns (53.085%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.464    -3.086    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y72         FDCE (Prop_fdce_C_Q)         0.367    -2.719 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           0.330    -2.389    iCPU/fetch_addr[0]
    SLICE_X48Y72         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.321    -2.068 r  iCPU/pc_next0_carry/CO[3]
                         net (fo=1, routed)           0.000    -2.068    iCPU/pc_next0_carry_n_1
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150    -1.918 r  iCPU/pc_next0_carry__0/O[0]
                         net (fo=1, routed)           0.727    -1.191    iCPU/regfile_inst/data0[4]
    SLICE_X53Y71         LUT4 (Prop_lut4_I3_O)        0.241    -0.950 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.164    -0.786    iCPU/regfile_inst_n_30
    SLICE_X52Y71         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.317ns  (logic 1.043ns (45.011%)  route 1.274ns (54.989%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.461    -3.089    iCPU/clk0
    SLICE_X47Y74         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y74         FDCE (Prop_fdce_C_Q)         0.367    -2.722 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.331    -2.391    iCPU/fetch_addr[7]
    SLICE_X48Y74         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.958 r  iCPU/pc_next0_carry__1/O[2]
                         net (fo=1, routed)           0.658    -1.300    iCPU/regfile_inst/data0[10]
    SLICE_X51Y74         LUT4 (Prop_lut4_I3_O)        0.243    -1.057 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.285    -0.771    iCPU/regfile_inst_n_24
    SLICE_X51Y74         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            36 Endpoints
Min Delay            36 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.720ns  (logic 4.789ns (25.582%)  route 13.931ns (74.418%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 r  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 r  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 r  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.055    39.742    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124    39.866 r  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           0.677    40.543    iDec/cs_mem_reg/PRE
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.124    40.667 r  iDec/cs_mem_reg/L3_1/O
                         net (fo=1, routed)           0.626    41.293    iDec/cs_mem_reg/D0
    SLICE_X51Y80         LDCE                                         r  iDec/cs_mem_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.114ns  (logic 4.789ns (26.438%)  route 13.325ns (73.562%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=4 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 f  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.055    39.742    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X48Y80         LUT5 (Prop_lut5_I0_O)        0.124    39.866 f  iCPU/regfile_inst/cs_mem_reg_i_3/O
                         net (fo=4, routed)           0.697    40.563    iDec/cs_gpio_reg/CLR
    SLICE_X48Y80         LUT3 (Prop_lut3_I1_O)        0.124    40.687 r  iDec/cs_gpio_reg/L3_1/O
                         net (fo=1, routed)           0.000    40.687    iDec/cs_gpio_reg/D0
    SLICE_X48Y80         LDCE                                         r  iDec/cs_gpio_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_uart_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.956ns  (logic 4.665ns (25.980%)  route 13.291ns (74.020%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.987    38.562    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y79         LUT5 (Prop_lut5_I0_O)        0.124    38.686 f  iCPU/regfile_inst/cs_mem_reg_i_10/O
                         net (fo=2, routed)           1.036    39.723    iCPU/regfile_inst/cs_mem_reg_i_10_n_1
    SLICE_X46Y79         LUT6 (Prop_lut6_I1_O)        0.124    39.847 f  iCPU/regfile_inst/cs_uart_reg_i_1/O
                         net (fo=1, routed)           0.682    40.529    iDec/uart_rx_reg[0]_i_2
    SLICE_X50Y79         LDCE                                         f  iDec/cs_uart_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.724ns  (logic 4.192ns (25.066%)  route 12.532ns (74.934%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=262, routed)         2.598    27.625    iCPU/regfile_inst/douta[20]
    SLICE_X40Y82         LUT6 (Prop_lut6_I4_O)        0.124    27.749 r  iCPU/regfile_inst/iMEM_i_430/O
                         net (fo=1, routed)           0.000    27.749    iCPU/regfile_inst/iMEM_i_430_n_1
    SLICE_X40Y82         MUXF7 (Prop_muxf7_I1_O)      0.217    27.966 r  iCPU/regfile_inst/iMEM_i_211/O
                         net (fo=1, routed)           1.096    29.062    iCPU/regfile_inst/iMEM_i_211_n_1
    SLICE_X40Y79         LUT6 (Prop_lut6_I1_O)        0.299    29.361 r  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=3, routed)           1.589    30.950    iCPU/regfile_inst/write_data[29]
    SLICE_X52Y79         LUT5 (Prop_lut5_I3_O)        0.124    31.074 f  iCPU/regfile_inst/b_true_reg_i_63/O
                         net (fo=4, routed)           1.079    32.153    iCPU/regfile_inst/b_true_reg_i_63_n_1
    SLICE_X54Y79         LUT2 (Prop_lut2_I0_O)        0.150    32.303 f  iCPU/regfile_inst/b_true_reg_i_34/O
                         net (fo=6, routed)           1.074    33.376    iCPU/regfile_inst/b_true_reg_i_34_n_1
    SLICE_X52Y80         LUT6 (Prop_lut6_I0_O)        0.328    33.704 f  iCPU/regfile_inst/b_true_reg_i_9/O
                         net (fo=1, routed)           1.226    34.930    iCPU/regfile_inst/b_true_reg_i_9_n_1
    SLICE_X54Y76         LUT6 (Prop_lut6_I3_O)        0.124    35.054 r  iCPU/regfile_inst/b_true_reg_i_3/O
                         net (fo=2, routed)           0.816    35.870    iCPU/regfile_inst/b_true_reg_i_3_n_1
    SLICE_X58Y76         LUT6 (Prop_lut6_I3_O)        0.124    35.994 r  iCPU/regfile_inst/x1[0]_i_7/O
                         net (fo=1, routed)           1.035    37.030    iCPU/regfile_inst/x1[0]_i_7_n_1
    SLICE_X57Y75         LUT6 (Prop_lut6_I5_O)        0.124    37.154 r  iCPU/regfile_inst/x1[0]_i_3/O
                         net (fo=12, routed)          1.431    38.585    iCPU/regfile_inst/x1[0]_i_3_n_1
    SLICE_X50Y72         LUT4 (Prop_lut4_I0_O)        0.124    38.709 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.587    39.296    iCPU/regfile_inst_n_34
    SLICE_X50Y72         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.672ns  (logic 4.541ns (27.238%)  route 12.131ns (72.762%))
  Logic Levels:           11  (LUT4=2 LUT5=2 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.714    35.328    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X57Y79         LUT6 (Prop_lut6_I1_O)        0.326    35.654 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=1, routed)           0.797    36.451    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X58Y80         LUT6 (Prop_lut6_I4_O)        0.124    36.575 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=4, routed)           1.764    38.339    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.124    38.463 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.781    39.244    iCPU/regfile_inst_n_11
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.380ns  (logic 4.665ns (28.479%)  route 11.715ns (71.521%))
  Logic Levels:           12  (LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=261, routed)         1.979    27.005    iCPU/regfile_inst/douta[21]
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    27.129 f  iCPU/regfile_inst/iMEM_i_632/O
                         net (fo=1, routed)           0.000    27.129    iCPU/regfile_inst/iMEM_i_632_n_1
    SLICE_X38Y74         MUXF7 (Prop_muxf7_I1_O)      0.214    27.343 f  iCPU/regfile_inst/iMEM_i_320/O
                         net (fo=1, routed)           0.800    28.143    iCPU/regfile_inst/iMEM_i_320_n_1
    SLICE_X38Y73         LUT6 (Prop_lut6_I3_O)        0.297    28.440 f  iCPU/regfile_inst/iMEM_i_117/O
                         net (fo=10, routed)          1.170    29.610    iCPU/regfile_inst/write_data[3]
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.124    29.734 r  iCPU/regfile_inst/iMEM_i_195/O
                         net (fo=90, routed)          0.978    30.712    iCPU/regfile_inst/iMEM_i_195_n_1
    SLICE_X62Y72         LUT5 (Prop_lut5_I0_O)        0.124    30.836 f  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=4, routed)           1.002    31.838    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X61Y72         LUT4 (Prop_lut4_I3_O)        0.152    31.990 r  iCPU/regfile_inst/iMEM_i_158/O
                         net (fo=5, routed)           1.162    33.152    iCPU/regfile_inst/iMEM_i_158_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I3_O)        0.326    33.478 f  iCPU/regfile_inst/x1[21]_i_13/O
                         net (fo=11, routed)          0.985    34.463    iCPU/regfile_inst/x1[21]_i_13_n_1
    SLICE_X56Y78         LUT5 (Prop_lut5_I1_O)        0.152    34.615 r  iCPU/regfile_inst/x1[23]_i_12/O
                         net (fo=4, routed)           0.885    35.500    iCPU/regfile_inst/x1[23]_i_12_n_1
    SLICE_X56Y79         LUT5 (Prop_lut5_I4_O)        0.326    35.826 f  iCPU/regfile_inst/b_true_reg_i_62/O
                         net (fo=1, routed)           0.818    36.644    iCPU/regfile_inst/b_true_reg_i_62_n_1
    SLICE_X55Y79         LUT6 (Prop_lut6_I5_O)        0.124    36.768 r  iCPU/regfile_inst/b_true_reg_i_18/O
                         net (fo=1, routed)           0.653    37.421    iCPU/regfile_inst/b_true_reg_i_18_n_1
    SLICE_X54Y79         LUT6 (Prop_lut6_I0_O)        0.124    37.545 r  iCPU/regfile_inst/b_true_reg_i_5/O
                         net (fo=1, routed)           0.948    38.493    iCPU/regfile_inst/b_true_reg_i_5_n_1
    SLICE_X53Y76         LUT6 (Prop_lut6_I5_O)        0.124    38.617 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.336    38.953    iCPU/inst0/b_true__0
    SLICE_X52Y75         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.358ns  (logic 4.145ns (25.339%)  route 12.213ns (74.661%))
  Logic Levels:           12  (LUT3=2 LUT4=3 LUT5=3 LUT6=4)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.022 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=23, routed)          1.600    26.622    iCPU/inst0/douta[4]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    26.746 f  iCPU/inst0/pc_next0_carry_i_5/O
                         net (fo=31, routed)          0.899    27.646    iCPU/inst0/bbstub_douta[0]
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    27.770 r  iCPU/inst0/pc_next0_carry__2_i_5/O
                         net (fo=35, routed)          2.026    29.796    iCPU/inst0/pc_next0_carry_i_5_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124    29.920 r  iCPU/inst0/x1[13]_i_16/O
                         net (fo=1, routed)           0.606    30.526    iCPU/regfile_inst/x1[13]_i_6_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.650 r  iCPU/regfile_inst/x1[13]_i_11/O
                         net (fo=3, routed)           0.832    31.482    iCPU/regfile_inst/x1[13]_i_11_n_1
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.124    31.606 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.075    32.681    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.124    32.805 f  iCPU/regfile_inst/b_true_reg_i_27/O
                         net (fo=2, routed)           0.803    33.608    iCPU/regfile_inst/b_true_reg_i_27_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.732 r  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           0.762    34.495    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y80         LUT3 (Prop_lut3_I1_O)        0.124    34.619 r  iCPU/regfile_inst/b_true_reg_i_64/O
                         net (fo=7, routed)           0.697    35.315    iCPU/regfile_inst/b_true_reg_i_64_n_1
    SLICE_X53Y80         LUT6 (Prop_lut6_I4_O)        0.124    35.439 r  iCPU/regfile_inst/b_true_reg_i_23/O
                         net (fo=2, routed)           1.009    36.448    iCPU/regfile_inst/b_true_reg_i_23_n_1
    SLICE_X57Y80         LUT5 (Prop_lut5_I2_O)        0.124    36.572 r  iCPU/regfile_inst/x1[31]_i_4/O
                         net (fo=2, routed)           0.876    37.448    iCPU/regfile_inst/x1[31]_i_4_n_1
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.119    37.567 f  iCPU/regfile_inst/x1[31]_i_2/O
                         net (fo=5, routed)           0.473    38.041    iCPU/regfile_inst/x1[31]_i_2_n_1
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.332    38.373 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.554    38.927    iCPU/regfile_inst_n_3
    SLICE_X48Y81         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.241ns  (logic 3.818ns (23.509%)  route 12.423ns (76.491%))
  Logic Levels:           11  (LUT3=1 LUT4=3 LUT5=4 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.022 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=23, routed)          1.600    26.622    iCPU/inst0/douta[4]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    26.746 f  iCPU/inst0/pc_next0_carry_i_5/O
                         net (fo=31, routed)          0.899    27.646    iCPU/inst0/bbstub_douta[0]
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    27.770 r  iCPU/inst0/pc_next0_carry__2_i_5/O
                         net (fo=35, routed)          2.026    29.796    iCPU/inst0/pc_next0_carry_i_5_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124    29.920 r  iCPU/inst0/x1[13]_i_16/O
                         net (fo=1, routed)           0.606    30.526    iCPU/regfile_inst/x1[13]_i_6_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.650 r  iCPU/regfile_inst/x1[13]_i_11/O
                         net (fo=3, routed)           0.832    31.482    iCPU/regfile_inst/x1[13]_i_11_n_1
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.124    31.606 f  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.075    32.681    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.124    32.805 f  iCPU/regfile_inst/b_true_reg_i_27/O
                         net (fo=2, routed)           0.803    33.608    iCPU/regfile_inst/b_true_reg_i_27_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.732 r  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           1.133    34.866    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y81         LUT5 (Prop_lut5_I4_O)        0.124    34.990 r  iCPU/regfile_inst/b_true_reg_i_61/O
                         net (fo=2, routed)           0.594    35.584    iCPU/regfile_inst/b_true_reg_i_61_n_1
    SLICE_X56Y81         LUT5 (Prop_lut5_I2_O)        0.124    35.708 r  iCPU/regfile_inst/x1[26]_i_4/O
                         net (fo=2, routed)           1.199    36.907    iCPU/regfile_inst/x1[26]_i_4_n_1
    SLICE_X51Y80         LUT3 (Prop_lut3_I0_O)        0.124    37.031 f  iCPU/regfile_inst/x1[26]_i_2/O
                         net (fo=5, routed)           0.846    37.877    iCPU/regfile_inst/x1[26]_i_2_n_1
    SLICE_X49Y80         LUT4 (Prop_lut4_I2_O)        0.124    38.001 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.809    38.809    iCPU/regfile_inst_n_8
    SLICE_X49Y78         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.079ns  (logic 4.046ns (25.163%)  route 12.033ns (74.837%))
  Logic Levels:           11  (LUT4=4 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.735    22.568    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454    25.022 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=23, routed)          1.600    26.622    iCPU/inst0/douta[4]
    SLICE_X53Y73         LUT6 (Prop_lut6_I1_O)        0.124    26.746 f  iCPU/inst0/pc_next0_carry_i_5/O
                         net (fo=31, routed)          0.899    27.646    iCPU/inst0/bbstub_douta[0]
    SLICE_X53Y75         LUT5 (Prop_lut5_I4_O)        0.124    27.770 r  iCPU/inst0/pc_next0_carry__2_i_5/O
                         net (fo=35, routed)          2.026    29.796    iCPU/inst0/pc_next0_carry_i_5_0
    SLICE_X52Y75         LUT4 (Prop_lut4_I1_O)        0.124    29.920 r  iCPU/inst0/x1[13]_i_16/O
                         net (fo=1, routed)           0.606    30.526    iCPU/regfile_inst/x1[13]_i_6_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I2_O)        0.124    30.650 f  iCPU/regfile_inst/x1[13]_i_11/O
                         net (fo=3, routed)           0.832    31.482    iCPU/regfile_inst/x1[13]_i_11_n_1
    SLICE_X56Y74         LUT4 (Prop_lut4_I3_O)        0.124    31.606 r  iCPU/regfile_inst/b_true_reg_i_42/O
                         net (fo=4, routed)           1.075    32.681    iCPU/regfile_inst/b_true_reg_i_42_n_1
    SLICE_X58Y75         LUT5 (Prop_lut5_I0_O)        0.124    32.805 r  iCPU/regfile_inst/b_true_reg_i_27/O
                         net (fo=2, routed)           0.803    33.608    iCPU/regfile_inst/b_true_reg_i_27_n_1
    SLICE_X56Y75         LUT6 (Prop_lut6_I4_O)        0.124    33.732 f  iCPU/regfile_inst/b_true_reg_i_49/O
                         net (fo=8, routed)           1.133    34.866    iCPU/regfile_inst/b_true_reg_i_49_n_1
    SLICE_X55Y81         LUT4 (Prop_lut4_I2_O)        0.150    35.016 r  iCPU/regfile_inst/x1[27]_i_15/O
                         net (fo=2, routed)           0.448    35.463    iCPU/regfile_inst/x1[27]_i_15_n_1
    SLICE_X55Y81         LUT6 (Prop_lut6_I3_O)        0.326    35.789 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=1, routed)           0.655    36.445    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X54Y81         LUT6 (Prop_lut6_I4_O)        0.124    36.569 f  iCPU/regfile_inst/x1[27]_i_2/O
                         net (fo=5, routed)           1.375    37.943    iCPU/regfile_inst/x1[27]_i_2_n_1
    SLICE_X46Y78         LUT4 (Prop_lut4_I2_O)        0.124    38.067 r  iCPU/regfile_inst/pc_next_reg[27]_i_1/O
                         net (fo=1, routed)           0.580    38.648    iCPU/regfile_inst_n_7
    SLICE_X48Y78         LDCE                                         r  iCPU/pc_next_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.898ns  (logic 4.276ns (26.897%)  route 11.622ns (73.103%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.739    22.572    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.026 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=260, routed)         2.499    27.526    iCPU/regfile_inst/douta[16]
    SLICE_X47Y86         LUT6 (Prop_lut6_I2_O)        0.124    27.650 r  iCPU/regfile_inst/b_true_reg_i_93/O
                         net (fo=1, routed)           0.404    28.054    iCPU/regfile_inst/b_true_reg_i_93_n_1
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.124    28.178 f  iCPU/regfile_inst/b_true_reg_i_53/O
                         net (fo=1, routed)           0.437    28.615    iCPU/regfile_inst/b_true_reg_i_53_n_1
    SLICE_X47Y81         LUT6 (Prop_lut6_I2_O)        0.124    28.739 r  iCPU/regfile_inst/b_true_reg_i_15/O
                         net (fo=9, routed)           1.266    30.005    iCPU/regfile_inst/b_true_reg_i_15_n_1
    SLICE_X60Y79         LUT2 (Prop_lut2_I1_O)        0.150    30.155 r  iCPU/regfile_inst/x1[31]_i_12/O
                         net (fo=7, routed)           0.838    30.993    iCPU/regfile_inst/x1[31]_i_12_n_1
    SLICE_X59Y79         LUT4 (Prop_lut4_I3_O)        0.354    31.347 r  iCPU/regfile_inst/x1[18]_i_26/O
                         net (fo=2, routed)           0.589    31.937    iCPU/regfile_inst/x1[18]_i_26_n_1
    SLICE_X59Y80         LUT5 (Prop_lut5_I1_O)        0.326    32.263 f  iCPU/regfile_inst/x1[18]_i_16/O
                         net (fo=2, routed)           0.790    33.053    iCPU/regfile_inst/x1[18]_i_16_n_1
    SLICE_X60Y80         LUT6 (Prop_lut6_I5_O)        0.124    33.177 f  iCPU/regfile_inst/x1[19]_i_17/O
                         net (fo=1, routed)           0.949    34.126    iCPU/regfile_inst/x1[19]_i_17_n_1
    SLICE_X60Y78         LUT5 (Prop_lut5_I4_O)        0.124    34.250 r  iCPU/regfile_inst/x1[19]_i_11/O
                         net (fo=1, routed)           0.931    35.181    iCPU/regfile_inst/x1[19]_i_11_n_1
    SLICE_X62Y77         LUT3 (Prop_lut3_I2_O)        0.124    35.305 r  iCPU/regfile_inst/x1[19]_i_7/O
                         net (fo=1, routed)           0.618    35.923    iCPU/regfile_inst/x1[19]_i_7_n_1
    SLICE_X58Y78         LUT6 (Prop_lut6_I5_O)        0.124    36.047 r  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=7, routed)           1.485    37.532    iCPU/regfile_inst/x1[19]_i_2_n_1
    SLICE_X46Y76         LUT4 (Prop_lut4_I0_O)        0.124    37.656 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.814    38.470    iCPU/regfile_inst_n_15
    SLICE_X49Y76         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 1.453ns (63.216%)  route 0.845ns (36.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          0.681    24.048    iCPU/regfile_inst/douta[2]
    SLICE_X53Y71         LUT4 (Prop_lut4_I2_O)        0.100    24.148 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.164    24.312    iCPU/regfile_inst_n_30
    SLICE_X52Y71         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.623ns  (logic 1.453ns (55.397%)  route 1.170ns (44.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          0.886    24.253    iCPU/regfile_inst/douta[2]
    SLICE_X52Y74         LUT4 (Prop_lut4_I2_O)        0.100    24.353 r  iCPU/regfile_inst/pc_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.284    24.637    iCPU/regfile_inst_n_28
    SLICE_X52Y74         LDCE                                         r  iCPU/pc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.637ns  (logic 1.473ns (55.866%)  route 1.164ns (44.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=50, routed)          1.164    24.531    iCPU/regfile_inst/douta[3]
    SLICE_X50Y71         LUT4 (Prop_lut4_I1_O)        0.120    24.651 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    24.651    iCPU/regfile_inst_n_31
    SLICE_X50Y71         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.743ns  (logic 1.453ns (52.973%)  route 1.290ns (47.027%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.005    24.372    iCPU/regfile_inst/douta[2]
    SLICE_X51Y74         LUT4 (Prop_lut4_I2_O)        0.100    24.472 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.285    24.757    iCPU/regfile_inst_n_24
    SLICE_X51Y74         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.753ns  (logic 1.453ns (52.786%)  route 1.300ns (47.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=44, routed)          1.018    24.385    iCPU/regfile_inst/douta[13]
    SLICE_X53Y76         LUT6 (Prop_lut6_I1_O)        0.100    24.485 r  iCPU/regfile_inst/b_true_reg_i_1/O
                         net (fo=1, routed)           0.282    24.767    iCPU/inst0/b_true__0
    SLICE_X52Y75         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.761ns  (logic 1.453ns (52.620%)  route 1.308ns (47.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=50, routed)          0.991    24.358    iCPU/regfile_inst/douta[3]
    SLICE_X50Y74         LUT4 (Prop_lut4_I1_O)        0.100    24.458 r  iCPU/regfile_inst/pc_next_reg[7]_i_1/O
                         net (fo=1, routed)           0.317    24.775    iCPU/regfile_inst_n_27
    SLICE_X50Y74         LDCE                                         r  iCPU/pc_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.843ns  (logic 1.453ns (51.114%)  route 1.390ns (48.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          1.112    24.479    iCPU/regfile_inst/douta[2]
    SLICE_X50Y72         LUT4 (Prop_lut4_I2_O)        0.100    24.579 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.278    24.857    iCPU/regfile_inst_n_32
    SLICE_X50Y72         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.895ns  (logic 1.446ns (49.948%)  route 1.449ns (50.052%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=52, routed)          0.858    24.225    iCPU/regfile_inst/douta[2]
    SLICE_X50Y75         LUT4 (Prop_lut4_I2_O)        0.093    24.318 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.591    24.909    iCPU/regfile_inst_n_21
    SLICE_X49Y75         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.453ns (47.271%)  route 1.621ns (52.729%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=50, routed)          0.956    24.323    iCPU/regfile_inst/douta[3]
    SLICE_X50Y74         LUT4 (Prop_lut4_I1_O)        0.100    24.423 r  iCPU/regfile_inst/pc_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.664    25.088    iCPU/regfile_inst_n_25
    SLICE_X49Y72         LDCE                                         r  iCPU/pc_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.074ns  (logic 1.453ns (47.262%)  route 1.621ns (52.738%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.563    22.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.367 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=50, routed)          1.304    24.671    iCPU/regfile_inst/douta[3]
    SLICE_X50Y74         LUT4 (Prop_lut4_I1_O)        0.100    24.771 r  iCPU/regfile_inst/pc_next_reg[5]_i_1/O
                         net (fo=1, routed)           0.317    25.088    iCPU/regfile_inst_n_29
    SLICE_X50Y74         LDCE                                         r  iCPU/pc_next_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1246 Endpoints
Min Delay          1246 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x3_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.474ns  (logic 1.283ns (13.543%)  route 8.191ns (86.457%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.412     9.474    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    -3.020    iCPU/regfile_inst/clk0
    SLICE_X62Y81         FDRE                                         r  iCPU/regfile_inst/x3_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x30_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.223ns  (logic 1.283ns (13.911%)  route 7.940ns (86.089%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.161     9.223    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.533    -3.017    iCPU/regfile_inst/clk0
    SLICE_X63Y83         FDRE                                         r  iCPU/regfile_inst/x30_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.146ns  (logic 1.283ns (14.029%)  route 7.863ns (85.971%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.084     9.146    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.530    -3.020    iCPU/regfile_inst/clk0
    SLICE_X63Y81         FDRE                                         r  iCPU/regfile_inst/x1_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x18_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.050ns  (logic 1.283ns (14.177%)  route 7.767ns (85.823%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.988     9.050    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.529    -3.021    iCPU/regfile_inst/clk0
    SLICE_X59Y82         FDRE                                         r  iCPU/regfile_inst/x18_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x6_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.988ns  (logic 1.283ns (14.275%)  route 7.705ns (85.725%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926     8.988    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    -3.019    iCPU/regfile_inst/clk0
    SLICE_X64Y81         FDRE                                         r  iCPU/regfile_inst/x6_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x7_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.988ns  (logic 1.283ns (14.275%)  route 7.705ns (85.725%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.926     8.988    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.531    -3.019    iCPU/regfile_inst/clk0
    SLICE_X65Y81         FDRE                                         r  iCPU/regfile_inst/x7_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x10_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.941ns  (logic 1.283ns (14.350%)  route 7.658ns (85.650%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.880     8.941    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.535    -3.015    iCPU/regfile_inst/clk0
    SLICE_X62Y85         FDRE                                         r  iCPU/regfile_inst/x10_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x20_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.902ns  (logic 1.283ns (14.412%)  route 7.619ns (85.588%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.593     5.912    iDec/x1[31]_i_6_n_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.036 f  iDec/x1[29]_i_3/O
                         net (fo=1, routed)           0.968     7.004    iCPU/regfile_inst/x31_reg[29]_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          1.775     8.902    iCPU/regfile_inst/x1[29]_i_1_n_1
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.472    -3.078    iCPU/regfile_inst/clk0
    SLICE_X36Y83         FDRE                                         r  iCPU/regfile_inst/x20_reg[29]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x27_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.902ns  (logic 1.283ns (14.413%)  route 7.619ns (85.587%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.705     6.024    iDec/x1[31]_i_6_n_1
    SLICE_X52Y77         LUT6 (Prop_lut6_I0_O)        0.124     6.148 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.789     6.937    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X51Y77         LUT6 (Prop_lut6_I5_O)        0.124     7.061 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          1.840     8.902    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.532    -3.018    iCPU/regfile_inst/clk0
    SLICE_X61Y82         FDRE                                         r  iCPU/regfile_inst/x27_reg[19]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x8_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.877ns  (logic 1.283ns (14.454%)  route 7.594ns (85.546%))
  Logic Levels:           5  (LDCE=1 LUT2=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/L7/G
    SLICE_X48Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/L7/Q
                         net (fo=26, routed)          2.741     3.300    iDec/cs_gpio
    SLICE_X54Y71         LUT2 (Prop_lut2_I0_O)        0.148     3.448 f  iDec/x1[7]_i_2/O
                         net (fo=12, routed)          0.543     3.991    iDec/cs_uart_reg_0
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.328     4.319 f  iDec/x1[31]_i_6/O
                         net (fo=17, routed)          1.593     5.912    iDec/x1[31]_i_6_n_1
    SLICE_X53Y79         LUT6 (Prop_lut6_I0_O)        0.124     6.036 f  iDec/x1[29]_i_3/O
                         net (fo=1, routed)           0.968     7.004    iCPU/regfile_inst/x31_reg[29]_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I5_O)        0.124     7.128 r  iCPU/regfile_inst/x1[29]_i_1/O
                         net (fo=31, routed)          1.749     8.877    iCPU/regfile_inst/x1[29]_i_1_n_1
    SLICE_X36Y79         FDRE                                         r  iCPU/regfile_inst/x8_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        1.468    -3.082    iCPU/regfile_inst/clk0
    SLICE_X36Y79         FDRE                                         r  iCPU/regfile_inst/x8_reg[29]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.269ns (70.841%)  route 0.111ns (29.159%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[19]/G
    SLICE_X49Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[19]/Q
                         net (fo=1, routed)           0.111     0.269    iCPU/inst0/Q[19]
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  iCPU/inst0/pc[17]_i_3/O
                         net (fo=1, routed)           0.000     0.314    iCPU/inst0/pc[17]_i_3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.380 r  iCPU/inst0/pc_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.380    iCPU/inst0_n_48
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.809    -1.337    iCPU/clk0
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[19]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.266ns (64.922%)  route 0.144ns (35.078%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[24]/G
    SLICE_X49Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[24]/Q
                         net (fo=1, routed)           0.144     0.302    iCPU/inst0/Q[24]
    SLICE_X47Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.347 r  iCPU/inst0/pc[21]_i_2/O
                         net (fo=1, routed)           0.000     0.347    iCPU/inst0/pc[21]_i_2_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.410 r  iCPU/inst0/pc_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.410    iCPU/inst0_n_51
    SLICE_X47Y77         FDCE                                         r  iCPU/pc_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.811    -1.335    iCPU/clk0
    SLICE_X47Y77         FDCE                                         r  iCPU/pc_reg[24]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.266ns (64.767%)  route 0.145ns (35.233%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[28]/G
    SLICE_X49Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[28]/Q
                         net (fo=1, routed)           0.145     0.303    iCPU/inst0/Q[28]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.348 r  iCPU/inst0/pc[25]_i_2/O
                         net (fo=1, routed)           0.000     0.348    iCPU/inst0/pc[25]_i_2_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.411 r  iCPU/inst0/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.411    iCPU/inst0_n_55
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[28]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.411ns  (logic 0.273ns (66.396%)  route 0.138ns (33.604%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[1]/G
    SLICE_X47Y71         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[1]/Q
                         net (fo=1, routed)           0.138     0.296    iCPU/inst0/Q[1]
    SLICE_X47Y72         LUT3 (Prop_lut3_I2_O)        0.045     0.341 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000     0.341    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.411 r  iCPU/inst0/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.411    iCPU/inst0_n_34
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.811    -1.335    iCPU/clk0
    SLICE_X47Y72         FDCE                                         r  iCPU/pc_reg[1]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.268ns (64.935%)  route 0.145ns (35.065%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[18]/G
    SLICE_X49Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[18]/Q
                         net (fo=1, routed)           0.145     0.303    iCPU/inst0/Q[18]
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.348 r  iCPU/inst0/pc[17]_i_4/O
                         net (fo=1, routed)           0.000     0.348    iCPU/inst0/pc[17]_i_4_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.413 r  iCPU/inst0/pc_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.413    iCPU/inst0_n_49
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.809    -1.337    iCPU/clk0
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[18]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[19]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.302ns (73.173%)  route 0.111ns (26.827%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[19]/G
    SLICE_X49Y76         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[19]/Q
                         net (fo=1, routed)           0.111     0.269    iCPU/inst0/Q[19]
    SLICE_X47Y76         LUT3 (Prop_lut3_I2_O)        0.045     0.314 r  iCPU/inst0/pc[17]_i_3/O
                         net (fo=1, routed)           0.000     0.314    iCPU/inst0/pc[17]_i_3_n_1
    SLICE_X47Y76         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099     0.413 r  iCPU/inst0/pc_reg[17]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.413    iCPU/inst0_n_47
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.809    -1.337    iCPU/clk0
    SLICE_X47Y76         FDCE                                         r  iCPU/pc_reg[20]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[26]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.268ns (64.935%)  route 0.145ns (35.065%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y78         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[26]/G
    SLICE_X49Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[26]/Q
                         net (fo=1, routed)           0.145     0.303    iCPU/inst0/Q[26]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.348 r  iCPU/inst0/pc[25]_i_4/O
                         net (fo=1, routed)           0.000     0.348    iCPU/inst0/pc[25]_i_4_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.413 r  iCPU/inst0/pc_reg[25]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.413    iCPU/inst0_n_57
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[26]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[21]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.003%)  route 0.147ns (34.997%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[21]/G
    SLICE_X48Y78         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[21]/Q
                         net (fo=1, routed)           0.147     0.305    iCPU/inst0/Q[21]
    SLICE_X47Y77         LUT3 (Prop_lut3_I2_O)        0.045     0.350 r  iCPU/inst0/pc[21]_i_5/O
                         net (fo=1, routed)           0.000     0.350    iCPU/inst0/pc[21]_i_5_n_1
    SLICE_X47Y77         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.420 r  iCPU/inst0/pc_reg[21]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.420    iCPU/inst0_n_54
    SLICE_X47Y77         FDCE                                         r  iCPU/pc_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.811    -1.335    iCPU/clk0
    SLICE_X47Y77         FDCE                                         r  iCPU/pc_reg[21]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.273ns (65.003%)  route 0.147ns (34.997%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y79         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X48Y79         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.147     0.305    iCPU/inst0/Q[25]
    SLICE_X47Y78         LUT3 (Prop_lut3_I2_O)        0.045     0.350 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.350    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X47Y78         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.420 r  iCPU/inst0/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.420    iCPU/inst0_n_58
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.812    -1.334    iCPU/clk0
    SLICE_X47Y78         FDCE                                         r  iCPU/pc_reg[25]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[14]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.428ns  (logic 0.268ns (62.570%)  route 0.160ns (37.430%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[14]/G
    SLICE_X49Y75         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[14]/Q
                         net (fo=1, routed)           0.160     0.318    iCPU/inst0/Q[14]
    SLICE_X47Y75         LUT3 (Prop_lut3_I2_O)        0.045     0.363 r  iCPU/inst0/pc[13]_i_4/O
                         net (fo=1, routed)           0.000     0.363    iCPU/inst0/pc[13]_i_4_n_1
    SLICE_X47Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.428 r  iCPU/inst0/pc_reg[13]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.428    iCPU/inst0_n_45
    SLICE_X47Y75         FDCE                                         r  iCPU/pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1164, routed)        0.808    -1.338    iCPU/clk0
    SLICE_X47Y75         FDCE                                         r  iCPU/pc_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.667ns  (logic 0.559ns (33.526%)  route 1.108ns (66.474%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X51Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           1.108     1.667    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.566    47.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.302ns  (logic 0.559ns (42.930%)  route 0.743ns (57.070%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X51Y80         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.743     1.302    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.563    47.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.158ns (30.146%)  route 0.366ns (69.854%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X51Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.366     0.524    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.872    48.726    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y15         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.687ns  (logic 0.158ns (22.987%)  route 0.529ns (77.013%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y80         LDCE                         0.000     0.000 r  iDec/cs_mem_reg/L7/G
    SLICE_X51Y80         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/L7/Q
                         net (fo=2, routed)           0.529     0.687    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.875    48.729    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y14         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





