# Copyright (C) 2023  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions
# and other software and tools, and any partner logic
# functions, and any output files from any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Intel Program License
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_Y2,,,,,,,,
out[7],Output,PIN_H19,,,,,,,,
out[6],Output,PIN_J19,,,,,,,,
out[5],Output,PIN_E18,,,,,,,,
out[4],Output,PIN_F18,,,,,,,,
out[3],Output,PIN_F21,,,,,,,,
out[2],Output,PIN_E19,,,,,,,,
out[1],Output,PIN_F19,,,,,,,,
out[0],Output,PIN_G19,,,,,,,,
rst,Input,PIN_M23,,,,,,,,
