# Reading C:/modeltech64_10.6d/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.6d Feb 24 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do top_sim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.6d Lib Mapping Utility 2018.02 Feb 24 2018
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 21:41:41 on May 14,2019
# vlog -reportprogress 300 "+incdir+C:/dev/rtl/spi" -f top_sim_filelist 
# -- Compiling module tb_spi_top
# -- Compiling module spi_slave_model
# -- Compiling module wb_master_model
# -- Compiling module spi_clgen
# -- Compiling module spi_shift
# -- Compiling module spi_top
# 
# Top level modules:
# 	tb_spi_top
# End time: 21:41:41 on May 14,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt work.tb_spi_top 
# Start time: 21:41:41 on May 14,2019
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# Refreshing C:/dev/rtl/spi/modelsim/work.tb_spi_top
# Loading work.tb_spi_top
# Refreshing C:/dev/rtl/spi/modelsim/work.wb_master_model
# Loading work.wb_master_model
# Refreshing C:/dev/rtl/spi/modelsim/work.spi_top
# Loading work.spi_top
# Refreshing C:/dev/rtl/spi/modelsim/work.spi_clgen
# Loading work.spi_clgen
# Refreshing C:/dev/rtl/spi/modelsim/work.spi_shift
# Loading work.spi_shift
# Refreshing C:/dev/rtl/spi/modelsim/work.spi_slave_model
# Loading work.spi_slave_model
# 
# status:                    0 Testbench started
# 
# 
# status:                  195 done reset
# status:                  286 programmed registers
# status:                  366 verified registers
# status:                  386 generate transfer:  24 bit, msb first, tx posedge, rx negedge
# status:                 1426 transfer completed: not ok
# End time: 21:42:33 on May 14,2019, Elapsed time: 0:00:52
# Errors: 0, Warnings: 1
