<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Contiki 2.5: cpu/cc2430/dev/dma.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath"><a class="el" href="dir_2bb2cfd8296a7c3e25e97aa2e3d0a212.html">cpu</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_213a667aa7a965e90cf943d12e3524bb.html">cc2430</a>&nbsp;&raquo&nbsp;<a class="el" href="dir_3eb034693f1d8b2b68f819e6b5153450.html">dev</a>
  </div>
</div>
<div class="contents">
<h1>dma.h File Reference</h1>
<p>DMA driver header.  
<a href="#_details">More...</a></p>
<code>#include &quot;<a class="el" href="a00802_source.html">banked.h</a>&quot;</code><br/>
<code>#include &quot;<a class="el" href="a00784_source.html">cc2430_sfr.h</a>&quot;</code><br/>

<p><a href="a00810_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00039.html">dma_config_t</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA configuration structure.  <a href="a00039.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964d">dma_trigger_t</a> { <br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daee33cd0c6e92e0ee77e634a0fc7e1478">DMA_T_NONE</a> = 0, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da2cf34572cb74edbaed131e4dc1f99f69">DMA_T_PREV</a> = 1, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da9f047a8973d9c296e719b8a74d4be05c">DMA_T_T1_CH0</a> = 2, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daf391454834809c9302a8a325ca162fb7">DMA_T_T1_CH1</a> = 3, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da5fbffef8afe369bdbc3e65593186dd23">DMA_T_T1_CH2</a> = 4, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da3ffe0ab828aa775c652db1464c007771">DMA_T_T2_COMP</a> = 5, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964dae8cacd352b7fc28b3f54662ef3f57e72">DMA_T_T2_OVFL</a> = 6, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da02a6d125aaadf2fe420928338a372947">DMA_T_T3_CH0</a> = 7, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daf6e0181352b8ae494230f047f83bc6de">DMA_T_T3_CH1</a> = 8, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964dac0faf33d01d1cf195253b39311aa7395">DMA_T_T4_CH0</a> = 9, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daa1143fcf7d33e4985c056f9e44ff101c">DMA_T_T4_CH1</a> = 10, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da0d0f68bf65c21e5dc51cefe1d8d40944">DMA_T_ST</a> = 11, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da0ef87a8dbbf408ddedfe2babb37c90b0">DMA_T_IOC_0</a> = 12, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da2d84f23fc7540e7e8a471bb3ef22dad8">DMA_T_IOC_1</a> = 13, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da915efee7221fc2e387d45773390f70c2">DMA_T_URX0</a> = 14, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da4c2068ef6066c40cd4c2099c9a5cbbf1">DMA_T_UTX0</a> = 15, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da35f7e8ff69d6ad1f60931398733b1826">DMA_T_URX1</a> = 16, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da9f079ba8003bc8c88baf65fb6d5fc1c5">DMA_T_UTX1</a> = 17, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da2acc85ca862b94ec5f3e007817817d82">DMA_T_FLASH</a> = 18, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964dac333f3b570e5cd68d21164a29c12e308">DMA_T_RADIO</a> = 19, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daea5a1b8f986b2cdbe44719ca03cb31e5">DMA_T_ADC_CHALL</a> = 20, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da2fef1c95602aa22a729e50b8ae304ddc">DMA_T_ADC_CH11</a> = 21, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da1cebbeee0019bc115f52da2b2dd0c985">DMA_T_ADC_CH21</a> = 22, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da4c7f0c3f345c19f5f4e6f1d190a021cc">DMA_T_ADC_CH32</a> = 23, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964dae390e3f45a19d1c5ab09ffd2c1aee7d2">DMA_T_ADC_CH42</a> = 24, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da42b039172f04d0b47b2c5783327ec230">DMA_T_ADC_CH53</a> = 25, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964daef7ae01fd114058c68385234dd390644">DMA_T_ADC_CH63</a> = 26, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da4e480404158011ebe76a5f0140b2ed24">DMA_T_ADC_CH74</a> = 27, 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da94a5cbcb1689114b0d5b52c10f1957bd">DMA_T_ADC_CH84</a> = 28, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964dae3bb53671efeb59abe6b9afbd6d6f285">DMA_T_ENC_DW</a> = 29, 
<a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964da8f579d6bee8968ca85f571064505aa81">DMA_T_ENC_UP</a> = 30
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>DMA triggers. </p>
 <a href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964d">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2">dma_vlen_t</a> { <br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2a85bab705e99f11eca445a677745400e2">DMA_VLEN_LEN</a> =  (0 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2a18c152ccde4fd133e06f7e2416b81150">DMA_VLEN_N1</a> =  (1 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2abc2a852d9bd5f283c4ab0a31b6299233">DMA_VLEN_N</a> =  (2 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2a2c381bc00595d7c0a93cbd0ed690c04d">DMA_VLEN_N2</a> =  (3 &lt;&lt; 5), 
<br/>
&nbsp;&nbsp;<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2ac9b735786917220c03419c75cf1f1ced">DMA_VLEN_N3</a> =  (4 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2a86e1cb68e370666db2bbf6a5efa960ca">DMA_VLEN_RES1</a> =  (5 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2a485b8763e47a5e06d4fbaf20dda45e88">DMA_VLEN_RES2</a> =  (6 &lt;&lt; 5), 
<a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2adc724637d0b85da7e05e2cd40feb0713">DMA_VLEN_LEN2</a> =  (7 &lt;&lt; 5)
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>variable DMA length modes </p>
 <a href="a00810.html#a4e415d3875e64e1effd98503eae5eda2">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822a">dma_inc_t</a> { <a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822aa94201d5106c445fb3b6419d5c06c6247">DMA_NOINC</a> =  0, 
<a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822aa50a7b771323b726fe6b123582fa4df62">DMA_INC</a> =  1, 
<a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822aab568331cb866a818eb881b331d21238b">DMA_INC2</a> =  2, 
<a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822aac8fe092d246df092b285b6e587dc1595">DMA_DEC</a> =  3
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>address increment modes </p>
 <a href="a00810.html#ae39b3fde51d45d53a53429f8a233822a">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863b">dma_type_t</a> { <a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863ba941223bcd09e11c796b560f5850cef8e">DMA_SINGLE</a> =  0, 
<a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863ba6d0708304b8a196e94ecb756860f3f3e">DMA_BLOCK</a> =  1, 
<a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863ba85c9c5bf26b3bd30a13c0b25371a8ea3">DMA_RPT</a> =  2, 
<a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863ba50d32ce248271db4bb17ca43eaef95f8">DMA_BLOCK_RPT</a> = 3
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>transfer types </p>
 <a href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863b">More...</a><br/></td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00810.html#a0d9b941140b3875af5a289f182d49ebd">dma_ISR</a> (void) __interrupt(DMA_VECTOR)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">DMA interrupt service routine.  <a href="#a0d9b941140b3875af5a289f182d49ebd"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>DMA driver header. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>Original: Martti Huttunen &lt;<a href="mailto:martti@sensinode.com">martti@sensinode.com</a>&gt; Port: Zach Shelby &lt;<a href="mailto:zach@sensinode.com">zach@sensinode.com</a>&gt; </dd></dl>

<p>Definition in file <a class="el" href="a00810_source.html">dma.h</a>.</p>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ae39b3fde51d45d53a53429f8a233822a"></a><!-- doxytag: member="dma.h::dma_inc_t" ref="ae39b3fde51d45d53a53429f8a233822a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00810.html#ae39b3fde51d45d53a53429f8a233822a">dma_inc_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>address increment modes </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ae39b3fde51d45d53a53429f8a233822aa94201d5106c445fb3b6419d5c06c6247"></a><!-- doxytag: member="DMA_NOINC" ref="ae39b3fde51d45d53a53429f8a233822aa94201d5106c445fb3b6419d5c06c6247" args="" -->DMA_NOINC</em>&nbsp;</td><td>
<p>No increment </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae39b3fde51d45d53a53429f8a233822aa50a7b771323b726fe6b123582fa4df62"></a><!-- doxytag: member="DMA_INC" ref="ae39b3fde51d45d53a53429f8a233822aa50a7b771323b726fe6b123582fa4df62" args="" -->DMA_INC</em>&nbsp;</td><td>
<p>Increment </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae39b3fde51d45d53a53429f8a233822aab568331cb866a818eb881b331d21238b"></a><!-- doxytag: member="DMA_INC2" ref="ae39b3fde51d45d53a53429f8a233822aab568331cb866a818eb881b331d21238b" args="" -->DMA_INC2</em>&nbsp;</td><td>
<p>Increment 2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ae39b3fde51d45d53a53429f8a233822aac8fe092d246df092b285b6e587dc1595"></a><!-- doxytag: member="DMA_DEC" ref="ae39b3fde51d45d53a53429f8a233822aac8fe092d246df092b285b6e587dc1595" args="" -->DMA_DEC</em>&nbsp;</td><td>
<p>Decrement </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="a00810_source.html#l00065">65</a> of file <a class="el" href="a00810_source.html">dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964d"></a><!-- doxytag: member="dma.h::dma_trigger_t" ref="a5c1063a45bd037868ad1aca1b7c5964d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00810.html#a5c1063a45bd037868ad1aca1b7c5964d">dma_trigger_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA triggers. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daee33cd0c6e92e0ee77e634a0fc7e1478"></a><!-- doxytag: member="DMA_T_NONE" ref="a5c1063a45bd037868ad1aca1b7c5964daee33cd0c6e92e0ee77e634a0fc7e1478" args="" -->DMA_T_NONE</em>&nbsp;</td><td>
<p>DMA No trigger, setting DMAREQ.DMAREQx bit starts transfer </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da2cf34572cb74edbaed131e4dc1f99f69"></a><!-- doxytag: member="DMA_T_PREV" ref="a5c1063a45bd037868ad1aca1b7c5964da2cf34572cb74edbaed131e4dc1f99f69" args="" -->DMA_T_PREV</em>&nbsp;</td><td>
<p>DMA DMA channel is triggered by completion of previous channel </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da9f047a8973d9c296e719b8a74d4be05c"></a><!-- doxytag: member="DMA_T_T1_CH0" ref="a5c1063a45bd037868ad1aca1b7c5964da9f047a8973d9c296e719b8a74d4be05c" args="" -->DMA_T_T1_CH0</em>&nbsp;</td><td>
<p>Timer 1 Timer 1, compare, channel 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daf391454834809c9302a8a325ca162fb7"></a><!-- doxytag: member="DMA_T_T1_CH1" ref="a5c1063a45bd037868ad1aca1b7c5964daf391454834809c9302a8a325ca162fb7" args="" -->DMA_T_T1_CH1</em>&nbsp;</td><td>
<p>Timer 1 Timer 1, compare, channel 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da5fbffef8afe369bdbc3e65593186dd23"></a><!-- doxytag: member="DMA_T_T1_CH2" ref="a5c1063a45bd037868ad1aca1b7c5964da5fbffef8afe369bdbc3e65593186dd23" args="" -->DMA_T_T1_CH2</em>&nbsp;</td><td>
<p>Timer 1 Timer 1, compare, channel 2 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da3ffe0ab828aa775c652db1464c007771"></a><!-- doxytag: member="DMA_T_T2_COMP" ref="a5c1063a45bd037868ad1aca1b7c5964da3ffe0ab828aa775c652db1464c007771" args="" -->DMA_T_T2_COMP</em>&nbsp;</td><td>
<p>Timer 2 Timer 2, compare </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964dae8cacd352b7fc28b3f54662ef3f57e72"></a><!-- doxytag: member="DMA_T_T2_OVFL" ref="a5c1063a45bd037868ad1aca1b7c5964dae8cacd352b7fc28b3f54662ef3f57e72" args="" -->DMA_T_T2_OVFL</em>&nbsp;</td><td>
<p>Timer 2 Timer 2, overflow </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da02a6d125aaadf2fe420928338a372947"></a><!-- doxytag: member="DMA_T_T3_CH0" ref="a5c1063a45bd037868ad1aca1b7c5964da02a6d125aaadf2fe420928338a372947" args="" -->DMA_T_T3_CH0</em>&nbsp;</td><td>
<p>Timer 3 Timer 3, compare, channel 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daf6e0181352b8ae494230f047f83bc6de"></a><!-- doxytag: member="DMA_T_T3_CH1" ref="a5c1063a45bd037868ad1aca1b7c5964daf6e0181352b8ae494230f047f83bc6de" args="" -->DMA_T_T3_CH1</em>&nbsp;</td><td>
<p>Timer 3 Timer 3, compare, channel 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964dac0faf33d01d1cf195253b39311aa7395"></a><!-- doxytag: member="DMA_T_T4_CH0" ref="a5c1063a45bd037868ad1aca1b7c5964dac0faf33d01d1cf195253b39311aa7395" args="" -->DMA_T_T4_CH0</em>&nbsp;</td><td>
<p>Timer 4 Timer 4, compare, channel 0 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daa1143fcf7d33e4985c056f9e44ff101c"></a><!-- doxytag: member="DMA_T_T4_CH1" ref="a5c1063a45bd037868ad1aca1b7c5964daa1143fcf7d33e4985c056f9e44ff101c" args="" -->DMA_T_T4_CH1</em>&nbsp;</td><td>
<p>Timer 4 Timer 4, compare, channel 1 </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da0d0f68bf65c21e5dc51cefe1d8d40944"></a><!-- doxytag: member="DMA_T_ST" ref="a5c1063a45bd037868ad1aca1b7c5964da0d0f68bf65c21e5dc51cefe1d8d40944" args="" -->DMA_T_ST</em>&nbsp;</td><td>
<p>Sleep Timer Sleep Timer compare </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da0ef87a8dbbf408ddedfe2babb37c90b0"></a><!-- doxytag: member="DMA_T_IOC_0" ref="a5c1063a45bd037868ad1aca1b7c5964da0ef87a8dbbf408ddedfe2babb37c90b0" args="" -->DMA_T_IOC_0</em>&nbsp;</td><td>
<p>IO Controller Port 0 I/O pin input transition </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da2d84f23fc7540e7e8a471bb3ef22dad8"></a><!-- doxytag: member="DMA_T_IOC_1" ref="a5c1063a45bd037868ad1aca1b7c5964da2d84f23fc7540e7e8a471bb3ef22dad8" args="" -->DMA_T_IOC_1</em>&nbsp;</td><td>
<p>IO Controller Port 1 I/O pin input transition </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da915efee7221fc2e387d45773390f70c2"></a><!-- doxytag: member="DMA_T_URX0" ref="a5c1063a45bd037868ad1aca1b7c5964da915efee7221fc2e387d45773390f70c2" args="" -->DMA_T_URX0</em>&nbsp;</td><td>
<p>USART0 USART0 RX complete </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da4c2068ef6066c40cd4c2099c9a5cbbf1"></a><!-- doxytag: member="DMA_T_UTX0" ref="a5c1063a45bd037868ad1aca1b7c5964da4c2068ef6066c40cd4c2099c9a5cbbf1" args="" -->DMA_T_UTX0</em>&nbsp;</td><td>
<p>USART0 USART0 TX complete </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da35f7e8ff69d6ad1f60931398733b1826"></a><!-- doxytag: member="DMA_T_URX1" ref="a5c1063a45bd037868ad1aca1b7c5964da35f7e8ff69d6ad1f60931398733b1826" args="" -->DMA_T_URX1</em>&nbsp;</td><td>
<p>USART1 USART1 RX complete </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da9f079ba8003bc8c88baf65fb6d5fc1c5"></a><!-- doxytag: member="DMA_T_UTX1" ref="a5c1063a45bd037868ad1aca1b7c5964da9f079ba8003bc8c88baf65fb6d5fc1c5" args="" -->DMA_T_UTX1</em>&nbsp;</td><td>
<p>USART1 USART1 TX complete </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da2acc85ca862b94ec5f3e007817817d82"></a><!-- doxytag: member="DMA_T_FLASH" ref="a5c1063a45bd037868ad1aca1b7c5964da2acc85ca862b94ec5f3e007817817d82" args="" -->DMA_T_FLASH</em>&nbsp;</td><td>
<p>Flash controller Flash data write complete </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964dac333f3b570e5cd68d21164a29c12e308"></a><!-- doxytag: member="DMA_T_RADIO" ref="a5c1063a45bd037868ad1aca1b7c5964dac333f3b570e5cd68d21164a29c12e308" args="" -->DMA_T_RADIO</em>&nbsp;</td><td>
<p>Radio RF packet byte received/transmit </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daea5a1b8f986b2cdbe44719ca03cb31e5"></a><!-- doxytag: member="DMA_T_ADC_CHALL" ref="a5c1063a45bd037868ad1aca1b7c5964daea5a1b8f986b2cdbe44719ca03cb31e5" args="" -->DMA_T_ADC_CHALL</em>&nbsp;</td><td>
<p>ADC ADC end of a conversion in a sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da2fef1c95602aa22a729e50b8ae304ddc"></a><!-- doxytag: member="DMA_T_ADC_CH11" ref="a5c1063a45bd037868ad1aca1b7c5964da2fef1c95602aa22a729e50b8ae304ddc" args="" -->DMA_T_ADC_CH11</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 0 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da1cebbeee0019bc115f52da2b2dd0c985"></a><!-- doxytag: member="DMA_T_ADC_CH21" ref="a5c1063a45bd037868ad1aca1b7c5964da1cebbeee0019bc115f52da2b2dd0c985" args="" -->DMA_T_ADC_CH21</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 1 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da4c7f0c3f345c19f5f4e6f1d190a021cc"></a><!-- doxytag: member="DMA_T_ADC_CH32" ref="a5c1063a45bd037868ad1aca1b7c5964da4c7f0c3f345c19f5f4e6f1d190a021cc" args="" -->DMA_T_ADC_CH32</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 2 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964dae390e3f45a19d1c5ab09ffd2c1aee7d2"></a><!-- doxytag: member="DMA_T_ADC_CH42" ref="a5c1063a45bd037868ad1aca1b7c5964dae390e3f45a19d1c5ab09ffd2c1aee7d2" args="" -->DMA_T_ADC_CH42</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 3 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da42b039172f04d0b47b2c5783327ec230"></a><!-- doxytag: member="DMA_T_ADC_CH53" ref="a5c1063a45bd037868ad1aca1b7c5964da42b039172f04d0b47b2c5783327ec230" args="" -->DMA_T_ADC_CH53</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 4 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964daef7ae01fd114058c68385234dd390644"></a><!-- doxytag: member="DMA_T_ADC_CH63" ref="a5c1063a45bd037868ad1aca1b7c5964daef7ae01fd114058c68385234dd390644" args="" -->DMA_T_ADC_CH63</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 5 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da4e480404158011ebe76a5f0140b2ed24"></a><!-- doxytag: member="DMA_T_ADC_CH74" ref="a5c1063a45bd037868ad1aca1b7c5964da4e480404158011ebe76a5f0140b2ed24" args="" -->DMA_T_ADC_CH74</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 6 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da94a5cbcb1689114b0d5b52c10f1957bd"></a><!-- doxytag: member="DMA_T_ADC_CH84" ref="a5c1063a45bd037868ad1aca1b7c5964da94a5cbcb1689114b0d5b52c10f1957bd" args="" -->DMA_T_ADC_CH84</em>&nbsp;</td><td>
<p>ADC ADC end of conversion channel 7 in sequence, sample ready </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964dae3bb53671efeb59abe6b9afbd6d6f285"></a><!-- doxytag: member="DMA_T_ENC_DW" ref="a5c1063a45bd037868ad1aca1b7c5964dae3bb53671efeb59abe6b9afbd6d6f285" args="" -->DMA_T_ENC_DW</em>&nbsp;</td><td>
<p>AES AES encryption processor requests download input data </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a5c1063a45bd037868ad1aca1b7c5964da8f579d6bee8968ca85f571064505aa81"></a><!-- doxytag: member="DMA_T_ENC_UP" ref="a5c1063a45bd037868ad1aca1b7c5964da8f579d6bee8968ca85f571064505aa81" args="" -->DMA_T_ENC_UP</em>&nbsp;</td><td>
<p>AES AES encryption processor requests upload output data </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="a00810_source.html#l00015">15</a> of file <a class="el" href="a00810_source.html">dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="a1eee1e02499e4f74e61cc5131bc9863b"></a><!-- doxytag: member="dma.h::dma_type_t" ref="a1eee1e02499e4f74e61cc5131bc9863b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00810.html#a1eee1e02499e4f74e61cc5131bc9863b">dma_type_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>transfer types </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a1eee1e02499e4f74e61cc5131bc9863ba941223bcd09e11c796b560f5850cef8e"></a><!-- doxytag: member="DMA_SINGLE" ref="a1eee1e02499e4f74e61cc5131bc9863ba941223bcd09e11c796b560f5850cef8e" args="" -->DMA_SINGLE</em>&nbsp;</td><td>
<p>Single </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1eee1e02499e4f74e61cc5131bc9863ba6d0708304b8a196e94ecb756860f3f3e"></a><!-- doxytag: member="DMA_BLOCK" ref="a1eee1e02499e4f74e61cc5131bc9863ba6d0708304b8a196e94ecb756860f3f3e" args="" -->DMA_BLOCK</em>&nbsp;</td><td>
<p>Block </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1eee1e02499e4f74e61cc5131bc9863ba85c9c5bf26b3bd30a13c0b25371a8ea3"></a><!-- doxytag: member="DMA_RPT" ref="a1eee1e02499e4f74e61cc5131bc9863ba85c9c5bf26b3bd30a13c0b25371a8ea3" args="" -->DMA_RPT</em>&nbsp;</td><td>
<p>Repeated single </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a1eee1e02499e4f74e61cc5131bc9863ba50d32ce248271db4bb17ca43eaef95f8"></a><!-- doxytag: member="DMA_BLOCK_RPT" ref="a1eee1e02499e4f74e61cc5131bc9863ba50d32ce248271db4bb17ca43eaef95f8" args="" -->DMA_BLOCK_RPT</em>&nbsp;</td><td>
<p>Repeated block </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="a00810_source.html#l00074">74</a> of file <a class="el" href="a00810_source.html">dma.h</a>.</p>

</div>
</div>
<a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2"></a><!-- doxytag: member="dma.h::dma_vlen_t" ref="a4e415d3875e64e1effd98503eae5eda2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00810.html#a4e415d3875e64e1effd98503eae5eda2">dma_vlen_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>variable DMA length modes </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2a85bab705e99f11eca445a677745400e2"></a><!-- doxytag: member="DMA_VLEN_LEN" ref="a4e415d3875e64e1effd98503eae5eda2a85bab705e99f11eca445a677745400e2" args="" -->DMA_VLEN_LEN</em>&nbsp;</td><td>
<p>Use LEN for transfer count </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2a18c152ccde4fd133e06f7e2416b81150"></a><!-- doxytag: member="DMA_VLEN_N1" ref="a4e415d3875e64e1effd98503eae5eda2a18c152ccde4fd133e06f7e2416b81150" args="" -->DMA_VLEN_N1</em>&nbsp;</td><td>
<p>Transfer the number of bytes/words specified by first byte/word + 1 (up to a maximum specified by LEN). Thus transfer count excludes length byte/word. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2abc2a852d9bd5f283c4ab0a31b6299233"></a><!-- doxytag: member="DMA_VLEN_N" ref="a4e415d3875e64e1effd98503eae5eda2abc2a852d9bd5f283c4ab0a31b6299233" args="" -->DMA_VLEN_N</em>&nbsp;</td><td>
<p>Transfer the number of bytes/words specified by first byte/word (up to a maximum specified by LEN). Thus transfer count includes length byte/word. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2a2c381bc00595d7c0a93cbd0ed690c04d"></a><!-- doxytag: member="DMA_VLEN_N2" ref="a4e415d3875e64e1effd98503eae5eda2a2c381bc00595d7c0a93cbd0ed690c04d" args="" -->DMA_VLEN_N2</em>&nbsp;</td><td>
<p>Transfer the number of bytes/words specified by first byte/word + 2 (up to a maximum specified by LEN). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2ac9b735786917220c03419c75cf1f1ced"></a><!-- doxytag: member="DMA_VLEN_N3" ref="a4e415d3875e64e1effd98503eae5eda2ac9b735786917220c03419c75cf1f1ced" args="" -->DMA_VLEN_N3</em>&nbsp;</td><td>
<p>Transfer the number of bytes/words specified by first byte/word + 3 (up to a maximum specified by LEN). </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2a86e1cb68e370666db2bbf6a5efa960ca"></a><!-- doxytag: member="DMA_VLEN_RES1" ref="a4e415d3875e64e1effd98503eae5eda2a86e1cb68e370666db2bbf6a5efa960ca" args="" -->DMA_VLEN_RES1</em>&nbsp;</td><td>
<p>reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2a485b8763e47a5e06d4fbaf20dda45e88"></a><!-- doxytag: member="DMA_VLEN_RES2" ref="a4e415d3875e64e1effd98503eae5eda2a485b8763e47a5e06d4fbaf20dda45e88" args="" -->DMA_VLEN_RES2</em>&nbsp;</td><td>
<p>reserved </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="a4e415d3875e64e1effd98503eae5eda2adc724637d0b85da7e05e2cd40feb0713"></a><!-- doxytag: member="DMA_VLEN_LEN2" ref="a4e415d3875e64e1effd98503eae5eda2adc724637d0b85da7e05e2cd40feb0713" args="" -->DMA_VLEN_LEN2</em>&nbsp;</td><td>
<p>Use LEN for transfer count </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="a00810_source.html#l00052">52</a> of file <a class="el" href="a00810_source.html">dma.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a0d9b941140b3875af5a289f182d49ebd"></a><!-- doxytag: member="dma.h::dma_ISR" ref="a0d9b941140b3875af5a289f182d49ebd" args="(void) __interrupt(DMA_VECTOR)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void dma_ISR </td>
          <td>(</td>
          <td class="paramtype">void&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>DMA interrupt service routine. </p>
<p>if callback defined a poll is made to that process </p>

<p>Definition at line <a class="el" href="a00812_source.html#l00035">35</a> of file <a class="el" href="a00812_source.html">dma_intr.c</a>.</p>

<p>References <a class="el" href="a01627.html#ga496ba132ce7a2ec12a8313dc05ab0142">process_poll()</a>.</p>

</div>
</div>
</div>
<hr size="1"/><address style="text-align: right;"><small>Generated on Mon Apr 11 14:23:49 2011 for Contiki 2.5 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
