INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/adder/adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/adder/adder.srcs/sim_1/new/tb_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitHub/harman_Verilog/adder/adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
