INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cuixf/Documents/GitHub/Saturating_Inductor_Buck/Saturating_Inductor_Buck.sim/sim_1/synth/timing/xsim/calculation_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculation_test
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cuixf/Documents/GitHub/Saturating_Inductor_Buck/Saturating_Inductor_Buck.srcs/sim_1/new/ACD_simu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculation_tb
