
---------- Begin Simulation Statistics ----------
final_tick                                 1961243500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 135156                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726120                       # Number of bytes of host memory used
host_op_rate                                   248622                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    28.32                       # Real time elapsed on the host
host_tick_rate                               69260608                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3827178                       # Number of instructions simulated
sim_ops                                       7040183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001961                       # Number of seconds simulated
sim_ticks                                  1961243500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   5072022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3567522                       # number of cc regfile writes
system.cpu.committedInsts                     3827178                       # Number of Instructions Simulated
system.cpu.committedOps                       7040183                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.024903                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.024903                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    217245                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   142836                       # number of floating regfile writes
system.cpu.idleCycles                          129956                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                84422                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   977331                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.333556                       # Inst execution rate
system.cpu.iew.exec_refs                      1563054                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     487565                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  409357                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1211803                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                243                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              8432                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               622404                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10297791                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1075489                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            174266                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               9153347                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2724                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 75470                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  80792                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 78519                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            368                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        47198                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          37224                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12925588                       # num instructions consuming a value
system.cpu.iew.wb_count                       9043082                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.531549                       # average fanout of values written-back
system.cpu.iew.wb_producers                   6870587                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.305445                       # insts written-back per cycle
system.cpu.iew.wb_sent                        9102073                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 15148992                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8717418                       # number of integer regfile writes
system.cpu.ipc                               0.975702                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.975702                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            182206      1.95%      1.95% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6829008     73.21%     75.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                20640      0.22%     75.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                632140      6.78%     82.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                1317      0.01%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.03%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                31135      0.33%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12008      0.13%     82.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8919      0.10%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1230      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             537      0.01%     82.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             267      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1025218     10.99%     93.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              450190      4.83%     98.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           76808      0.82%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          53528      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9327613                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  227452                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              436966                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       195784                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             356140                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      145862                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.015638                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  117691     80.69%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     80.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    423      0.29%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     80.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     17      0.01%     80.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    33      0.02%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     81.01% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3965      2.72%     83.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  4988      3.42%     87.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             12730      8.73%     95.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             6015      4.12%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                9063817                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22174611                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      8847298                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13199579                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10295079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   9327613                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2712                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3257602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             17957                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2497                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      4125597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3792532                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.459469                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.392243                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1336239     35.23%     35.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              302213      7.97%     43.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              452367     11.93%     55.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              439052     11.58%     66.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              400901     10.57%     77.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              306258      8.08%     85.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              294908      7.78%     93.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              185584      4.89%     98.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               75010      1.98%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3792532                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.377984                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            220514                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           153143                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1211803                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              622404                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 3391646                       # number of misc regfile reads
system.cpu.numCycles                          3922488                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   419                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3190                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9463                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        12763                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4092                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        27573                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4094                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2002                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1187                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3375                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3375                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2899                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        15737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        15737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  15737                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       529664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       529664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  529664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6274                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6274    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6274                       # Request fanout histogram
system.membus.reqLayer2.occupancy            18964000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           33271000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9979                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12678                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          818                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4830                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1841                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         8139                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        37883                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 42382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       170112                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1513280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1683392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6986                       # Total snoops (count)
system.tol2bus.snoopTraffic                    128128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            21796                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.188154                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.391079                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17697     81.19%     81.19% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4097     18.80%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              21796                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           25280500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          19454498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2760000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   46                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 8488                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8534                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  46                       # number of overall hits
system.l2.overall_hits::.cpu.data                8488                       # number of overall hits
system.l2.overall_hits::total                    8534                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1795                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4481                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6276                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1795                       # number of overall misses
system.l2.overall_misses::.cpu.data              4481                       # number of overall misses
system.l2.overall_misses::total                  6276                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    144703500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    352418000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        497121500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    144703500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    352418000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       497121500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1841                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            12969                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                14810                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1841                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           12969                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               14810                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975014                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.345516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.423768                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975014                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.345516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.423768                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80614.763231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78647.176969                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79209.926705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80614.763231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78647.176969                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79209.926705                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2002                       # number of writebacks
system.l2.writebacks::total                      2002                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1795                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4480                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6275                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1795                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4480                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    126763500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    307523500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    434287000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    126763500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    307523500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    434287000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.975014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.345439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.423700                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.975014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.345439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.423700                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70620.334262                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68643.638393                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69209.083665                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70620.334262                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68643.638393                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69209.083665                       # average overall mshr miss latency
system.l2.replacements                           6986                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        10676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            10676                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        10676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        10676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          818                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              818                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          818                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          818                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           297                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              1455                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1455                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3375                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3375                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    260563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     260563500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          4830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4830                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.698758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.698758                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data        77204                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        77204                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    226813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    226813500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.698758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.698758                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data        67204                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        67204                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 46                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1795                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    144703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    144703500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1841                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975014                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80614.763231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80614.763231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1795                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    126763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    126763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.975014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.975014                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70620.334262                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70620.334262                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7033                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1106                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     91854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     91854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         8139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          8139                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.135889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135889                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83051.084991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83051.084991                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     80710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     80710000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.135766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.135766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73040.723982                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73040.723982                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1892.189853                       # Cycle average of tags in use
system.l2.tags.total_refs                       27269                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9034                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.018486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     412.310020                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       264.953874                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1214.925959                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.201323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.129372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.593226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.923921                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          206                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          616                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     64170                       # Number of tag accesses
system.l2.tags.data_accesses                    64170                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      2000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1794.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000752125500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          115                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          115                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               14611                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1859                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2002                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6274                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2002                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     60                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.37                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2002                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5118                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          115                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.965217                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.006626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    277.700929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           113     98.26%     98.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            1      0.87%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           115                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          115                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.121739                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.067415                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.402678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62     53.91%     53.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      5.22%     59.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               29     25.22%     84.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      9.57%     93.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      2.61%     96.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      3.48%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           115                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  401536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               128128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    204.74                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.33                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1961225500                       # Total gap between requests
system.mem_ctrls.avgGap                     236977.46                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       114816                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       282880                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       126016                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 58542450.236291415989                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 144235022.321297705173                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 64253112.884759090841                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1794                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4480                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2002                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     52934750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    124194500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  32430272250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29506.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     27721.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  16198937.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       114816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       286720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        401536                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       114816                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       128128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       128128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1794                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4480                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6274                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2002                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     58542450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    146192964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        204735414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     58542450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     58542450                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     65329981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        65329981                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     65329981                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     58542450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    146192964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       270065395                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6214                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1969                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          464                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          390                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          452                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          245                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          214                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           99                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           70                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           69                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           43                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           56                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                60616750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              31070000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          177129250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9754.87                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28504.87                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4902                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1580                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            78.89                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           80.24                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         1686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   307.814947                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   193.403791                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   301.857740                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          543     32.21%     32.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          418     24.79%     57.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          206     12.22%     69.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          131      7.77%     76.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          107      6.35%     83.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           66      3.91%     87.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           43      2.55%     89.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           35      2.08%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          137      8.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         1686                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                397696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             126016                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              202.777473                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               64.253113                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.09                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               79.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         5533500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         2910765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       19178040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3998520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 154274640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    488928330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    341388480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1016212275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.146918                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    882652750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     65260000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1013330750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6611640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3487605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25189920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6279660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 154274640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    427563840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    393063840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1016471145                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.278911                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1017549500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     65260000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    878434000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                  80792                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   957928                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  532140                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1537                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1528160                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                691975                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               10885725                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1149                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 209409                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  61164                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 322864                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           31444                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            14740729                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    29350854                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 18361857                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    254870                       # Number of floating rename lookups
system.cpu.rename.committedMaps               9883321                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  4857402                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  15                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1167920                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       911111                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           911111                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       911111                       # number of overall hits
system.cpu.icache.overall_hits::total          911111                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2723                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2723                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2723                       # number of overall misses
system.cpu.icache.overall_misses::total          2723                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    198865999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    198865999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    198865999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    198865999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       913834                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       913834                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       913834                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       913834                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002980                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002980                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002980                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002980                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73031.949688                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73031.949688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73031.949688                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73031.949688                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          633                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    70.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          818                       # number of writebacks
system.cpu.icache.writebacks::total               818                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          882                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          882                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          882                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          882                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1841                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1841                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1841                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1841                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147978999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147978999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147978999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147978999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002015                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002015                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002015                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002015                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80379.684411                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80379.684411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80379.684411                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80379.684411                       # average overall mshr miss latency
system.cpu.icache.replacements                    818                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       911111                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          911111                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2723                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2723                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    198865999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    198865999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       913834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       913834                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002980                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73031.949688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73031.949688                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          882                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          882                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1841                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147978999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147978999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002015                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80379.684411                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80379.684411                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           976.948593                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              912951                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1840                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            496.169022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   976.948593                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.954051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.954051                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1022                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          742                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7312512                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7312512                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       85111                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  418753                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1091                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 368                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 259201                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  619                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    202                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     1078400                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      488286                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           337                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           258                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      914654                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           978                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   832790                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1203732                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1389777                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                285441                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  80792                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               691693                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  4347                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               11195488                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 19331                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         13119515                       # The number of ROB reads
system.cpu.rob.writes                        20867129                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      1302952                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1302952                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1310684                       # number of overall hits
system.cpu.dcache.overall_hits::total         1310684                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        44859                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          44859                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45487                       # number of overall misses
system.cpu.dcache.overall_misses::total         45487                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    948292994                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    948292994                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    948292994                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    948292994                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1347811                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1347811                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1356171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1356171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033283                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033283                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033541                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033541                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21139.414476                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21139.414476                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20847.560710                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20847.560710                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5283                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           42                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.651639                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           42                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        10676                       # number of writebacks
system.cpu.dcache.writebacks::total             10676                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32314                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32314                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32314                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12545                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12969                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12969                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    454438495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    454438495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    461719995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    461719995                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009308                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009308                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36224.670785                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36224.670785                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35601.819338                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35601.819338                       # average overall mshr miss latency
system.cpu.dcache.replacements                  11945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       943881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          943881                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        40023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         40023                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    660064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    660064500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       983904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       983904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 16492.129526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16492.129526                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        32308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        32308                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    171254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171254000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007841                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22197.537265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22197.537265                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       359071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         359071                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4836                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    288228494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    288228494                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       363907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       363907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.013289                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59600.598428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59600.598428                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         4830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4830                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    283184495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    283184495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013273                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58630.330228                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58630.330228                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         7732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          7732                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          628                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          628                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8360                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.075120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.075120                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          424                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          424                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7281500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7281500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050718                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 17173.349057                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 17173.349057                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           954.018857                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1323653                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12969                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            102.062842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   954.018857                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.931659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.931659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          541                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10862337                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10862337                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1961243500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1371570                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1195121                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81195                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               741568                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  734698                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.073585                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   41410                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           16544                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              11200                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5344                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          778                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         3170334                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             215                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             77738                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      3348531                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.102469                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.683260                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         1355486     40.48%     40.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          641739     19.16%     59.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          303888      9.08%     68.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          325888      9.73%     78.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          151242      4.52%     82.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           70704      2.11%     85.08% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           46004      1.37%     86.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           50148      1.50%     87.95% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          403432     12.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      3348531                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              3827178                       # Number of instructions committed
system.cpu.commit.opsCommitted                7040183                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     1156253                       # Number of memory references committed
system.cpu.commit.loads                        793050                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     810949                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     123616                       # Number of committed floating point instructions.
system.cpu.commit.integer                     6820463                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 29687                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       138427      1.97%      1.97% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      5100399     72.45%     74.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        20127      0.29%     74.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       568663      8.08%     82.78% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          980      0.01%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     82.79% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.03%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     82.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        30662      0.44%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     83.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11988      0.17%     83.43% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         8480      0.12%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.02%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt          393      0.01%     83.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv          131      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       765292     10.87%     94.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       343606      4.88%     99.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        27758      0.39%     99.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        19597      0.28%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      7040183                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        403432                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                   3827178                       # Number of Instructions committed
system.cpu.thread0.numOps                     7040183                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1006274                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        6626242                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1371570                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             787308                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       2695415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  170004                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  779                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5008                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    913834                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 29317                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            3792532                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.115026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.473062                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  1855003     48.91%     48.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    84609      2.23%     51.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   146289      3.86%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   163862      4.32%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   120075      3.17%     62.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   151143      3.99%     66.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   136683      3.60%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   189996      5.01%     75.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   944872     24.91%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              3792532                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.349668                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.689296                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
