

================================================================
== Synthesis Summary Report of 'test'
================================================================
+ General Information: 
    * Date:           Thu May  9 21:49:37 2024
    * Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
    * Project:        D3
    * Solution:       comb_8 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu9eg-ffvb1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+-------------+-----+
    |              Modules             | Issue|      | Latency | Latency | Iteration|         | Trip |          |         |            |            |             |     |
    |              & Loops             | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM   |     DSP    |     FF     |     LUT     | URAM|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+-------------+-----+
    |+ test                            |     -|  0.00|       71|  710.000|         -|       72|     -|        no|  8 (~0%)|  1104 (43%)|  11110 (2%)|  27507 (10%)|    -|
    | + test_Pipeline_ARRAY_1_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|   587 (~0%)|     73 (~0%)|    -|
    |  o ARRAY_1_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|            -|    -|
    | + test_Pipeline_ARRAY_2_READ     |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|   587 (~0%)|     73 (~0%)|    -|
    |  o ARRAY_2_READ                  |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|            -|    -|
    | + test_Pipeline_VITIS_LOOP_36_1  |     -|  0.13|        7|   70.000|         -|        7|     -|        no|        -|  1104 (43%)|   6939 (1%)|   23670 (8%)|    -|
    |  o VITIS_LOOP_36_1               |     -|  7.30|        5|   50.000|         4|        1|     3|       yes|        -|           -|           -|            -|    -|
    | + test_Pipeline_ARRAY_WRITE      |     -|  0.00|       11|  110.000|         -|       11|     -|        no|        -|           -|    66 (~0%)|    122 (~0%)|    -|
    |  o ARRAY_WRITE                   |     -|  7.30|        9|   90.000|         2|        1|     9|       yes|        -|           -|           -|            -|    -|
    +----------------------------------+------+------+---------+---------+----------+---------+------+----------+---------+------------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|           | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_mem | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=8            |
+-----------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | out1_1   | 0x10   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | out1_2   | 0x14   | 32    | W      | Data signal of out1              |                                                                      |
| s_axi_control | arg1_1   | 0x1c   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg1_2   | 0x20   | 32    | W      | Data signal of arg1              |                                                                      |
| s_axi_control | arg2_1   | 0x28   | 32    | W      | Data signal of arg2              |                                                                      |
| s_axi_control | arg2_2   | 0x2c   | 32    | W      | Data signal of arg2              |                                                                      |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------+
| Argument | Direction | Datatype           |
+----------+-----------+--------------------+
| out1     | inout     | long unsigned int* |
| arg1     | inout     | long unsigned int* |
| arg2     | inout     | long unsigned int* |
+----------+-----------+--------------------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+----------------------------------+
| Argument | HW Interface  | HW Type   | HW Usage | HW Info                          |
+----------+---------------+-----------+----------+----------------------------------+
| out1     | m_axi_mem     | interface |          |                                  |
| out1     | s_axi_control | register  | offset   | name=out1_1 offset=0x10 range=32 |
| out1     | s_axi_control | register  | offset   | name=out1_2 offset=0x14 range=32 |
| arg1     | m_axi_mem     | interface |          |                                  |
| arg1     | s_axi_control | register  | offset   | name=arg1_1 offset=0x1c range=32 |
| arg1     | s_axi_control | register  | offset   | name=arg1_2 offset=0x20 range=32 |
| arg2     | m_axi_mem     | interface |          |                                  |
| arg2     | s_axi_control | register  | offset   | name=arg2_1 offset=0x28 range=32 |
| arg2     | s_axi_control | register  | offset   | name=arg2_2 offset=0x2c range=32 |
+----------+---------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+--------------+---------------+
| HW Interface | Direction | Length | Width | Loop         | Loop Location |
+--------------+-----------+--------+-------+--------------+---------------+
| m_axi_mem    | read      | 9      | 64    | ARRAY_1_READ | d3.cpp:22:2   |
| m_axi_mem    | read      | 9      | 64    | ARRAY_2_READ | d3.cpp:29:2   |
| m_axi_mem    | write     | 9      | 64    | ARRAY_WRITE  | d3.cpp:76:2   |
+--------------+-----------+--------+-------+--------------+---------------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length | Loop         | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_mem    | arg1     | d3.cpp:24:15    | read      | Widen Fail   |        | ARRAY_1_READ | d3.cpp:22:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg1     | d3.cpp:24:15    | read      | Inferred     | 9      | ARRAY_1_READ | d3.cpp:22:2   |            |                                                                                                       |
| m_axi_mem    | arg2     | d3.cpp:31:15    | read      | Widen Fail   |        | ARRAY_2_READ | d3.cpp:29:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | arg2     | d3.cpp:31:15    | read      | Inferred     | 9      | ARRAY_2_READ | d3.cpp:29:2   |            |                                                                                                       |
| m_axi_mem    | out1     | d3.cpp:78:11    | write     | Widen Fail   |        | ARRAY_WRITE  | d3.cpp:76:2   | 214-353    | Could not widen since type i64 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_mem    | out1     | d3.cpp:78:11    | write     | Inferred     | 9      | ARRAY_WRITE  | d3.cpp:76:2   |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+--------+--------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------+------+--------+-------------+-----+--------+---------+
| Name                             | DSP  | Pragma | Variable    | Op  | Impl   | Latency |
+----------------------------------+------+--------+-------------+-----+--------+---------+
| + test                           | 1104 |        |             |     |        |         |
|   add_ln64_fu_534_p2             | -    |        | add_ln64    | add | fabric | 0       |
|   add_ln64_1_fu_554_p2           | -    |        | add_ln64_1  | add | fabric | 0       |
|   add_ln64_2_fu_635_p2           | -    |        | add_ln64_2  | add | fabric | 0       |
|   add_ln64_3_fu_655_p2           | -    |        | add_ln64_3  | add | fabric | 0       |
|   add_ln64_4_fu_675_p2           | -    |        | add_ln64_4  | add | fabric | 0       |
|   add_ln64_5_fu_695_p2           | -    |        | add_ln64_5  | add | fabric | 0       |
|   add_ln64_6_fu_809_p2           | -    |        | add_ln64_6  | add | fabric | 0       |
|   add_ln64_7_fu_829_p2           | -    |        | add_ln64_7  | add | fabric | 0       |
|   out1_w_fu_845_p2               | -    |        | out1_w      | add | fabric | 0       |
|   add_ln65_fu_868_p2             | -    |        | add_ln65    | add | fabric | 0       |
|   add_ln65_1_fu_584_p2           | -    |        | add_ln65_1  | add | fabric | 0       |
|   out1_w_1_fu_892_p2             | -    |        | out1_w_1    | add | fabric | 0       |
|   add_ln66_fu_901_p2             | -    |        | add_ln66    | add | fabric | 0       |
|   add_ln66_1_fu_604_p2           | -    |        | add_ln66_1  | add | fabric | 0       |
|   out1_w_2_fu_928_p2             | -    |        | out1_w_2    | add | fabric | 0       |
|   out1_w_3_fu_715_p2             | -    |        | out1_w_3    | add | fabric | 0       |
|   out1_w_4_fu_734_p2             | -    |        | out1_w_4    | add | fabric | 0       |
|   out1_w_5_fu_754_p2             | -    |        | out1_w_5    | add | fabric | 0       |
|   out1_w_6_fu_774_p2             | -    |        | out1_w_6    | add | fabric | 0       |
|   out1_w_7_fu_939_p2             | -    |        | out1_w_7    | add | fabric | 0       |
|   out1_w_8_fu_959_p2             | -    |        | out1_w_8    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_1_READ    | 0    |        |             |     |        |         |
|    add_ln22_fu_218_p2            | -    |        | add_ln22    | add | fabric | 0       |
|  + test_Pipeline_ARRAY_2_READ    | 0    |        |             |     |        |         |
|    add_ln29_fu_218_p2            | -    |        | add_ln29    | add | fabric | 0       |
|  + test_Pipeline_VITIS_LOOP_36_1 | 1104 |        |             |     |        |         |
|    sub_ln39_fu_796_p2            | -    |        | sub_ln39    | sub | fabric | 0       |
|    add_ln52_fu_806_p2            | -    |        | add_ln52    | add | fabric | 0       |
|    sub_ln34_25_fu_832_p2         | -    |        | sub_ln34_25 | sub | fabric | 0       |
|    sub_ln49_9_fu_856_p2          | -    |        | sub_ln49_9  | sub | fabric | 0       |
|    sub_ln34_26_fu_882_p2         | -    |        | sub_ln34_26 | sub | fabric | 0       |
|    sub_ln34_27_fu_898_p2         | -    |        | sub_ln34_27 | sub | fabric | 0       |
|    sub_ln34_28_fu_914_p2         | -    |        | sub_ln34_28 | sub | fabric | 0       |
|    sub_ln34_9_fu_930_p2          | -    |        | sub_ln34_9  | sub | fabric | 0       |
|    sub_ln34_29_fu_946_p2         | -    |        | sub_ln34_29 | sub | fabric | 0       |
|    sub_ln34_10_fu_962_p2         | -    |        | sub_ln34_10 | sub | fabric | 0       |
|    sub_ln58_1_fu_978_p2          | -    |        | sub_ln58_1  | sub | fabric | 0       |
|    sub_ln49_6_fu_984_p2          | -    |        | sub_ln49_6  | sub | fabric | 0       |
|    sub_ln34_11_fu_1000_p2        | -    |        | sub_ln34_11 | sub | fabric | 0       |
|    sub_ln34_12_fu_1026_p2        | -    |        | sub_ln34_12 | sub | fabric | 0       |
|    sub_ln58_2_fu_1675_p2         | -    |        | sub_ln58_2  | sub | fabric | 0       |
|    sub_ln49_fu_1680_p2           | -    |        | sub_ln49    | sub | fabric | 0       |
|    sub_ln34_13_fu_1704_p2        | -    |        | sub_ln34_13 | sub | fabric | 0       |
|    sub_ln34_fu_1719_p2           | -    |        | sub_ln34    | sub | fabric | 0       |
|    sub_ln58_fu_1782_p2           | -    |        | sub_ln58    | sub | fabric | 0       |
|    sub_ln49_1_fu_1788_p2         | -    |        | sub_ln49_1  | sub | fabric | 0       |
|    sub_ln34_1_fu_1803_p2         | -    |        | sub_ln34_1  | sub | fabric | 0       |
|    sub_ln49_2_fu_1818_p2         | -    |        | sub_ln49_2  | sub | fabric | 0       |
|    sub_ln44_fu_1038_p2           | -    |        | sub_ln44    | sub | fabric | 0       |
|    add_ln49_fu_1062_p2           | -    |        | add_ln49    | add | fabric | 0       |
|    sub_ln49_10_fu_1086_p2        | -    |        | sub_ln49_10 | sub | fabric | 0       |
|    sub_ln34_30_fu_1092_p2        | -    |        | sub_ln34_30 | sub | fabric | 0       |
|    sub_ln34_31_fu_1108_p2        | -    |        | sub_ln34_31 | sub | fabric | 0       |
|    sub_ln34_32_fu_1124_p2        | -    |        | sub_ln34_32 | sub | fabric | 0       |
|    sub_ln34_14_fu_1140_p2        | -    |        | sub_ln34_14 | sub | fabric | 0       |
|    sub_ln34_15_fu_1156_p2        | -    |        | sub_ln34_15 | sub | fabric | 0       |
|    sub_ln34_16_fu_1182_p2        | -    |        | sub_ln34_16 | sub | fabric | 0       |
|    sub_ln58_4_fu_1987_p2         | -    |        | sub_ln58_4  | sub | fabric | 0       |
|    sub_ln49_7_fu_1992_p2         | -    |        | sub_ln49_7  | sub | fabric | 0       |
|    sub_ln34_17_fu_2000_p2        | -    |        | sub_ln34_17 | sub | fabric | 0       |
|    sub_ln34_18_fu_2035_p2        | -    |        | sub_ln34_18 | sub | fabric | 0       |
|    sub_ln58_6_fu_2050_p2         | -    |        | sub_ln58_6  | sub | fabric | 0       |
|    sub_ln49_3_fu_2056_p2         | -    |        | sub_ln49_3  | sub | fabric | 0       |
|    sub_ln34_2_fu_2071_p2         | -    |        | sub_ln34_2  | sub | fabric | 0       |
|    sub_ln34_3_fu_2080_p2         | -    |        | sub_ln34_3  | sub | fabric | 0       |
|    sub_ln58_3_fu_2095_p2         | -    |        | sub_ln58_3  | sub | fabric | 0       |
|    sub_ln49_4_fu_2101_p2         | -    |        | sub_ln49_4  | sub | fabric | 0       |
|    sub_ln34_4_fu_2110_p2         | -    |        | sub_ln34_4  | sub | fabric | 0       |
|    add_ln43_fu_1236_p2           | -    |        | add_ln43    | add | fabric | 0       |
|    sub_ln44_1_fu_1242_p2         | -    |        | sub_ln44_1  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U23     | 16   |        | mul_ln44    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U47     | 16   |        | mul_ln44_1  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U24     | 16   |        | mul_ln44_2  | mul | auto   | 0       |
|    add_ln44_fu_2159_p2           | -    |        | add_ln44    | add | fabric | 0       |
|    add_ln36_fu_1254_p2           | -    |        | add_ln36    | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U25     | 16   |        | mul_ln54    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U26     | 16   |        | mul_ln54_1  | mul | auto   | 0       |
|    add_ln54_fu_2190_p2           | -    |        | add_ln54    | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U48     | 16   |        | mul_ln54_2  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U49     | 16   |        | mul_ln54_3  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U50     | 16   |        | mul_ln54_4  | mul | auto   | 0       |
|    add_ln54_1_fu_3391_p2         | -    |        | add_ln54_1  | add | fabric | 0       |
|    add_ln54_2_fu_3397_p2         | -    |        | add_ln54_2  | add | fabric | 0       |
|    sub_ln34_33_fu_1264_p2        | -    |        | sub_ln34_33 | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U51     | 16   |        | mul_ln54_5  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U52     | 16   |        | mul_ln54_6  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U27     | 16   |        | mul_ln54_7  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U28     | 16   |        | mul_ln54_8  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U53     | 16   |        | mul_ln54_9  | mul | auto   | 0       |
|    add_ln54_5_fu_2196_p2         | -    |        | add_ln54_5  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U54     | 16   |        | mul_ln54_10 | mul | auto   | 0       |
|    add_ln54_6_fu_3480_p2         | -    |        | add_ln54_6  | add | fabric | 0       |
|    sub_ln34_34_fu_1270_p2        | -    |        | sub_ln34_34 | sub | fabric | 0       |
|    sub_ln34_35_fu_1292_p2        | -    |        | sub_ln34_35 | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U55     | 16   |        | mul_ln56    | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U56     | 16   |        | mul_ln56_1  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U57     | 16   |        | mul_ln56_2  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U58     | 16   |        | mul_ln56_3  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U29     | 16   |        | mul_ln56_4  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U30     | 16   |        | mul_ln56_5  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U59     | 16   |        | mul_ln56_6  | mul | auto   | 0       |
|    add_ln56_fu_2221_p2           | -    |        | add_ln56    | add | fabric | 0       |
|    sub_ln49_8_fu_1316_p2         | -    |        | sub_ln49_8  | sub | fabric | 0       |
|    sub_ln34_19_fu_1332_p2        | -    |        | sub_ln34_19 | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U31     | 16   |        | mul_ln54_11 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U32     | 16   |        | mul_ln54_12 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U60     | 16   |        | mul_ln54_13 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U61     | 16   |        | mul_ln54_14 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U62     | 16   |        | mul_ln54_15 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U63     | 16   |        | mul_ln54_16 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U33     | 16   |        | mul_ln54_17 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U34     | 16   |        | mul_ln54_18 | mul | auto   | 0       |
|    add_ln54_11_fu_2290_p2        | -    |        | add_ln54_11 | add | fabric | 0       |
|    add_ln54_15_fu_2296_p2        | -    |        | add_ln54_15 | add | fabric | 0       |
|    sub_ln34_20_fu_1354_p2        | -    |        | sub_ln34_20 | sub | fabric | 0       |
|    sub_ln34_21_fu_1370_p2        | -    |        | sub_ln34_21 | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U35     | 16   |        | mul_ln54_19 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U36     | 16   |        | mul_ln54_20 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U37     | 16   |        | mul_ln54_21 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U38     | 16   |        | mul_ln54_22 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U39     | 16   |        | mul_ln54_23 | mul | auto   | 0       |
|    add_ln54_19_fu_2354_p2        | -    |        | add_ln54_19 | add | fabric | 0       |
|    add_ln54_20_fu_2360_p2        | -    |        | add_ln54_20 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U40     | 16   |        | mul_ln54_24 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U64     | 16   |        | mul_ln54_25 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U41     | 16   |        | mul_ln54_26 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U65     | 16   |        | mul_ln54_27 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U66     | 16   |        | mul_ln54_28 | mul | auto   | 0       |
|    add_ln54_22_fu_3779_p2        | -    |        | add_ln54_22 | add | fabric | 0       |
|    add_ln54_25_fu_2392_p2        | -    |        | add_ln54_25 | add | fabric | 0       |
|    sub_ln34_22_fu_1402_p2        | -    |        | sub_ln34_22 | sub | fabric | 0       |
|    sub_ln34_23_fu_1428_p2        | -    |        | sub_ln34_23 | sub | fabric | 0       |
|    sub_ln34_24_fu_1450_p2        | -    |        | sub_ln34_24 | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U67     | 16   |        | mul_ln56_7  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U68     | 16   |        | mul_ln56_8  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U69     | 16   |        | mul_ln56_9  | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U70     | 16   |        | mul_ln56_10 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U42     | 16   |        | mul_ln56_11 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U43     | 16   |        | mul_ln56_12 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U44     | 16   |        | mul_ln56_13 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U45     | 16   |        | mul_ln56_14 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U71     | 16   |        | mul_ln56_15 | mul | auto   | 0       |
|    add_ln56_7_fu_3879_p2         | -    |        | add_ln56_7  | add | fabric | 0       |
|    add_ln56_8_fu_3885_p2         | -    |        | add_ln56_8  | add | fabric | 0       |
|    add_ln56_9_fu_2453_p2         | -    |        | add_ln56_9  | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U72     | 16   |        | mul_ln56_16 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U73     | 16   |        | mul_ln56_17 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U46     | 16   |        | mul_ln56_18 | mul | auto   | 0       |
|    add_ln56_11_fu_3971_p2        | -    |        | add_ln56_11 | add | fabric | 0       |
|    sub_ln58_7_fu_2463_p2         | -    |        | sub_ln58_7  | sub | fabric | 0       |
|    sub_ln49_5_fu_2468_p2         | -    |        | sub_ln49_5  | sub | fabric | 0       |
|    sub_ln34_5_fu_2482_p2         | -    |        | sub_ln34_5  | sub | fabric | 0       |
|    sub_ln34_6_fu_2496_p2         | -    |        | sub_ln34_6  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U74     | 16   |        | mul_ln56_19 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U75     | 16   |        | mul_ln56_20 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U76     | 16   |        | mul_ln56_21 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U77     | 16   |        | mul_ln56_22 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U78     | 16   |        | mul_ln56_23 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U79     | 16   |        | mul_ln56_24 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U80     | 16   |        | mul_ln56_25 | mul | auto   | 0       |
|    add_ln56_19_fu_4092_p2        | -    |        | add_ln56_19 | add | fabric | 0       |
|    add_ln56_20_fu_4098_p2        | -    |        | add_ln56_20 | add | fabric | 0       |
|    add_ln56_21_fu_4104_p2        | -    |        | add_ln56_21 | add | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U81     | 16   |        | mul_ln56_26 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U82     | 16   |        | mul_ln56_27 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U83     | 16   |        | mul_ln56_28 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U84     | 16   |        | mul_ln56_29 | mul | auto   | 0       |
|    add_ln56_23_fu_4162_p2        | -    |        | add_ln56_23 | add | fabric | 0       |
|    add_ln56_26_fu_4461_p2        | -    |        | add_ln56_26 | add | fabric | 0       |
|    sub_ln58_5_fu_2511_p2         | -    |        | sub_ln58_5  | sub | fabric | 0       |
|    sub_ln34_7_fu_2520_p2         | -    |        | sub_ln34_7  | sub | fabric | 0       |
|    sub_ln34_8_fu_2526_p2         | -    |        | sub_ln34_8  | sub | fabric | 0       |
|    mul_64ns_64ns_128_1_1_U85     | 16   |        | mul_ln56_30 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U86     | 16   |        | mul_ln56_31 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U87     | 16   |        | mul_ln56_32 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U88     | 16   |        | mul_ln56_33 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U89     | 16   |        | mul_ln56_34 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U90     | 16   |        | mul_ln56_35 | mul | auto   | 0       |
|    mul_64ns_64ns_128_1_1_U91     | 16   |        | mul_ln56_36 | mul | auto   | 0       |
|    add_ln56_30_fu_4268_p2        | -    |        | add_ln56_30 | add | fabric | 0       |
|    add_ln56_31_fu_4274_p2        | -    |        | add_ln56_31 | add | fabric | 0       |
|    add_ln56_32_fu_4280_p2        | -    |        | add_ln56_32 | add | fabric | 0       |
|  + test_Pipeline_ARRAY_WRITE     | 0    |        |             |     |        |         |
|    add_ln76_fu_204_p2            | -    |        | add_ln76    | add | fabric | 0       |
+----------------------------------+------+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------------+---------------------------+
| Type            | Options                                         | Location                  |
+-----------------+-------------------------------------------------+---------------------------+
| interface       | m_axi depth=9 port=out1 offset=slave bundle=mem | d3.cpp:5 in test, out1    |
| interface       | m_axi depth=9 port=arg1 offset=slave bundle=mem | d3.cpp:6 in test, arg1    |
| interface       | m_axi depth=9 port=arg2 offset=slave bundle=mem | d3.cpp:7 in test, arg2    |
| interface       | mode=s_axilite port=return                      | d3.cpp:9 in test, return  |
| array_partition | variable=out1_w type=complete                   | d3.cpp:15 in test, out1_w |
| array_partition | variable=arg1_r type=complete                   | d3.cpp:16 in test, arg1_r |
| array_partition | variable=arg2_r type=complete                   | d3.cpp:17 in test, arg2_r |
| array_partition | variable=arr type=complete                      | d3.cpp:18 in test, arr    |
| pipeline        | II = 1                                          | d3.cpp:38 in test         |
| unroll          |                                                 | d3.cpp:41 in test         |
| pipeline        | II = 1                                          | d3.cpp:48 in test         |
| unroll          |                                                 | d3.cpp:51 in test         |
+-----------------+-------------------------------------------------+---------------------------+


