_svd: ../svd/stm32f446.svd

_copy:
  OTG_FS_GLOBAL:
    from: ../svd/stm32f777.svd:OTG_FS_GLOBAL
  OTG_FS_HOST:
    from: ../svd/stm32f777.svd:OTG_FS_HOST
  OTG_FS_DEVICE:
    from: ../svd/stm32f777.svd:OTG_FS_DEVICE

  OTG_HS_GLOBAL:
    from: ../svd/stm32f777.svd:OTG_HS_GLOBAL
  OTG_HS_HOST:
    from: ../svd/stm32f777.svd:OTG_HS_HOST
  OTG_HS_DEVICE:
    from: ../svd/stm32f777.svd:OTG_HS_DEVICE

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  USART1: USART6

_modify:
  # The SVD calls this C_ADC in some devices and ADC_Common in others,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  C_ADC:
    name: ADC_Common
  # Remove underscore to be consistent with other parts and RM
  SPDIF_RX:
    name: SPDIFRX
  FMPI2C:
    name: FMPI2C1

ADC_Common:
  _include:
    - patches/adc/multi.yaml
    - fields/adc/adc_v2_multi.yaml

ADC1:
  _include:
    - patches/adc/smpx_18.yaml
    - fields/adc/adc_v2.yaml
    - fields/adc/adc_v2/adc_v2_extsel_c.yaml
    - collect/adc/jofr_jdr.yaml

ADC[1]:
  _include: collect/adc/derive_sq.yaml

CAN1:
  _include:
    - fields/can/can.yaml
    - collect/can/can.yaml
    - collect/can/filter_bank.yaml

CRC:
  # The SVD calls the RESET field "CR", fix per RM0390
  CR:
    _modify:
      CR:
        name: RESET
  _include:
    - fields/crc/v1.yaml
    - fields/crc/crc_idr_8bit.yaml

DAC:
  _include:
    - fields/dac/f2_4_7.yaml
    - collect/dac/v2.yaml

DBGMCU: {}

DCMI:
  _include:
    - patches/dcmi/byte.yaml
    - fields/dcmi/v1.yaml
    - collect/dcmi/dcmi.yaml

DMA2:
  _include:
    - patches/dma/fcr_wo.yaml
    - patches/dma/dma_v2.yaml
    - fields/dma/dma_v2.yaml
    - collect/dma/st.yaml

EXTI:
  _include:
    - patches/exti/add_fpu_interrupt.yaml
    - fields/exti/common.yaml
    - collect/exti/farray.yaml

FLASH:
  _include:
    - patches/flash/acr/latency_16_states.yaml
    - patches/flash/optcr/nwrp.yaml
    - patches/flash/optkeyr/optkeyr.yaml
    - fields/flash/acr/common_f2_f4.yaml
    - fields/flash/acr/latency_16_states.yaml
    - fields/flash/cr/common_f2_f4_f7.yaml
    - fields/flash/cr/errie.yaml
    - fields/flash/cr/mer.yaml
    - fields/flash/keyr/common.yaml
    - fields/flash/optcr/common.yaml
    - fields/flash/optcr/sprmod.yaml
    - fields/flash/optcr/wdg.yaml
    - fields/flash/optkeyr/common.yaml
    - fields/flash/sr/common_f2_f4_f7.yaml
    - fields/flash/sr/pgserr.yaml
    - fields/flash/sr/rderr.yaml
    - collect/flash/optcr/nwrp.yaml

FMC:
  _include:
    - patches/fsmc/bwtr_clean.yaml
    - patches/fsmc/sramfix.yaml
    - patches/fsmc/nand.yaml
    - fields/fsmc/sram.yaml
    - fields/fsmc/bcr1.yaml
    - fields/fsmc/nand.yaml
    - fields/fsmc/sd.yaml
    - collect/fsmc/sram.yaml
    - collect/fsmc/nand_v1.yaml
    - collect/fsmc/sd.yaml

FM[C]:
  _include:
    - collect/fsmc/sram_derive.yaml
    - collect/fsmc/sd_derive.yaml

FMPI2C1:
  _modify:
    ISR:
      access: ""
    TXDR:
      access: read-write
  CR2:
    _delete: SADD*
    _add:
      SADD:
        description: Slave address bit (master mode)
        bitOffset: 0
        bitWidth: 10
  OAR1:
    _delete:
      - OA1_*
    _add:
      OA1:
        description: Interface address
        bitOffset: 0
        bitWidth: 10
  ISR:
    _modify:
      "TXE,TXIS":
        access: read-write
      "RXNE,ADDR,NACKF,STOPF,TC,TCR,BERR,ARLO,OVR,PECERR,TIMEOUT,ALERT,BUSY,DIR,ADDCODE":
        access: read-only
  _include:
    - fields/i2c/v2.yaml

GPIO[ABH]:
  _include:
    - fields/gpio/v2/common.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[BH]:
  _include: collect/gpio/v2_derive.yaml

HDMI_CEC: {}

I2C1:
  _include:
    - patches/16bit.yaml
    - fields/i2c/v1.yaml
  OAR1:
    _merge:
      ADD: "ADD[07],ADD10"

IWDG:
  _include:
    - patches/16bit.yaml
    - fields/iwdg/iwdg.yaml

OTG_FS_DEVICE:
  _strip: OTG_FS_
  _include:
    - patches/usb_otg/fs_v2_device.yaml
    #- patches/usb_otg/fs_f4_device.yaml # read fs_f4.yaml before activate this
    - collect/usb_otg/fs_device.yaml
OTG_FS_GLOBAL:
  _strip: OTG_FS_
  _include:
    - patches/usb_otg/fs_fixes_446_469.yaml
    - patches/usb_otg/fs_v2_global.yaml
    - collect/usb_otg/fs_global.yaml
OTG_FS_HOST:
  _strip: OTG_FS_
  _include:
    - patches/usb_otg/fs_host_addr.yaml
    - patches/usb_otg/fs_v2_host.yaml
    #- fields/usb_otg/otg_fs_global_f4.yaml # read fs_f4.yaml before activate this
    - collect/usb_otg/fs_host.yaml
OTG_FS_PWRCLK:
  _strip: FS_

OTG_HS_*:
  _strip: OTG_HS_

OTG_HS_DEVICE:
  _include:
    - patches/usb_otg/hsdevice.yaml
    - collect/usb_otg/hs_device.yaml
OTG_HS_GLOBAL:
  _include:
    - patches/usb_otg/hs_fixes_446_469.yaml
    - patches/usb_otg/hsglobal.yaml
    - patches/usb_otg/gotgctl.yaml
    - collect/usb_otg/hs_global.yaml
OTG_HS_HOST:
  _include:
    - patches/usb_otg/hshost_address_12_15.yaml
    - collect/usb_otg/hs_host.yaml
OTG_HS_PWRCLK: {}

PWR:
  CR:
    _delete:
      - LPLVDS
      - MRLVDS
    _add:
      MRUDS:
        description: Main regulator in deepsleep under-drive mode
        bitOffset: 11
        bitWidth: 1
      LPUDS:
        description: Low-power regulator in deepsleep under-drive mode
        bitOffset: 10
        bitWidth: 1
  CSR:
    _modify:
      EWUP:
        name: EWUP1
        description: Enable WKUP1 pin
  _include:
    - patches/pwr/f4.yaml
    - fields/pwr/pwr_f446.yaml

QUADSPI:
  _include:
    - patches/quadspi/dr_multi_access.yaml
    - fields/quadspi/quadspi_v1_dual_flash.yaml

# Fix misnamed RCC enable bits, add PLLSAI clock
RCC:
  CR:
    _add:
      PLLSAIRDY:
        description: PLLSAI clock ready flag
        bitOffset: 29
        bitWidth: 1
        access: read-only
      PLLSAION:
        description: PLLSAI enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  APB1RSTR:
    _modify:
      UART2RST:
        name: USART2RST
      UART3RST:
        name: USART3RST
  APB1ENR:
    _modify:
      CEC:
        name: CECEN
  APB2ENR:
    _modify:
      SPI4ENR:
        name: SPI4EN
  DCKCFGR2:
    _modify:
      SPDIFSEL:
        name: SPDIFRXSEL
  PLLCFGR:
    _add:
      PLLR:
        description: Main PLL division factor for I2Ss, SAIs, SYSTEM and SPDIF-Rx clocks
        bitOffset: 28
        bitWidth: 3
  _include:
    - patches/rcc/f4_fmpi2c.yaml
    - patches/rcc/rcc_merge_sw_sws.yaml
    - fields/rcc/v2/common.yaml
    - fields/rcc/v2/i2s.yaml
    - fields/rcc/v2/i2s_pll.yaml
    - fields/rcc/v2/i2s_pllp.yaml
    - fields/rcc/v2/i2s_pllq.yaml
    - fields/rcc/v2/i2s_pllm.yaml
    - fields/rcc/v2/sai_pllp.yaml
    - fields/rcc/v2/bdcr_lsemod.yaml
    - fields/rcc/v2/dckcfgr_timpre.yaml
    - fields/rcc/v2/dckcfgr_i2s_sai_f446.yaml
    - fields/rcc/v2/dckcfgr_i2s12src.yaml
    - fields/rcc/v2/dckcfgr2_48m_sd.yaml
    - fields/rcc/v2/dckcfgr2_cecsel.yaml
    - fields/rcc/v2/dckcfgr2_i2csel.yaml
    - fields/rcc/v2/dckcfgr2_spdifrxsel.yaml
    - fields/rcc/v2/ckgatenr.yaml
    - fields/rcc/v2/pllcfgr_pllr.yaml

RTC:
  _include:
    - patches/rtc/alarm.yaml
    - patches/rtc/f4_cr.yaml
    - patches/rtc/rtc_cr.yaml
    - fields/rtc/v2/common.yaml
    - collect/rtc/alarm.yaml
    - collect/rtc/bkpr.yaml

SAI1:
  _include:
    - patches/sai/sai_v1.yaml
    - fields/sai/sai.yaml
    - collect/sai/ch.yaml

SDIO:
  _include:
    - patches/sdio_sdmmc/cardstatus.yaml
    - fields/sdio/v1.yaml
    - collect/sdio/resp.yaml

SPDIFRX: {}

SPI1:
  _include:
    - patches/16bit.yaml
    - patches/spi/dr8.yaml
    - fields/spi/spi_v1.yaml
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0390
      TIFRFE:
        name: FRE

SYSCFG:
  _include:
    - patches/syscfg/f4_common.yaml
    - fields/syscfg/f4/syscfg_f446.yaml
  _add:
    # Add missing SYSCFG CFGR
    CFGR:
      displayName: CFGR
      description: Configuration register
      addressOffset: 0x2C
      size: 0x20
      resetValue: 0x00000000
      access: read-write
      fields:
        FMPI2C1_SCL:
          description: Forces FM+ drive capability on I2CFMP1_SCL pin
          bitOffset: 0
          bitWidth: 1
        FMPI2C1_SDA:
          description: Forces FM+ drive capability on I2CFMP1_SCL pin
          bitOffset: 1
          bitWidth: 1
  MEMRMP:
    _delete:
      - FB_MODE
  PMC:
    _delete:
      - MII_RMII_SEL

TIM1:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/dmab_32.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim1.yaml
    - collect/tim/ccr.yaml

TIM[25]:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim2_common_32bit.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim2.yaml
    - collect/tim/ccr.yaml

TIM5:
  _include: collect/tim/tim5_derive.yaml

TIM3:
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/tim_mms_ts_sms.yaml
    - fields/tim/v1/tim3.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - fields/tim/v1/tim6.yaml

TIM9:
  _delete: CR2
  _include:
    - patches/tim/icpsc.yaml
    - patches/tim/tim9_ic1f.yaml
    - fields/tim/v1/tim9.yaml
    - collect/tim/ccr.yaml

TIM1[01]:
  _include:
    - patches/tim/icpsc.yaml
    - fields/tim/v1/tim10.yaml
    - collect/tim/ccr.yaml

TIM11:
  _include: collect/tim/tim11_derive.yaml

UART4:
  _include:
    - patches/usart/v1.yaml
    - patches/usart/f4_add_UART_GTPR.yaml
    - fields/usart/v2/uart.yaml

UART[4]:
  _derive:
    CR3: USART1.CR3
  _include: collect/usart/v1_v2_derive.yaml

USART1:
  _include:
    - patches/usart/v1.yaml
    - fields/usart/v2/usart.yaml

WWDG:
  _include:
    - patches/16bit.yaml
    - fields/wwdg/wwdg.yaml

# NOTE: Core peripherals (NVIC, MPU, FPU, SCB, etc.) were deleted

_include:
  - patches/adc/adc_common_group_name.yaml
  - patches/tim/group.yaml
  - patches/dbgmcu/dbgmcu.yaml
