inst_way1_bank0.v,verilog,xil_defaultlib,../../../../loongson.gen/sources_1/ip/inst_way1_bank0/sim/inst_way1_bank0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
