$date
	Sun Oct 23 09:17:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#831395
b110 !
1"
#831398
b110 &
b110 %
1$
#831399
0"
#831402
b11 &
b11 %
#831406
b1010 &
b1010 %
#831410
b101 &
b101 %
#831414
b10000 &
b10000 %
#831418
b1000 &
b1000 %
#831422
b100 &
b100 %
#831426
b10 &
b10 %
#831430
b1 &
1#
b1 %
#831434
b0 &
b0 %
0#
0$
#1810907
b1 !
1"
#1810910
b1 &
b1 %
1$
#1810911
0"
#1810914
1#
#1810918
b0 &
0#
b0 %
0$
#2814636
b111 !
1"
#2814638
b111 &
b111 %
1$
#2814639
0"
#2814642
b10110 &
b10110 %
#2814646
b1011 &
b1011 %
#2814650
b100010 &
b100010 %
#2814654
b10001 &
b10001 %
#2814658
b110100 &
b110100 %
#2814662
b11010 &
b11010 %
#2814666
b1101 &
b1101 %
#2814670
b101000 &
b101000 %
#2814674
b10100 &
b10100 %
#2814678
b1010 &
b1010 %
#2814682
b101 &
b101 %
#2814686
b10000 &
b10000 %
#2814690
b1000 &
b1000 %
#2814694
b100 &
b100 %
#2814698
b10 &
b10 %
#2814702
b1 &
1#
b1 %
#2814706
b0 &
b0 %
0#
0$
#4500012
