Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Mar 28 11:06:18 2023
| Host         : DESKTOP-GHKQD81 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: ai/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: clk100/clk_out_reg/Q (HIGH)

 There are 181 register/latch pins with no clock driven by root clock pin: clk2/clk_out_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk20k/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: clk3/clk_out_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: current_option_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: current_option_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: current_option_reg[2]/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: lvl/clk1/clk_out_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: lvl/volume_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/left_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: mouse/right_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/xpos_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[0]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[1]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mouse/ypos_reg[9]/Q (HIGH)

 There are 92 register/latch pins with no clock driven by root clock pin: mw/clk1/clk_out_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line174/nolabel_line41/clk_out_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[11]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[12]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[13]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[14]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[16]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: oled/frame_counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: task_option_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: wm/clk1hz/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 764 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.078        0.000                      0                 1025        0.103        0.000                      0                 1025        4.500        0.000                       0                   557  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.078        0.000                      0                 1025        0.103        0.000                      0                 1025        4.500        0.000                       0                   557  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 2.006ns (20.858%)  route 7.611ns (79.142%))
  Logic Levels:           12  (LUT2=2 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 r  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 r  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 r  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 f  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 r  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 r  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.728    12.631    mouse/current_option[2]_i_3_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.755 f  mouse/current_option[0]_i_4/O
                         net (fo=1, routed)           0.641    13.396    mouse/current_option[0]_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    13.520 r  mouse/current_option[0]_i_1/O
                         net (fo=2, routed)           0.167    13.687    mouse/D[0]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.811 r  mouse/task_option[1]_i_2/O
                         net (fo=4, routed)           0.656    14.467    mouse/task_option[1]_i_2_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.591 r  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.166    14.757    mouse/task_option[1]_i_5_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.881 r  mouse/task_option[0]_i_1/O
                         net (fo=1, routed)           0.000    14.881    mouse_n_307
    SLICE_X15Y90         FDRE                                         r  task_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  task_option_reg[0]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y90         FDRE (Setup_fdre_C_D)        0.029    14.959    task_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.881    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            task_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.615ns  (logic 2.006ns (20.864%)  route 7.608ns (79.136%))
  Logic Levels:           12  (LUT2=2 LUT3=4 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 f  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 f  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 f  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 r  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 r  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 f  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 f  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.728    12.631    mouse/current_option[2]_i_3_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.755 r  mouse/current_option[0]_i_4/O
                         net (fo=1, routed)           0.641    13.396    mouse/current_option[0]_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    13.520 f  mouse/current_option[0]_i_1/O
                         net (fo=2, routed)           0.167    13.687    mouse/D[0]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.811 f  mouse/task_option[1]_i_2/O
                         net (fo=4, routed)           0.656    14.467    mouse/task_option[1]_i_2_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I0_O)        0.124    14.591 f  mouse/task_option[1]_i_5/O
                         net (fo=2, routed)           0.163    14.754    mouse/task_option[1]_i_5_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I5_O)        0.124    14.878 r  mouse/task_option[1]_i_1/O
                         net (fo=1, routed)           0.000    14.878    mouse_n_308
    SLICE_X15Y90         FDRE                                         r  task_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.438    14.779    clock_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  task_option_reg[1]/C
                         clock pessimism              0.187    14.966    
                         clock uncertainty           -0.035    14.930    
    SLICE_X15Y90         FDRE (Setup_fdre_C_D)        0.031    14.961    task_option_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.878    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.597ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_menu_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 1.882ns (20.689%)  route 7.215ns (79.311%))
  Logic Levels:           11  (LUT2=2 LUT3=4 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 r  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 r  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 r  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 f  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 r  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 r  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.728    12.631    mouse/current_option[2]_i_3_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.755 f  mouse/current_option[0]_i_4/O
                         net (fo=1, routed)           0.641    13.396    mouse/current_option[0]_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    13.520 r  mouse/current_option[0]_i_1/O
                         net (fo=2, routed)           0.167    13.687    mouse/D[0]
    SLICE_X13Y86         LUT2 (Prop_lut2_I0_O)        0.124    13.811 r  mouse/task_option[1]_i_2/O
                         net (fo=4, routed)           0.425    14.236    mouse/task_option[1]_i_2_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I0_O)        0.124    14.360 r  mouse/main_menu_option[0]_i_1/O
                         net (fo=1, routed)           0.000    14.360    mouse_n_272
    SLICE_X13Y87         FDRE                                         r  main_menu_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436    14.777    clock_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  main_menu_option_reg[0]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)        0.029    14.957    main_menu_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.957    
                         arrival time                         -14.360    
  -------------------------------------------------------------------
                         slack                                  0.597    

Slack (MET) :             0.829ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.789ns  (logic 1.634ns (18.592%)  route 7.155ns (81.408%))
  Logic Levels:           9  (LUT2=1 LUT3=4 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 r  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 r  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 r  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 f  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 f  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 r  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 r  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.728    12.631    mouse/current_option[2]_i_3_n_0
    SLICE_X13Y87         LUT5 (Prop_lut5_I4_O)        0.124    12.755 f  mouse/current_option[0]_i_4/O
                         net (fo=1, routed)           0.641    13.396    mouse/current_option[0]_i_4_n_0
    SLICE_X13Y86         LUT6 (Prop_lut6_I2_O)        0.124    13.520 r  mouse/current_option[0]_i_1/O
                         net (fo=2, routed)           0.532    14.052    mouse_n_271
    SLICE_X13Y87         FDRE                                         r  current_option_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436    14.777    clock_IBUF_BUFG
    SLICE_X13Y87         FDRE                                         r  current_option_reg[0]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X13Y87         FDRE (Setup_fdre_C_D)       -0.047    14.881    current_option_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -14.052    
  -------------------------------------------------------------------
                         slack                                  0.829    

Slack (MET) :             1.540ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.094ns  (logic 1.510ns (18.656%)  route 6.584ns (81.344%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 f  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 f  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 f  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 r  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 r  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 f  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 f  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.741    12.645    mouse/current_option[2]_i_3_n_0
    SLICE_X15Y90         LUT5 (Prop_lut5_I3_O)        0.124    12.769 r  mouse/current_option[1]_i_1/O
                         net (fo=3, routed)           0.588    13.357    mouse_n_270
    SLICE_X12Y87         FDRE                                         r  current_option_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.436    14.777    clock_IBUF_BUFG
    SLICE_X12Y87         FDRE                                         r  current_option_reg[1]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)       -0.031    14.897    current_option_reg[1]
  -------------------------------------------------------------------
                         required time                         14.897    
                         arrival time                         -13.357    
  -------------------------------------------------------------------
                         slack                                  1.540    

Slack (MET) :             1.584ns  (required time - arrival time)
  Source:                 mouse/xpos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_option_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.017ns  (logic 1.510ns (18.835%)  route 6.507ns (81.165%))
  Logic Levels:           8  (LUT2=1 LUT3=4 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.263ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.742     5.263    mouse/clock_IBUF_BUFG
    SLICE_X10Y100        FDRE                                         r  mouse/xpos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        FDRE (Prop_fdre_C_Q)         0.518     5.781 f  mouse/xpos_reg[11]/Q
                         net (fo=15, routed)          0.916     6.697    mouse/xpos[11]
    SLICE_X10Y100        LUT5 (Prop_lut5_I2_O)        0.124     6.821 f  mouse/cursor4__2_carry_i_8/O
                         net (fo=75, routed)          0.720     7.541    mouse/cursor4__2_carry_i_8_n_0
    SLICE_X12Y98         LUT3 (Prop_lut3_I0_O)        0.124     7.665 f  mouse/cursor4__2_carry_i_10/O
                         net (fo=63, routed)          0.725     8.391    mouse/oled_data_reg[4]_i_112_n_0
    SLICE_X13Y96         LUT3 (Prop_lut3_I1_O)        0.124     8.515 r  mouse/mole_down3_reg_i_7/O
                         net (fo=3, routed)           0.830     9.345    mouse/mole_down3_reg_i_7_n_0
    SLICE_X15Y96         LUT6 (Prop_lut6_I0_O)        0.124     9.469 r  mouse/task_option[1]_i_7/O
                         net (fo=2, routed)           0.654    10.123    mouse/task_option[1]_i_7_n_0
    SLICE_X11Y90         LUT3 (Prop_lut3_I2_O)        0.124    10.247 r  mouse/current_option[2]_i_11/O
                         net (fo=4, routed)           0.635    10.882    mouse/current_option[2]_i_11_n_0
    SLICE_X14Y92         LUT2 (Prop_lut2_I1_O)        0.124    11.006 f  mouse/current_option[0]_i_5/O
                         net (fo=3, routed)           0.774    11.779    mouse/current_option[0]_i_5_n_0
    SLICE_X11Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.903 f  mouse/current_option[2]_i_3/O
                         net (fo=3, routed)           0.889    12.793    mouse/current_option[2]_i_3_n_0
    SLICE_X15Y91         LUT5 (Prop_lut5_I1_O)        0.124    12.917 r  mouse/current_option[2]_i_1/O
                         net (fo=3, routed)           0.364    13.280    mouse_n_269
    SLICE_X15Y91         FDRE                                         r  current_option_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.439    14.780    clock_IBUF_BUFG
    SLICE_X15Y91         FDRE                                         r  current_option_reg[2]/C
                         clock pessimism              0.187    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X15Y91         FDRE (Setup_fdre_C_D)       -0.067    14.864    current_option_reg[2]
  -------------------------------------------------------------------
                         required time                         14.864    
                         arrival time                         -13.280    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             3.594ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 2.672ns (41.883%)  route 3.708ns (58.117%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.737     5.258    mouse/clock_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456     5.714 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.672     7.387    mouse/x_overflow_reg_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.124     7.511 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.511    mouse/x_pos[3]_i_10_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.044 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.044    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.161    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.476 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.817     9.292    mouse/plusOp6[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.599 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.599    mouse/x_pos[11]_i_6_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.090 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.219    11.309    mouse/gtOp
    SLICE_X9Y104         LUT5 (Prop_lut5_I4_O)        0.329    11.638 r  mouse/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    11.638    mouse/x_pos[2]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  mouse/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X9Y104         FDRE                                         r  mouse/x_pos_reg[2]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.031    15.232    mouse/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.232    
                         arrival time                         -11.638    
  -------------------------------------------------------------------
                         slack                                  3.594    

Slack (MET) :             3.655ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.304ns  (logic 2.672ns (42.389%)  route 3.632ns (57.611%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.737     5.258    mouse/clock_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456     5.714 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.672     7.387    mouse/x_overflow_reg_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.124     7.511 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.511    mouse/x_pos[3]_i_10_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.044 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.044    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.161    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.476 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.817     9.292    mouse/plusOp6[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.599 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.599    mouse/x_pos[11]_i_6_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.090 r  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.143    11.233    mouse/gtOp
    SLICE_X11Y105        LUT5 (Prop_lut5_I3_O)        0.329    11.562 r  mouse/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    11.562    mouse/x_pos[6]_i_1_n_0
    SLICE_X11Y105        FDRE                                         r  mouse/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X11Y105        FDRE                                         r  mouse/x_pos_reg[6]/C
                         clock pessimism              0.267    15.223    
                         clock uncertainty           -0.035    15.188    
    SLICE_X11Y105        FDRE (Setup_fdre_C_D)        0.029    15.217    mouse/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.217    
                         arrival time                         -11.562    
  -------------------------------------------------------------------
                         slack                                  3.655    

Slack (MET) :             3.685ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.287ns  (logic 2.672ns (42.502%)  route 3.615ns (57.498%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.737     5.258    mouse/clock_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456     5.714 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.672     7.387    mouse/x_overflow_reg_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.124     7.511 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.511    mouse/x_pos[3]_i_10_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.044 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.044    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.161    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.476 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.817     9.292    mouse/plusOp6[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.599 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.599    mouse/x_pos[11]_i_6_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.090 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.126    11.216    mouse/gtOp
    SLICE_X9Y104         LUT5 (Prop_lut5_I4_O)        0.329    11.545 r  mouse/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    11.545    mouse/x_pos[1]_i_1_n_0
    SLICE_X9Y104         FDRE                                         r  mouse/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X9Y104         FDRE                                         r  mouse/x_pos_reg[1]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.029    15.230    mouse/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.545    
  -------------------------------------------------------------------
                         slack                                  3.685    

Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 mouse/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.233ns  (logic 2.672ns (42.869%)  route 3.561ns (57.131%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.737     5.258    mouse/clock_IBUF_BUFG
    SLICE_X9Y111         FDRE                                         r  mouse/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y111         FDRE (Prop_fdre_C_Q)         0.456     5.714 r  mouse/x_overflow_reg/Q
                         net (fo=19, routed)          1.672     7.387    mouse/x_overflow_reg_n_0
    SLICE_X10Y104        LUT3 (Prop_lut3_I1_O)        0.124     7.511 r  mouse/x_pos[3]_i_10/O
                         net (fo=1, routed)           0.000     7.511    mouse/x_pos[3]_i_10_n_0
    SLICE_X10Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.044 r  mouse/x_pos_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.044    mouse/x_pos_reg[3]_i_3_n_0
    SLICE_X10Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.161 r  mouse/x_pos_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.161    mouse/x_pos_reg[7]_i_3_n_0
    SLICE_X10Y106        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.476 f  mouse/x_pos_reg[11]_i_3/O[3]
                         net (fo=3, routed)           0.817     9.292    mouse/plusOp6[11]
    SLICE_X11Y107        LUT2 (Prop_lut2_I1_O)        0.307     9.599 r  mouse/x_pos[11]_i_6/O
                         net (fo=1, routed)           0.000     9.599    mouse/x_pos[11]_i_6_n_0
    SLICE_X11Y107        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    10.090 f  mouse/x_pos_reg[11]_i_2/CO[1]
                         net (fo=12, routed)          1.072    11.162    mouse/gtOp
    SLICE_X8Y105         LUT5 (Prop_lut5_I4_O)        0.329    11.491 r  mouse/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    11.491    mouse/x_pos[3]_i_1_n_0
    SLICE_X8Y105         FDRE                                         r  mouse/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         1.615    14.956    mouse/clock_IBUF_BUFG
    SLICE_X8Y105         FDRE                                         r  mouse/x_pos_reg[3]/C
                         clock pessimism              0.280    15.236    
                         clock uncertainty           -0.035    15.201    
    SLICE_X8Y105         FDRE (Setup_fdre_C_D)        0.077    15.278    mouse/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.278    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  3.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 clk2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk2/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk2/count_reg[20]_i_1__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  clk2/count_reg[24]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.922    clk2/count_reg[24]_i_1__4_n_7
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[24]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  clk100/count_reg[28]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.923    clk100/count_reg[28]_i_1__6_n_7
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 clk2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk2/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk2/count_reg[20]_i_1__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  clk2/count_reg[24]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     1.933    clk2/count_reg[24]_i_1__4_n_5
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  clk100/count_reg[28]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.934    clk100/count_reg[28]_i_1__6_n_5
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 clk2/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.426%)  route 0.078ns (29.574%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.563     1.446    clk2/clock_IBUF_BUFG
    SLICE_X31Y44         FDRE                                         r  clk2/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk2/count_reg[2]/Q
                         net (fo=3, routed)           0.078     1.665    clk2/count_reg[2]
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.045     1.710 r  clk2/clk_out_i_1__4/O
                         net (fo=1, routed)           0.000     1.710    clk2/clk_out_i_1__4_n_0
    SLICE_X30Y44         FDRE                                         r  clk2/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.832     1.959    clk2/clock_IBUF_BUFG
    SLICE_X30Y44         FDRE                                         r  clk2/clk_out_reg/C
                         clock pessimism             -0.500     1.459    
    SLICE_X30Y44         FDRE (Hold_fdre_C_D)         0.120     1.579    clk2/clk_out_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk2/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk2/count_reg[20]_i_1__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  clk2/count_reg[24]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     1.958    clk2/count_reg[24]_i_1__4_n_6
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk2/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk2/count_reg[20]_i_1__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  clk2/count_reg[24]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     1.958    clk2/count_reg[24]_i_1__4_n_4
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X31Y50         FDRE                                         r  clk2/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  clk100/count_reg[28]_i_1__6/O[1]
                         net (fo=1, routed)           0.000     1.959    clk100/count_reg[28]_i_1__6_n_6
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 clk100/count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk100/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk100/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk100/count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk100/count_reg[27]/Q
                         net (fo=2, routed)           0.120     1.708    clk100/count_reg[27]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  clk100/count_reg[24]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.869    clk100/count_reg[24]_i_1__6_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  clk100/count_reg[28]_i_1__6/O[3]
                         net (fo=1, routed)           0.000     1.959    clk100/count_reg[28]_i_1__6_n_4
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk100/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk100/count_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk100/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk2/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk2/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.564     1.447    clk2/clock_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  clk2/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk2/count_reg[23]/Q
                         net (fo=2, routed)           0.119     1.707    clk2/count_reg[23]
    SLICE_X31Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  clk2/count_reg[20]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.868    clk2/count_reg[20]_i_1__4_n_0
    SLICE_X31Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.907 r  clk2/count_reg[24]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.907    clk2/count_reg[24]_i_1__4_n_0
    SLICE_X31Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clk2/count_reg[28]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     1.961    clk2/count_reg[28]_i_1__4_n_7
    SLICE_X31Y51         FDRE                                         r  clk2/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=556, routed)         0.830     1.958    clk2/clock_IBUF_BUFG
    SLICE_X31Y51         FDRE                                         r  clk2/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    clk2/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.142    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   ai/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   ai/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y125   ai/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   ai/count2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   ai/count2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y123   ai/count2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y124   ai/count2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76   clk3/count_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76   clk3/count_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/FSM_onehot_state_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/FSM_onehot_state_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/FSM_onehot_state_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/FSM_onehot_state_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/FSM_onehot_state_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y109   mouse/FSM_onehot_state_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/FSM_onehot_state_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y110   mouse/FSM_onehot_state_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   mouse/FSM_onehot_state_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y109   mouse/FSM_onehot_state_reg[32]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   ai/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y125   ai/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   ai/count2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71   clk3/count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71   clk3/count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71   clk3/count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y71   clk3/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   ai/count2_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   ai/count2_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y124   ai/count2_reg[7]/C



