// Configuration file for a single-core CPU with a three-level cache hierarchy.
// Misses from the LLC are written to a file.

// Common params.
num_cores       1
line_size       64
cpu_scheduling  true
warmup_fraction 0.5

L1I {                        // L1 I$
  type            instruction
  core            0
  size            8k
  assoc           4
  parent          L2
  replace_policy  LRU
}
L1D {                        // L1 D$
  type            data
  core            0
  size            8k
  assoc           4
  parent          L2
  replace_policy  LRU
}
L2 {                         // L2$
  size            64K
  assoc           16
  inclusive       true
  parent          LLC
  replace_policy  LRU
}
LLC {
  size            256K
  assoc           16
  inclusive       true
  parent          memory
  replace_policy  LRU
  miss_file       misses.txt
}
