INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx_projects/divider_debounce_su19/ee560_divider_simple/divider_mealy.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider'
