Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date             : Wed Aug 21 09:17:27 2024
| Host             : imne1 running 64-bit Ubuntu 22.04.4 LTS
| Command          : report_power -file zyboz7_tcu_wrapper_power_routed.rpt -pb zyboz7_tcu_wrapper_power_summary_routed.pb -rpx zyboz7_tcu_wrapper_power_routed.rpx
| Design           : zyboz7_tcu_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 2.137        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.978        |
| Device Static (W)        | 0.159        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 60.3         |
| Junction Temperature (C) | 49.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.050 |        3 |       --- |             --- |
| Slice Logic              |     0.055 |    36543 |       --- |             --- |
|   LUT as Logic           |     0.045 |    13521 |     53200 |           25.42 |
|   CARRY4                 |     0.004 |     1606 |     13300 |           12.08 |
|   LUT as Distributed RAM |     0.003 |     1892 |     17400 |           10.87 |
|   Register               |     0.002 |    11785 |    106400 |           11.08 |
|   LUT as Shift Register  |    <0.001 |      549 |     17400 |            3.16 |
|   F7/F8 Muxes            |    <0.001 |      151 |     53200 |            0.28 |
|   Others                 |     0.000 |     1103 |       --- |             --- |
| Signals                  |     0.115 |    29916 |       --- |             --- |
| Block RAM                |     0.159 |       44 |       140 |           31.43 |
| DSPs                     |     0.058 |       73 |       220 |           33.18 |
| I/O                      |    <0.001 |        8 |       125 |            6.40 |
| PS7                      |     1.541 |        1 |       --- |             --- |
| Static Power             |     0.159 |          |           |                 |
| Total                    |     2.137 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.444 |       0.424 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.017 |       0.000 |      0.017 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.018 |       0.013 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccpint   |       1.000 |     0.771 |       0.736 |      0.036 |       NA    | Unspecified | NA         |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |       NA    | Unspecified | NA         |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |       NA    | Unspecified | NA         |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |       NA    | Unspecified | NA         |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+---------------------------------------------------------------+-----------------+
| Clock      | Domain                                                        | Constraint (ns) |
+------------+---------------------------------------------------------------+-----------------+
| clk_fpga_0 | zyboz7_tcu_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| zyboz7_tcu_wrapper       |     1.978 |
|   zyboz7_tcu_i           |     1.978 |
|     axi_dma_0            |     0.003 |
|       U0                 |     0.003 |
|     axi_interconnect_0   |     0.008 |
|       m01_couplers       |     0.004 |
|       xbar               |     0.005 |
|     processing_system7_0 |     1.542 |
|       inst               |     1.542 |
|     smartconnect_0       |     0.018 |
|       inst               |     0.018 |
|     smartconnect_1       |     0.017 |
|       inst               |     0.017 |
|     smartconnect_2       |     0.004 |
|       inst               |     0.004 |
|     smartconnect_3       |     0.004 |
|       inst               |     0.004 |
|     top_zyboz7_0         |     0.381 |
|       inst               |     0.378 |
+--------------------------+-----------+


