Warnings, critical warnings and errors from synthesis and implementation

Created: 2025-08-25 22:44:28

----SYNTHESIS----
WARNING: [Synth 8-7071] port 'reset' of module 'debounce' is unconnected for instance 'u_debounce_reset' [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:84]
WARNING: [Synth 8-7023] instance 'u_debounce_reset' of module 'debounce' has 5 connections declared, but only 4 given [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:84]
WARNING: [Synth 8-7071] port 'adr_enemy1' of module 'game_logic_top' is unconnected for instance 'u_game_logic_top' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:119]
WARNING: [Synth 8-7071] port 'adr_enemy2' of module 'game_logic_top' is unconnected for instance 'u_game_logic_top' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:119]
WARNING: [Synth 8-7071] port 'adr_enemy3' of module 'game_logic_top' is unconnected for instance 'u_game_logic_top' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:119]
WARNING: [Synth 8-7023] instance 'u_game_logic_top' of module 'game_logic_top' has 22 connections declared, but only 19 given [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/top_rtl.sv:119]
WARNING: [Synth 8-315] illegal expression in output port connection [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/rtl/top_basys3.sv:246]
WARNING: [Synth 8-87] always_comb on 'destroyed_counter_reg' did not result in combinational logic [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-87] always_comb on 'destroyed_counter_reg' did not result in combinational logic [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-87] always_comb on 'destroyed_counter_reg' did not result in combinational logic [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-7129] Port inx[8] in module valid_buf is either unconnected or has no load
WARNING: [Synth 8-7129] Port iny[8] in module valid_buf is either unconnected or has no load
WARNING: [Synth 8-7129] Port btnC in module cursor is either unconnected or has no load
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_rw_reg' and it is trimmed from '16' to '10' bits. [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/template_ram.sv:48]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_r_reg' and it is trimmed from '16' to '10' bits. [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/template_ram.sv:49]
WARNING: [Synth 8-327] inferring latch for variable 'destroyed_counter_reg' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'destroyed_counter_reg' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-327] inferring latch for variable 'destroyed_counter_reg' [C:/Users/Hp/Desktop/oscilo_game_uec/rtl/control_units/enemy_control.sv:108]
WARNING: [Synth 8-6430] The Block RAM "template_ram:/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6430] The Block RAM "u_top_rtl/u_RAM_module/ram_reg" may get memory collision error if read and write address collide. Use attribute (* rw_addr_collision= "yes" *) to avoid collision 
WARNING: [Synth 8-3332] Sequential element (u_bresenham/FSM_onehot_state_reg[0]) is unused and will be removed from module top_vector_display.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING

----IMPLEMENTATION----
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'JA1'. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Hp/Desktop/oscilo_game_uec/fpga/constraints/top_basys3.xdc:128]
