{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436851170406 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436851170406 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 13:19:30 2015 " "Processing started: Tue Jul 14 13:19:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436851170406 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436851170406 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AL_MC600 -c fifo_mst_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off AL_MC600 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436851170406 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436851170596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_conf.v 0 0 " "Found 0 design units, including 0 entities, in source file define_conf.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/timer_cntr.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/timer_cntr.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_cntr " "Found entity 1: timer_cntr" {  } { { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/mem_sp_xkx32.al.v 2 2 " "Found 2 design units, including 2 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/mem_sp_xkx32.al.v" { { "Info" "ISGN_ENTITY_NAME" "1 C5_SP_4Kx32 " "Found entity 1: C5_SP_4Kx32" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/memory/C5_SP_4Kx32.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""} { "Info" "ISGN_ENTITY_NAME" "2 MEM_SP_xKx32 " "Found entity 2: MEM_SP_xKx32" {  } { { "../RTL/MEM_SP_xKx32.AL.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/MEM_SP_xKx32.AL.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_ram " "Found entity 1: fifo_mst_ram" {  } { { "../RTL/fifo_mst_ram.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_ram.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_io.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_io " "Found entity 1: fifo_mst_io" {  } { { "../RTL/fifo_mst_io.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_io.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_fsm.m600.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_fsm.m600.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_fsm " "Found entity 1: fifo_mst_fsm" {  } { { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_dpath.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_dpath.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_dpath " "Found entity 1: fifo_mst_dpath" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_arb.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_arb.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_arb " "Found entity 1: fifo_mst_arb" {  } { { "../RTL/fifo_mst_arb.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_arb.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170656 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "EP_NUM ep_num fifo_ep_mst.v(24) " "Verilog HDL Declaration information at fifo_ep_mst.v(24): object \"EP_NUM\" differs only in case from object \"ep_num\" in the same scope" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1436851170666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_ep_mst.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_ep_mst.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_ep_mst " "Found entity 1: fifo_ep_mst" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_top.m600.v 1 1 " "Found 1 design units, including 1 entities, in source file /svn/ft600/project/trunk/fifo_masters/altera_eval_board/mc600/rtl/fifo_mst_top.m600.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_mst_top " "Found entity 1: fifo_mst_top" {  } { { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170666 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fifo_mst_top " "Elaborating entity \"fifo_mst_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1436851170686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_dpath fifo_mst_dpath:i_fifo_mst_dpath " "Elaborating entity \"fifo_mst_dpath\" for hierarchy \"fifo_mst_dpath:i_fifo_mst_dpath\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_mst_dpath" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170696 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data fifo_mst_dpath.v(70) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(70): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_be fifo_mst_dpath.v(74) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(74): inferring latch(es) for variable \"rx_be\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_rxf_n fifo_mst_dpath.v(78) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(78): inferring latch(es) for variable \"rx_rxf_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 78 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_txe_n fifo_mst_dpath.v(82) " "Verilog HDL Always Construct warning at fifo_mst_dpath.v(82): inferring latch(es) for variable \"rx_txe_n\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_txe_n fifo_mst_dpath.v(82) " "Inferred latch for \"rx_txe_n\" at fifo_mst_dpath.v(82)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 82 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_rxf_n fifo_mst_dpath.v(78) " "Inferred latch for \"rx_rxf_n\" at fifo_mst_dpath.v(78)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 78 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[0\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[0\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[1\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[1\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[2\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[2\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_be\[3\] fifo_mst_dpath.v(74) " "Inferred latch for \"rx_be\[3\]\" at fifo_mst_dpath.v(74)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[0\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[1\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[2\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[3\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[4\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[5\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[6\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[7\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[8\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[9\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[10\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[11\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[12\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[13\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[14\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[15\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[16\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[17\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[18\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[19\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[20\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[21\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[22\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[23\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[24\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[24\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[25\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[25\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[26\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[26\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[27\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[27\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[28\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[28\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[29\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[29\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[30\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[30\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[31\] fifo_mst_dpath.v(70) " "Inferred latch for \"rx_data\[31\]\" at fifo_mst_dpath.v(70)" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1436851170706 "|fifo_mst_top|fifo_mst_dpath:i_fifo_mst_dpath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_arb fifo_mst_arb:i_fifo_mst_arb " "Elaborating entity \"fifo_mst_arb\" for hierarchy \"fifo_mst_arb:i_fifo_mst_arb\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_mst_arb" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_fsm fifo_mst_fsm:i_fifo_mst_fsm " "Elaborating entity \"fifo_mst_fsm\" for hierarchy \"fifo_mst_fsm:i_fifo_mst_fsm\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_mst_fsm" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_ram fifo_mst_ram:i_fifo_mst_ram " "Elaborating entity \"fifo_mst_ram\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_mst_ram" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SP_xKx32 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32 " "Elaborating entity \"MEM_SP_xKx32\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\"" {  } { { "../RTL/fifo_mst_ram.v" "i_MEM_SP_xKx32" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_ram.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C5_SP_4Kx32 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32 " "Elaborating entity \"C5_SP_4Kx32\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\"" {  } { { "../RTL/MEM_SP_xKx32.AL.v" "i_C5_SP_4Kx32" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/MEM_SP_xKx32.AL.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\"" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "altsyncram_component" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170826 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\"" {  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component " "Instantiated megafunction \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170836 ""}  } { { "../RTL/memory/C5_SP_4Kx32.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/memory/C5_SP_4Kx32.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1436851170836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tun1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tun1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tun1 " "Found entity 1: altsyncram_tun1" {  } { { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1436851170896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1436851170896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tun1 fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated " "Elaborating entity \"altsyncram_tun1\" for hierarchy \"fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ep_mst fifo_ep_mst:i_fifo_ep_mst_1 " "Elaborating entity \"fifo_ep_mst\" for hierarchy \"fifo_ep_mst:i_fifo_ep_mst_1\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_ep_mst_1" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170926 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo_ep_mst.v(26) " "Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436851170926 "|fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ep_mst fifo_ep_mst:i_fifo_ep_mst_2 " "Elaborating entity \"fifo_ep_mst\" for hierarchy \"fifo_ep_mst:i_fifo_ep_mst_2\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_ep_mst_2" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170936 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo_ep_mst.v(26) " "Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436851170936 "|fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ep_mst fifo_ep_mst:i_fifo_ep_mst_3 " "Elaborating entity \"fifo_ep_mst\" for hierarchy \"fifo_ep_mst:i_fifo_ep_mst_3\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_ep_mst_3" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170946 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo_ep_mst.v(26) " "Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436851170946 "|fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_ep_mst fifo_ep_mst:i_fifo_ep_mst_4 " "Elaborating entity \"fifo_ep_mst\" for hierarchy \"fifo_ep_mst:i_fifo_ep_mst_4\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_ep_mst_4" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170956 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 fifo_ep_mst.v(26) " "Verilog HDL assignment warning at fifo_ep_mst.v(26): truncated value with size 32 to match size of target (12)" {  } { { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1436851170956 "|fifo_mst_top|fifo_ep_mst:i_fifo_ep_mst_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_mst_io fifo_mst_io:i_fifo_mst_io " "Elaborating entity \"fifo_mst_io\" for hierarchy \"fifo_mst_io:i_fifo_mst_io\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_fifo_mst_io" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_cntr timer_cntr:i_startup_timer " "Elaborating entity \"timer_cntr\" for hierarchy \"timer_cntr:i_startup_timer\"" {  } { { "../RTL/fifo_mst_top.M600.v" "i_startup_timer" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1436851170966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_rxf_n " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_rxf_n\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 40 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[0\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[0\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[1\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[1\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[2\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[2\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[3\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_be\[3\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 74 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[0\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[0\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[1\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[1\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[2\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[2\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[3\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[3\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[4\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[4\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[5\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[5\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[6\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[6\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[7\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[7\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[8\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[8\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[9\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[9\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[10\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[10\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[11\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[11\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[12\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[12\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[13\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[13\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[14\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[14\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[15\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[15\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[16\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[16\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[17\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[17\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[18\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[18\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[19\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[19\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[20\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[20\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[21\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[21\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[22\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[22\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[23\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[23\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[24\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[24\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[25\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[25\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[26\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[26\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[27\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[27\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[28\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[28\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[29\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[29\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[30\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[30\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[31\] " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_data\[31\]\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 70 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fifo_mst_dpath:i_fifo_mst_dpath\|rx_txe_n " "LATCH primitive \"fifo_mst_dpath:i_fifo_mst_dpath\|rx_txe_n\" is permanently enabled" {  } { { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 41 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1436851171056 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1436851171696 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SIWU_N VCC " "Pin \"SIWU_N\" is stuck at VCC" {  } { { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436851171876 "|fifo_mst_top|SIWU_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "RD_N VCC " "Pin \"RD_N\" is stuck at VCC" {  } { { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436851171876 "|fifo_mst_top|RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OE_N VCC " "Pin \"OE_N\" is stuck at VCC" {  } { { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1436851171876 "|fifo_mst_top|OE_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1436851171876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/fifo_mst_top.map.smsg " "Generated suppressed messages file C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/fifo_mst_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1436851172156 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1436851172256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1436851172256 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "548 " "Implemented 548 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1436851172316 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1436851172316 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1436851172316 ""} { "Info" "ICUT_CUT_TM_LCELLS" "467 " "Implemented 467 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1436851172316 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1436851172316 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1436851172316 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 51 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 51 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "502 " "Peak virtual memory: 502 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436851172336 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 13:19:32 2015 " "Processing ended: Tue Jul 14 13:19:32 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436851172336 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436851172336 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436851172336 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436851172336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1436851174046 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436851174046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 13:19:33 2015 " "Processing started: Tue Jul 14 13:19:33 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436851174046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1436851174046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AL_MC600 -c fifo_mst_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AL_MC600 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1436851174046 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1436851174086 ""}
{ "Info" "0" "" "Project  = AL_MC600" {  } {  } 0 0 "Project  = AL_MC600" 0 0 "Fitter" 0 0 1436851174086 ""}
{ "Info" "0" "" "Revision = fifo_mst_top" {  } {  } 0 0 "Revision = fifo_mst_top" 0 0 "Fitter" 0 0 1436851174086 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1436851174206 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fifo_mst_top 5CGTFD5C5F27C7 " "Selected device 5CGTFD5C5F27C7 for design \"fifo_mst_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1436851174216 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436851174266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1436851174266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1436851174396 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1436851174826 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1436851174836 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1436851181656 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 226 global CLKCTRL_G12 " "CLK~inputCLKENA0 with 226 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1436851181806 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "tm_rstn~CLKENA0 191 global CLKCTRL_G3 " "tm_rstn~CLKENA0 with 191 fanout uses global clock CLKCTRL_G3" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1436851181806 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1436851181806 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851181966 ""}
{ "Info" "ISTA_SDC_FOUND" "al_mc600.sdc " "Reading SDC File: 'al_mc600.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk fall min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk rise min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk fall min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk rise min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk fall min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk rise min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk fall min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk rise min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk fall min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk rise min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk fall min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk rise min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk fall min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk rise min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk fall min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk rise min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk fall min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk rise min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk fall min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk rise min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk fall min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk rise min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk fall min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk rise min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk fall min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk rise min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk fall min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk rise min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk fall min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk rise min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk fall min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk rise min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk fall min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk rise min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk fall min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk rise min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk fall min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk rise min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk fall min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk rise min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk fall min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185136 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk rise min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk fall min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk rise min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk fall min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk rise min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk fall min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk rise min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk fall min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk rise min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk fall min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk rise min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk fall min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk rise min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk fall min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk rise min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk fall min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk rise min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk fall min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk rise min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk fall min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk rise min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk fall min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk rise min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk fall min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk rise min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk fall min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk rise min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk fall min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk rise min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk fall min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk rise min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk fall min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk rise min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436851185146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436851185146 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      fifoClk " "  10.000      fifoClk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1436851185146 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1436851185146 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1436851185166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436851185166 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1436851185166 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1436851185166 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1436851185166 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1436851185176 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1436851185486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "37 I/O output buffer " "Packed 37 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1436851185486 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1436851185486 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851185656 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1436851193427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851193867 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1436851193877 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1436851195827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851195827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1436851199707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X34_Y49 X45_Y61 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y49 to location X45_Y61" {  } { { "loc" "" { Generic "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y49 to location X45_Y61"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X34_Y49 to location X45_Y61"} 34 49 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1436851207257 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1436851207257 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851209247 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1436851209267 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1436851209267 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.37 " "Total time spent on timing analysis during the Fitter is 1.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1436851210447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436851210527 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGTFD5C5F27C7 " "Timing characteristics of device 5CGTFD5C5F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1436851210527 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436851211677 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1436851211737 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGTFD5C5F27C7 " "Timing characteristics of device 5CGTFD5C5F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1436851211737 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1436851212887 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1436851213657 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/fifo_mst_top.fit.smsg " "Generated suppressed messages file C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/fifo_mst_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1436851214207 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 77 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2427 " "Peak virtual memory: 2427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436851214727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 13:20:14 2015 " "Processing ended: Tue Jul 14 13:20:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436851214727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436851214727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436851214727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1436851214727 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1436851216337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436851216337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 13:20:16 2015 " "Processing started: Tue Jul 14 13:20:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436851216337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1436851216337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AL_MC600 -c fifo_mst_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AL_MC600 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1436851216337 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1436851221777 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "612 " "Peak virtual memory: 612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436851223287 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 13:20:23 2015 " "Processing ended: Tue Jul 14 13:20:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436851223287 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436851223287 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436851223287 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1436851223287 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1436851223927 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1436851224427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1436851224427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 14 13:20:24 2015 " "Processing started: Tue Jul 14 13:20:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1436851224427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1436851224427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AL_MC600 -c fifo_mst_top " "Command: quartus_sta AL_MC600 -c fifo_mst_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1436851224427 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1436851224477 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1436851225047 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436851225077 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1436851225077 ""}
{ "Info" "ISTA_SDC_FOUND" "al_mc600.sdc " "Reading SDC File: 'al_mc600.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1436851226147 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk fall min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226157 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[0\] rising fifoClk rise min " "Port \"BE\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226157 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk fall min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226157 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[1\] rising fifoClk rise min " "Port \"BE\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226157 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk fall min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[2\] rising fifoClk rise min " "Port \"BE\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk fall min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output BE\[3\] rising fifoClk rise min " "Port \"BE\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk fall min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[0\] rising fifoClk rise min " "Port \"DATA\[0\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk fall min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[10\] rising fifoClk rise min " "Port \"DATA\[10\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk fall min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[11\] rising fifoClk rise min " "Port \"DATA\[11\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk fall min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[12\] rising fifoClk rise min " "Port \"DATA\[12\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk fall min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[13\] rising fifoClk rise min " "Port \"DATA\[13\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk fall min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[14\] rising fifoClk rise min " "Port \"DATA\[14\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk fall min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[15\] rising fifoClk rise min " "Port \"DATA\[15\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk fall min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[16\] rising fifoClk rise min " "Port \"DATA\[16\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk fall min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[17\] rising fifoClk rise min " "Port \"DATA\[17\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk fall min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[18\] rising fifoClk rise min " "Port \"DATA\[18\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk fall min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[19\] rising fifoClk rise min " "Port \"DATA\[19\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk fall min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[1\] rising fifoClk rise min " "Port \"DATA\[1\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk fall min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[20\] rising fifoClk rise min " "Port \"DATA\[20\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk fall min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[21\] rising fifoClk rise min " "Port \"DATA\[21\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk fall min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[22\] rising fifoClk rise min " "Port \"DATA\[22\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk fall min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[23\] rising fifoClk rise min " "Port \"DATA\[23\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk fall min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[24\] rising fifoClk rise min " "Port \"DATA\[24\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk fall min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[25\] rising fifoClk rise min " "Port \"DATA\[25\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk fall min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[26\] rising fifoClk rise min " "Port \"DATA\[26\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk fall min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[27\] rising fifoClk rise min " "Port \"DATA\[27\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk fall min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[28\] rising fifoClk rise min " "Port \"DATA\[28\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk fall min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[29\] rising fifoClk rise min " "Port \"DATA\[29\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk fall min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[2\] rising fifoClk rise min " "Port \"DATA\[2\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk fall min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[30\] rising fifoClk rise min " "Port \"DATA\[30\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk fall min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[31\] rising fifoClk rise min " "Port \"DATA\[31\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk fall min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[3\] rising fifoClk rise min " "Port \"DATA\[3\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk fall min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[4\] rising fifoClk rise min " "Port \"DATA\[4\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk fall min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[5\] rising fifoClk rise min " "Port \"DATA\[5\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk fall min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[6\] rising fifoClk rise min " "Port \"DATA\[6\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk fall min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[7\] rising fifoClk rise min " "Port \"DATA\[7\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk fall min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[8\] rising fifoClk rise min " "Port \"DATA\[8\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk fall min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output DATA\[9\] rising fifoClk rise min " "Port \"DATA\[9\]\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk fall min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output WR_N rising fifoClk rise min " "Port \"WR_N\" relative to the rising edge of clock \"fifoClk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1436851226167 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226177 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1436851226177 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1436851226177 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.113 " "Worst-case setup slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113         0.000 fifoClk  " "    0.113         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851226217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424         0.000 fifoClk  " "    0.424         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.769 " "Worst-case recovery slack is 3.769" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.769         0.000 fifoClk  " "    3.769         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851226227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.133 " "Worst-case removal slack is 4.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.133         0.000 fifoClk  " "    4.133         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.670 " "Worst-case minimum pulse width slack is 3.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.670         0.000 fifoClk  " "    3.670         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851226237 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.113 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.113" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.113  " "Path #1: Setup slack is 0.113 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\] " "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DATA\[0\] " "To Node      : DATA\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      5.328  R        clock network delay " "     5.328      5.328  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.328      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\] " "     5.328      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[0] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.920      0.592 FF  CELL  i_fifo_mst_dpath\|tp_data\[0\]\|q " "     5.920      0.592 FF  CELL  i_fifo_mst_dpath\|tp_data\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[0] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.920      0.000 FF    IC  DATA\[0\]~output\|i " "     5.920      0.000 FF    IC  DATA\[0\]~output\|i" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0]~output } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.307      3.387 FF  CELL  DATA\[0\]~output\|o " "     9.307      3.387 FF  CELL  DATA\[0\]~output\|o" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0]~output } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.307      0.000 FF  CELL  DATA\[0\] " "     9.307      0.000 FF  CELL  DATA\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  R        clock network delay " "    10.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.920     -0.080           clock uncertainty " "     9.920     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.420     -0.500  F  oExt  DATA\[0\] " "     9.420     -0.500  F  oExt  DATA\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.307 " "Data Arrival Time  :     9.307" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.420 " "Data Required Time :     9.420" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.113  " "Slack              :     0.113 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.424 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.424" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.424  " "Path #1: Hold slack is 0.424 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : timer_cntr:i_startup_timer\|cntr\[2\] " "To Node      : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      4.188  R        clock network delay " "     4.188      4.188  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     4.188      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.188      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     4.188      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.565      0.377 FF    IC  i_startup_timer\|cntr\[2\]~2\|dataf " "     4.565      0.377 FF    IC  i_startup_timer\|cntr\[2\]~2\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.639      0.074 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout " "     4.639      0.074 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.639      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d " "     4.639      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.709      0.070 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\] " "     4.709      0.070 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.416      4.416  R        clock network delay " "     4.416      4.416  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285     -0.131           clock pessimism " "     4.285     -0.131           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.000           clock uncertainty " "     4.285      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.285      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\] " "     4.285      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.709 " "Data Arrival Time  :     4.709" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.285 " "Data Required Time :     4.285" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.424  " "Slack              :     0.424 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226267 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.769 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.769" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.769  " "Path #1: Recovery slack is 3.769 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      4.415  R        clock network delay " "     4.415      4.415  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     4.415      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.415      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     4.415      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.833      0.418 FF    IC  tm_rstn\|datac " "     4.833      0.418 FF    IC  tm_rstn\|datac" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.269      0.436 FR  CELL  tm_rstn\|combout " "     5.269      0.436 FR  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.299      1.030 RR    IC  tm_rstn~CLKENA0\|inclk " "     6.299      1.030 RR    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.603      0.304 RR  CELL  tm_rstn~CLKENA0\|outclk " "     6.603      0.304 RR  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.382      3.779 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "    10.382      3.779 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.247      0.865 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    11.247      0.865 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.968      4.968  R        clock network delay " "    14.968      4.968  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.096      0.128           clock pessimism " "    15.096      0.128           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.016     -0.080           clock uncertainty " "    15.016     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.016      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    15.016      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.247 " "Data Arrival Time  :    11.247" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.016 " "Data Required Time :    15.016" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.769  " "Slack              :     3.769 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.133 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.133" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.133  " "Path #1: Removal slack is 4.133 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      4.193  R        clock network delay " "     4.193      4.193  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     4.193      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.193      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     4.193      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.623      0.430 RR    IC  tm_rstn\|dataf " "     4.623      0.430 RR    IC  tm_rstn\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.697      0.074 RF  CELL  tm_rstn\|combout " "     4.697      0.074 RF  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.486      0.789 FF    IC  tm_rstn~CLKENA0\|inclk " "     5.486      0.789 FF    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.772      0.286 FF  CELL  tm_rstn~CLKENA0\|outclk " "     5.772      0.286 FF  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.930      2.158 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn " "     7.930      2.158 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.437      0.507 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     8.437      0.507 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.411      4.411  R        clock network delay " "     4.411      4.411  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304     -0.107           clock pessimism " "     4.304     -0.107           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.000           clock uncertainty " "     4.304      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     4.304      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.437 " "Data Arrival Time  :     8.437" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.304 " "Data Required Time :     4.304" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.133  " "Slack              :     4.133 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.670 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.670" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.670  " "Path #1: slack is 3.670 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.867      0.867 RR  CELL  CLK~input\|o " "     0.867      0.867 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.989      0.122 RR    IC  CLK~inputCLKENA0\|inclk " "     0.989      0.122 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.306      0.317 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.306      0.317 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.814      2.508 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0 " "     3.814      2.508 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.412      0.598 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0 " "     4.412      0.598 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.919      0.919 FF  CELL  CLK~input\|o " "     5.919      0.919 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.018      0.099 FF    IC  CLK~inputCLKENA0\|inclk " "     6.018      0.099 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.315      0.297 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.315      0.297 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.481      2.166 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0 " "     8.481      2.166 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a12\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.934      0.453 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0 " "     8.934      0.453 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a12~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.172      0.238           clock pessimism " "     9.172      0.238           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.760 " "Actual Width     :     4.760" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.670 " "Slack            :     3.670" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851226277 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1436851226287 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1436851226337 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGTFD5C5F27C7 " "Timing characteristics of device 5CGTFD5C5F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1436851226337 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1436851230937 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231037 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.162 " "Worst-case setup slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162         0.000 fifoClk  " "    0.162         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.405 " "Worst-case hold slack is 0.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.405         0.000 fifoClk  " "    0.405         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851231067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.830 " "Worst-case recovery slack is 3.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.830         0.000 fifoClk  " "    3.830         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 4.015 " "Worst-case removal slack is 4.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.015         0.000 fifoClk  " "    4.015         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.584 " "Worst-case minimum pulse width slack is 3.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.584         0.000 fifoClk  " "    3.584         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851231077 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.162  " "Path #1: Setup slack is 0.162 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\] " "From Node    : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : DATA\[0\] " "To Node      : DATA\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.463      5.463  R        clock network delay " "     5.463      5.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.463      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\] " "     5.463      0.000     uTco  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[0] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.614 FF  CELL  i_fifo_mst_dpath\|tp_data\[0\]\|q " "     6.077      0.614 FF  CELL  i_fifo_mst_dpath\|tp_data\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[0] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.000 FF    IC  DATA\[0\]~output\|i " "     6.077      0.000 FF    IC  DATA\[0\]~output\|i" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0]~output } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.258      3.181 FF  CELL  DATA\[0\]~output\|o " "     9.258      3.181 FF  CELL  DATA\[0\]~output\|o" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0]~output } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.258      0.000 FF  CELL  DATA\[0\] " "     9.258      0.000 FF  CELL  DATA\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  R        clock network delay " "    10.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.920     -0.080           clock uncertainty " "     9.920     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.420     -0.500  F  oExt  DATA\[0\] " "     9.420     -0.500  F  oExt  DATA\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 31 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.258 " "Data Arrival Time  :     9.258" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.420 " "Data Required Time :     9.420" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.162  " "Slack              :     0.162 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.405 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.405" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.405  " "Path #1: Hold slack is 0.405 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : timer_cntr:i_startup_timer\|cntr\[2\] " "To Node      : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      4.255  R        clock network delay " "     4.255      4.255  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     4.255      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.255      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     4.255      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.605      0.350 FF    IC  i_startup_timer\|cntr\[2\]~2\|dataf " "     4.605      0.350 FF    IC  i_startup_timer\|cntr\[2\]~2\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.683      0.078 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout " "     4.683      0.078 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.683      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d " "     4.683      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.756      0.073 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\] " "     4.756      0.073 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.463      4.463  R        clock network delay " "     4.463      4.463  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.351     -0.112           clock pessimism " "     4.351     -0.112           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.351      0.000           clock uncertainty " "     4.351      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.351      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\] " "     4.351      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.756 " "Data Arrival Time  :     4.756" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.351 " "Data Required Time :     4.351" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.405  " "Slack              :     0.405 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.830 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 3.830" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 3.830  " "Path #1: Recovery slack is 3.830 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.462      4.462  R        clock network delay " "     4.462      4.462  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.462      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     4.462      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.462      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     4.462      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.851      0.389 FF    IC  tm_rstn\|datac " "     4.851      0.389 FF    IC  tm_rstn\|datac" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.310      0.459 FR  CELL  tm_rstn\|combout " "     5.310      0.459 FR  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.287      0.977 RR    IC  tm_rstn~CLKENA0\|inclk " "     6.287      0.977 RR    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.608      0.321 RR  CELL  tm_rstn~CLKENA0\|outclk " "     6.608      0.321 RR  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.432      3.824 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "    10.432      3.824 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.330      0.898 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    11.330      0.898 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.131      5.131  R        clock network delay " "    15.131      5.131  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.240      0.109           clock pessimism " "    15.240      0.109           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160     -0.080           clock uncertainty " "    15.160     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.160      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    15.160      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.330 " "Data Arrival Time  :    11.330" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.160 " "Data Required Time :    15.160" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.830  " "Slack              :     3.830 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231107 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.015 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 4.015" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 4.015  " "Path #1: Removal slack is 4.015 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      4.262  R        clock network delay " "     4.262      4.262  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     4.262      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.262      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     4.262      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.638      0.376 RR    IC  tm_rstn\|dataf " "     4.638      0.376 RR    IC  tm_rstn\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.717      0.079 RF  CELL  tm_rstn\|combout " "     4.717      0.079 RF  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.444      0.727 FF    IC  tm_rstn~CLKENA0\|inclk " "     5.444      0.727 FF    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.750      0.306 FF  CELL  tm_rstn~CLKENA0\|outclk " "     5.750      0.306 FF  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.905      2.155 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn " "     7.905      2.155 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.400      0.495 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     8.400      0.495 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.471      4.471  R        clock network delay " "     4.471      4.471  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.385     -0.086           clock pessimism " "     4.385     -0.086           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.385      0.000           clock uncertainty " "     4.385      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.385      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     4.385      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.400 " "Data Arrival Time  :     8.400" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     4.385 " "Data Required Time :     4.385" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.015  " "Slack              :     4.015 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.584 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.584" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.584  " "Path #1: slack is 3.584 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLK " "     0.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLK~input\|i " "     0.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.893      0.893 RR  CELL  CLK~input\|o " "     0.893      0.893 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.024      0.131 RR    IC  CLK~inputCLKENA0\|inclk " "     1.024      0.131 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.359      0.335 RR  CELL  CLK~inputCLKENA0\|outclk " "     1.359      0.335 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.908      2.549 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     3.908      2.549 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.453      0.545 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10 " "     4.453      0.545 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.912      0.912 FF  CELL  CLK~input\|o " "     5.912      0.912 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.027      0.115 FF    IC  CLK~inputCLKENA0\|inclk " "     6.027      0.115 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.345      0.318 FF  CELL  CLK~inputCLKENA0\|outclk " "     6.345      0.318 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.507      2.162 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0 " "     8.507      2.162 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a6\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.919      0.412 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10 " "     8.919      0.412 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a6~porta_address_reg10" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.127      0.208           clock pessimism " "     9.127      0.208           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     1.090 " "Required Width   :     1.090" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.674 " "Actual Width     :     4.674" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.584 " "Slack            :     3.584" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851231117 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1436851231117 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1436851231307 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CGTFD5C5F27C7 " "Timing characteristics of device 5CGTFD5C5F27C7 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1436851231307 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1436851233517 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.524 " "Worst-case setup slack is 1.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.524         0.000 fifoClk  " "    1.524         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 fifoClk  " "    0.187         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851233617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.479 " "Worst-case recovery slack is 6.479" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.479         0.000 fifoClk  " "    6.479         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.556 " "Worst-case removal slack is 2.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.556         0.000 fifoClk  " "    2.556         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.810 " "Worst-case minimum pulse width slack is 3.810" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.810         0.000 fifoClk  " "    3.810         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851233627 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.524 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.524" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.524  " "Path #1: Setup slack is 1.524 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[1\] " "From Node    : BE\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[1\] " "     7.000      7.000  F  iExt  BE\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[1\]~input\|i " "     7.000      0.000 FF    IC  BE\[1\]~input\|i" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1]~input } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.040      1.040 FF  CELL  BE\[1\]~input\|o " "     8.040      1.040 FF  CELL  BE\[1\]~input\|o" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1]~input } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.404      1.364 FF    IC  comb~2\|dataf " "     9.404      1.364 FF    IC  comb~2\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.457      0.053 FF  CELL  comb~2\|combout " "     9.457      0.053 FF  CELL  comb~2\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.590      0.133 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|dataf " "     9.590      0.133 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|comb~0 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.641      0.051 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "     9.641      0.051 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|comb~0 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.613      0.972 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe " "    10.613      0.972 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28 } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.852      1.239 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    11.852      1.239 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.456      3.456  R        clock network delay " "    13.456      3.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.376     -0.080           clock uncertainty " "    13.376     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.376      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    13.376      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.852 " "Data Arrival Time  :    11.852" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.376 " "Data Required Time :    13.376" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.524  " "Slack              :     1.524 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.187  " "Path #1: Hold slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\] " "From Node    : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\] " "To Node      : fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      2.538  R        clock network delay " "     2.538      2.538  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\] " "     2.538      0.000     uTco  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5] } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[5\]\|q " "     2.538      0.000 FF  CELL  i_fifo_mst_fsm\|cur_st\[5\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5] } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.538      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[5\]~11\|datae " "     2.538      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[5\]~11\|datae" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5]~11 } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.737      0.199 FF  CELL  i_fifo_mst_fsm\|cur_st\[5\]~11\|combout " "     2.737      0.199 FF  CELL  i_fifo_mst_fsm\|cur_st\[5\]~11\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5]~11 } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.737      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[5\]\|d " "     2.737      0.000 FF    IC  i_fifo_mst_fsm\|cur_st\[5\]\|d" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5] } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.764      0.027 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\] " "     2.764      0.027 FF  CELL  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5] } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.631      2.631  R        clock network delay " "     2.631      2.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577     -0.054           clock pessimism " "     2.577     -0.054           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577      0.000           clock uncertainty " "     2.577      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.577      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\] " "     2.577      0.000      uTh  fifo_mst_fsm:i_fifo_mst_fsm\|cur_st\[5\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_fsm:i_fifo_mst_fsm|cur_st[5] } "NODE_NAME" } } { "../RTL/fifo_mst_fsm.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_fsm.M600.v" 212 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.764 " "Data Arrival Time  :     2.764" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.577 " "Data Required Time :     2.577" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.479 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.479" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.479  " "Path #1: Recovery slack is 6.479 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      2.653  R        clock network delay " "     2.653      2.653  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     2.653      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.653      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     2.653      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.885      0.232 FF    IC  tm_rstn\|datac " "     2.885      0.232 FF    IC  tm_rstn\|datac" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.057      0.172 FR  CELL  tm_rstn\|combout " "     3.057      0.172 FR  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.581      0.524 RR    IC  tm_rstn~CLKENA0\|inclk " "     3.581      0.524 RR    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.721      0.140 RR  CELL  tm_rstn~CLKENA0\|outclk " "     3.721      0.140 RR  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.051      2.330 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     6.051      2.330 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.394      0.343 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     6.394      0.343 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.898      2.898  R        clock network delay " "    12.898      2.898  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.953      0.055           clock pessimism " "    12.953      0.055           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.873     -0.080           clock uncertainty " "    12.873     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.873      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    12.873      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.394 " "Data Arrival Time  :     6.394" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.873 " "Data Required Time :    12.873" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.479  " "Slack              :     6.479 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233667 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.556 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.556  " "Path #1: Removal slack is 2.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      2.561  R        clock network delay " "     2.561      2.561  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     2.561      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.561      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     2.561      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.202 RR    IC  tm_rstn\|dataf " "     2.763      0.202 RR    IC  tm_rstn\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.801      0.038 RF  CELL  tm_rstn\|combout " "     2.801      0.038 RF  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.445 FF    IC  tm_rstn~CLKENA0\|inclk " "     3.246      0.445 FF    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.382      0.136 FF  CELL  tm_rstn~CLKENA0\|outclk " "     3.382      0.136 FF  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.939      1.557 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn " "     4.939      1.557 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.150      0.211 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     5.150      0.211 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.640      2.640  R        clock network delay " "     2.640      2.640  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594     -0.046           clock pessimism " "     2.594     -0.046           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594      0.000           clock uncertainty " "     2.594      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.594      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     2.594      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.150 " "Data Arrival Time  :     5.150" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.594 " "Data Required Time :     2.594" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.556  " "Slack              :     2.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.810 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.810" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.810  " "Path #1: slack is 3.810 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.784      0.784 FF  CELL  CLK~input\|o " "     5.784      0.784 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.843      0.059 FF    IC  CLK~inputCLKENA0\|inclk " "     5.843      0.059 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.992      0.149 FF  CELL  CLK~inputCLKENA0\|outclk " "     5.992      0.149 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.614      1.622 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0 " "     7.614      1.622 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.710      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "     7.710      0.096 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.427      0.427 RR  CELL  CLK~input\|o " "    10.427      0.427 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.492      0.065 RR    IC  CLK~inputCLKENA0\|inclk " "    10.492      0.065 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.631      0.139 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.631      0.139 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.313      1.682 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0 " "    12.313      1.682 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.386      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "    12.386      0.073 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.472      0.086           clock pessimism " "    12.472      0.086           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.762 " "Actual Width     :     4.762" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.810 " "Slack            :     3.810" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851233677 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1436851233677 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234247 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.770 " "Worst-case setup slack is 1.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234257 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.770         0.000 fifoClk  " "    1.770         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234257 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851234257 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234267 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177         0.000 fifoClk  " "    0.177         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234267 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851234267 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.609 " "Worst-case recovery slack is 6.609" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.609         0.000 fifoClk  " "    6.609         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.463 " "Worst-case removal slack is 2.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.463         0.000 fifoClk  " "    2.463         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.800 " "Worst-case minimum pulse width slack is 3.800" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.800         0.000 fifoClk  " "    3.800         0.000 fifoClk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1436851234277 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.770 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.770" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.770  " "Path #1: Setup slack is 1.770 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : BE\[1\] " "From Node    : BE\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "To Node      : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      7.000  F  iExt  BE\[1\] " "     7.000      7.000  F  iExt  BE\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1] } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.000      0.000 FF    IC  BE\[1\]~input\|i " "     7.000      0.000 FF    IC  BE\[1\]~input\|i" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1]~input } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.017      1.017 FF  CELL  BE\[1\]~input\|o " "     8.017      1.017 FF  CELL  BE\[1\]~input\|o" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { BE[1]~input } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 32 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.262      1.245 FF    IC  comb~2\|dataf " "     9.262      1.245 FF    IC  comb~2\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.314      0.052 FF  CELL  comb~2\|combout " "     9.314      0.052 FF  CELL  comb~2\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.428      0.114 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|dataf " "     9.428      0.114 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|comb~0 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.479      0.051 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout " "     9.479      0.051 FF  CELL  i_fifo_mst_ram\|i_MEM_SP_xKx32\|comb~0\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|comb~0 } "NODE_NAME" } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.321      0.842 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe " "    10.321      0.842 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a28\|portawe" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28 } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.536      1.215 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    11.536      1.215 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.386      3.386  R        clock network delay " "    13.386      3.386  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.306     -0.080           clock uncertainty " "    13.306     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.306      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg " "    13.306      0.000     uTsu  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a28~porta_we_reg" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_ram:i_fifo_mst_ram|MEM_SP_xKx32:i_MEM_SP_xKx32|C5_SP_4Kx32:i_C5_SP_4Kx32|altsyncram:altsyncram_component|altsyncram_tun1:auto_generated|ram_block1a28~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_tun1.tdf" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/AL_MC600/db/altsyncram_tun1.tdf" 654 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    11.536 " "Data Arrival Time  :    11.536" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    13.306 " "Data Required Time :    13.306" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.770  " "Slack              :     1.770 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.177 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.177" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.177  " "Path #1: Hold slack is 0.177 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[2\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : timer_cntr:i_startup_timer\|cntr\[2\] " "To Node      : timer_cntr:i_startup_timer\|cntr\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      2.484  R        clock network delay " "     2.484      2.484  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\] " "     2.484      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q " "     2.484      0.000 FF  CELL  i_startup_timer\|cntr\[2\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.000 FF    IC  i_startup_timer\|cntr\[2\]~2\|datae " "     2.484      0.000 FF    IC  i_startup_timer\|cntr\[2\]~2\|datae" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      0.186 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout " "     2.670      0.186 FF  CELL  i_startup_timer\|cntr\[2\]~2\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2]~2 } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d " "     2.670      0.000 FF    IC  i_startup_timer\|cntr\[2\]\|d" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.696      0.026 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\] " "     2.696      0.026 FF  CELL  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.574      2.574  R        clock network delay " "     2.574      2.574  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519     -0.055           clock pessimism " "     2.519     -0.055           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519      0.000           clock uncertainty " "     2.519      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\] " "     2.519      0.000      uTh  timer_cntr:i_startup_timer\|cntr\[2\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[2] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.696 " "Data Arrival Time  :     2.696" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.519 " "Data Required Time :     2.519" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.177  " "Slack              :     0.177 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234307 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.609 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.609" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.609  " "Path #1: Recovery slack is 6.609 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[0\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "To Node      : fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      2.573  R        clock network delay " "     2.573      2.573  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\] " "     2.573      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[0\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.573      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q " "     2.573      0.000 FF  CELL  i_startup_timer\|cntr\[0\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[0] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.780      0.207 FF    IC  tm_rstn\|datac " "     2.780      0.207 FF    IC  tm_rstn\|datac" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.160 FR  CELL  tm_rstn\|combout " "     2.940      0.160 FR  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.433      0.493 RR    IC  tm_rstn~CLKENA0\|inclk " "     3.433      0.493 RR    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.576      0.143 RR  CELL  tm_rstn~CLKENA0\|outclk " "     3.576      0.143 RR  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.875      2.299 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload " "     5.875      2.299 RR    IC  i_fifo_mst_dpath\|tp_data\[7\]\|aload" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.208      0.333 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "     6.208      0.333 RR  CELL  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.843      2.843  R        clock network delay " "    12.843      2.843  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.897      0.054           clock pessimism " "    12.897      0.054           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.817     -0.080           clock uncertainty " "    12.817     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.817      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\] " "    12.817      0.000     uTsu  fifo_mst_dpath:i_fifo_mst_dpath\|tp_data\[7\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_mst_dpath:i_fifo_mst_dpath|tp_data[7] } "NODE_NAME" } } { "../RTL/fifo_mst_dpath.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_dpath.v" 57 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.208 " "Data Arrival Time  :     6.208" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    12.817 " "Data Required Time :    12.817" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.609  " "Slack              :     6.609 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.463 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{fifoClk\}\] " "-to_clock \[get_clocks \{fifoClk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.463  " "Path #1: Removal slack is 2.463 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : timer_cntr:i_startup_timer\|cntr\[1\] " "From Node    : timer_cntr:i_startup_timer\|cntr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "To Node      : fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : fifoClk " "Launch Clock : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : fifoClk " "Latch Clock  : fifoClk" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      2.484  R        clock network delay " "     2.484      2.484  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\] " "     2.484      0.000     uTco  timer_cntr:i_startup_timer\|cntr\[1\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.484      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q " "     2.484      0.000 RR  CELL  i_startup_timer\|cntr\[1\]\|q" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { timer_cntr:i_startup_timer|cntr[1] } "NODE_NAME" } } { "../RTL/timer_cntr.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/timer_cntr.v" 45 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.660      0.176 RR    IC  tm_rstn\|dataf " "     2.660      0.176 RR    IC  tm_rstn\|dataf" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.699      0.039 RF  CELL  tm_rstn\|combout " "     2.699      0.039 RF  CELL  tm_rstn\|combout" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.109      0.410 FF    IC  tm_rstn~CLKENA0\|inclk " "     3.109      0.410 FF    IC  tm_rstn~CLKENA0\|inclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.247      0.138 FF  CELL  tm_rstn~CLKENA0\|outclk " "     3.247      0.138 FF  CELL  tm_rstn~CLKENA0\|outclk" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tm_rstn~CLKENA0 } "NODE_NAME" } } { "../RTL/fifo_mst_top.M600.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_mst_top.M600.v" 132 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.787      1.540 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn " "     4.787      1.540 FF    IC  i_fifo_ep_mst_2\|wr_ptr\[9\]\|clrn" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.982      0.195 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     4.982      0.195 FR  CELL  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.566      2.566  R        clock network delay " "     2.566      2.566  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519     -0.047           clock pessimism " "     2.519     -0.047           clock pessimism" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519      0.000           clock uncertainty " "     2.519      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.519      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\] " "     2.519      0.000      uTh  fifo_ep_mst:i_fifo_ep_mst_2\|wr_ptr\[9\]" {  } { { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fifo_ep_mst:i_fifo_ep_mst_2|wr_ptr[9] } "NODE_NAME" } } { "../RTL/fifo_ep_mst.v" "" { Text "C:/SVN/FT600/Project/trunk/fifo_masters/Altera_eval_board/MC600/RTL/fifo_ep_mst.v" 143 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.982 " "Data Arrival Time  :     4.982" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.519 " "Data Required Time :     2.519" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.463  " "Slack              :     2.463 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.800 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 3.800" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{fifoClk\}\] " "Targets: \[get_clocks \{fifoClk\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 3.800  " "Path #1: slack is 3.800 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "Node             : fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : fifoClk " "Clock            : fifoClk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      5.000           launch edge time " "     5.000      5.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           source latency " "     5.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000           CLK " "     5.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.000      0.000 FF    IC  CLK~input\|i " "     5.000      0.000 FF    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.768      0.768 FF  CELL  CLK~input\|o " "     5.768      0.768 FF  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.827      0.059 FF    IC  CLK~inputCLKENA0\|inclk " "     5.827      0.059 FF    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.978      0.151 FF  CELL  CLK~inputCLKENA0\|outclk " "     5.978      0.151 FF  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.578      1.600 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0 " "     7.578      1.600 FF    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.673      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "     7.673      0.095 FF  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLK " "    10.000      0.000           CLK" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 RR    IC  CLK~input\|i " "    10.000      0.000 RR    IC  CLK~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.400      0.400 RR  CELL  CLK~input\|o " "    10.400      0.400 RR  CELL  CLK~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.465      0.065 RR    IC  CLK~inputCLKENA0\|inclk " "    10.465      0.065 RR    IC  CLK~inputCLKENA0\|inclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.606      0.141 RR  CELL  CLK~inputCLKENA0\|outclk " "    10.606      0.141 RR  CELL  CLK~inputCLKENA0\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.268      1.662 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0 " "    12.268      1.662 RR    IC  i_fifo_mst_ram\|i_MEM_SP_xKx32\|i_C5_SP_4Kx32\|altsyncram_component\|auto_generated\|ram_block1a16\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.340      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0 " "    12.340      0.072 RR  CELL  fifo_mst_ram:i_fifo_mst_ram\|MEM_SP_xKx32:i_MEM_SP_xKx32\|C5_SP_4Kx32:i_C5_SP_4Kx32\|altsyncram:altsyncram_component\|altsyncram_tun1:auto_generated\|ram_block1a16~CLOCK0_ENABLE0_0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.425      0.085           clock pessimism " "    12.425      0.085           clock pessimism" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.952 " "Required Width   :     0.952" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.752 " "Actual Width     :     4.752" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     3.800 " "Slack            :     3.800" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1436851234317 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436851235507 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1436851235507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 76 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1145 " "Peak virtual memory: 1145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1436851235577 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 13:20:35 2015 " "Processing ended: Tue Jul 14 13:20:35 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1436851235577 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1436851235577 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1436851235577 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436851235577 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 204 s " "Quartus II Full Compilation was successful. 0 errors, 204 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1436851236487 ""}
