set_property -dict {PACKAGE_PIN E3 IOSTANDARD LVCMOS18} [get_ports clock]
create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clock]

set_property PACKAGE_PIN U18 [get_ports {i_sampleA[15]}]
set_property PACKAGE_PIN U16 [get_ports {i_sampleA[14]}]
set_property PACKAGE_PIN V17 [get_ports {i_sampleA[13]}]
set_property PACKAGE_PIN T11 [get_ports {i_sampleA[12]}]
set_property PACKAGE_PIN U11 [get_ports {i_sampleA[11]}]
set_property PACKAGE_PIN U12 [get_ports {i_sampleA[10]}]
set_property PACKAGE_PIN V12 [get_ports {i_sampleA[9]}]
set_property PACKAGE_PIN V10 [get_ports {i_sampleA[8]}]
set_property PACKAGE_PIN V11 [get_ports {i_sampleA[7]}]
set_property PACKAGE_PIN U14 [get_ports {i_sampleA[6]}]
set_property PACKAGE_PIN V14 [get_ports {i_sampleA[5]}]
set_property PACKAGE_PIN T13 [get_ports {i_sampleA[4]}]
set_property PACKAGE_PIN U13 [get_ports {i_sampleA[3]}]
set_property PACKAGE_PIN T9 [get_ports {i_sampleA[2]}]
set_property PACKAGE_PIN T10 [get_ports {i_sampleA[1]}]
set_property PACKAGE_PIN R10 [get_ports {i_sampleA[0]}]
set_property PACKAGE_PIN P18 [get_ports {i_sampleB[15]}]
set_property PACKAGE_PIN M16 [get_ports {i_sampleB[14]}]
set_property PACKAGE_PIN M17 [get_ports {i_sampleB[13]}]
set_property PACKAGE_PIN N15 [get_ports {i_sampleB[12]}]
set_property PACKAGE_PIN N16 [get_ports {i_sampleB[11]}]
set_property PACKAGE_PIN P17 [get_ports {i_sampleB[10]}]
set_property PACKAGE_PIN R17 [get_ports {i_sampleB[9]}]
set_property PACKAGE_PIN P15 [get_ports {i_sampleB[8]}]
set_property PACKAGE_PIN R15 [get_ports {i_sampleB[7]}]
set_property PACKAGE_PIN T14 [get_ports {i_sampleB[6]}]
set_property PACKAGE_PIN T15 [get_ports {i_sampleB[5]}]
set_property PACKAGE_PIN R16 [get_ports {i_sampleB[4]}]
set_property PACKAGE_PIN T16 [get_ports {i_sampleB[3]}]
set_property PACKAGE_PIN V15 [get_ports {i_sampleB[2]}]
set_property PACKAGE_PIN V16 [get_ports {i_sampleB[1]}]
set_property PACKAGE_PIN U17 [get_ports {i_sampleB[0]}]
set_property PACKAGE_PIN R11 [get_ports {o_sum[16]}]
set_property PACKAGE_PIN K17 [get_ports {o_sum[15]}]
set_property PACKAGE_PIN K18 [get_ports {o_sum[14]}]
set_property PACKAGE_PIN L14 [get_ports {o_sum[13]}]
set_property PACKAGE_PIN M14 [get_ports {o_sum[12]}]
set_property PACKAGE_PIN L15 [get_ports {o_sum[11]}]
set_property PACKAGE_PIN L16 [get_ports {o_sum[10]}]
set_property PACKAGE_PIN L18 [get_ports {o_sum[9]}]
set_property PACKAGE_PIN M18 [get_ports {o_sum[8]}]
set_property PACKAGE_PIN R12 [get_ports {o_sum[7]}]
set_property PACKAGE_PIN R13 [get_ports {o_sum[6]}]
set_property PACKAGE_PIN L13 [get_ports {o_sum[5]}]
set_property PACKAGE_PIN M13 [get_ports {o_sum[4]}]
set_property PACKAGE_PIN R18 [get_ports {o_sum[3]}]
set_property PACKAGE_PIN T18 [get_ports {o_sum[2]}]
set_property PACKAGE_PIN N14 [get_ports {o_sum[1]}]
set_property PACKAGE_PIN P14 [get_ports {o_sum[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {i_sampleB[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {o_sum[0]}]
set_property PACKAGE_PIN N17 [get_ports i_carry]
set_property IOSTANDARD LVCMOS18 [get_ports i_carry]
