{"Source Block": ["oh/common/hdl/oh_iddr.v@40:52@HdlStmProcess", "   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n              \n   // same phase sampling the negedge\n   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n\n   // driving vectors\n   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n   assign q2[DW-1:0] = q2_sl[DW-1:0];\n            \n"], "Clone Blocks": [["oh/common/hdl/oh_iddr.v@45:55", "   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n\n   // driving vectors\n   assign q1[DW-1:0] = q1_sl[DW-1:0];   \n   assign q2[DW-1:0] = q2_sl[DW-1:0];\n            \nendmodule // oh_iddr\n\n\n"], ["oh/common/hdl/oh_iddr.v@30:42", "   reg [DW-1:0]     q1_sl;\n   reg [DW-1:0]     q2_sh;\n   reg [DW-1:0]     q2_sl;\n   \n   // sample on rising edge\n   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n   \n   // sampling on falling edge\n   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n"], ["oh/common/hdl/oh_oddr.v@34:45", "     begin\n\tq1_sl[DW-1:0] <= #(0.1) din1[DW-1:0];\n\tq2_sl[DW-1:0] <= #(0.1) din2[DW-1:0];\n     end\n   \n   always @ (negedge clk)\n     q2_sh[DW-1:0] <= #(0.1) q2_sl[DW-1:0];\n       \n   assign out[DW-1:0] = clk ? q1_sl[DW-1:0] : \n\t                      q2_sh[DW-1:0];\n      \nendmodule // oh_oddr\n"], ["oh/common/hdl/oh_iddr.v@35:47", "   always @ (posedge clk)\n     if(ce)\n       q1_sl[DW-1:0] <= #0.2  din[DW-1:0];\n   \n   // sampling on falling edge\n   always @ (negedge clk)\n     if(ce)\n       q2_sh[DW-1:0] <= #0.2  din[DW-1:0];\n              \n   // same phase sampling the negedge\n   always @ (posedge clk)\n     if(ce)\n       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n"]], "Diff Content": {"Delete": [[47, "       q2_sl[DW-1:0] <= #0.2 q2_sh[DW-1:0];\n"]], "Add": []}}