|Calculator
clock => CPU:Calculator.clock
clock => line1[0].CLK
clock => line1[1].CLK
clock => line1[2].CLK
clock => line1[3].CLK
clock => line1[4].CLK
clock => line1[5].CLK
clock => line1[6].CLK
clock => line1[7].CLK
clock => line1[8].CLK
clock => line1[9].CLK
clock => line1[10].CLK
clock => line1[11].CLK
clock => line1[12].CLK
clock => line1[13].CLK
clock => line1[14].CLK
clock => line1[15].CLK
clock => line1[16].CLK
clock => line1[17].CLK
clock => line1[18].CLK
clock => line1[19].CLK
clock => line1[20].CLK
clock => line1[21].CLK
clock => line1[22].CLK
clock => line1[23].CLK
clock => line1[24].CLK
clock => line1[25].CLK
clock => line1[26].CLK
clock => line1[27].CLK
clock => line1[28].CLK
clock => line1[29].CLK
clock => line1[30].CLK
clock => line1[31].CLK
clock => line1[32].CLK
clock => line1[33].CLK
clock => line1[34].CLK
clock => line1[35].CLK
clock => line1[36].CLK
clock => line1[37].CLK
clock => line1[38].CLK
clock => line1[39].CLK
clock => line1[40].CLK
clock => line1[41].CLK
clock => line1[42].CLK
clock => line1[43].CLK
clock => line1[44].CLK
clock => line1[45].CLK
clock => line1[46].CLK
clock => line1[47].CLK
clock => line1[48].CLK
clock => line1[49].CLK
clock => line1[50].CLK
clock => line1[51].CLK
clock => line1[52].CLK
clock => line1[53].CLK
clock => line1[54].CLK
clock => line1[55].CLK
clock => line1[56].CLK
clock => line1[57].CLK
clock => line1[58].CLK
clock => line1[59].CLK
clock => line1[60].CLK
clock => line1[61].CLK
clock => line1[62].CLK
clock => line1[63].CLK
clock => line1[64].CLK
clock => line1[65].CLK
clock => line1[66].CLK
clock => line1[67].CLK
clock => line1[68].CLK
clock => line1[69].CLK
clock => line1[70].CLK
clock => line1[71].CLK
clock => line1[72].CLK
clock => line1[73].CLK
clock => line1[74].CLK
clock => line1[75].CLK
clock => line1[76].CLK
clock => line1[77].CLK
clock => line1[78].CLK
clock => line1[79].CLK
clock => line1[80].CLK
clock => line1[81].CLK
clock => line1[82].CLK
clock => line1[83].CLK
clock => line1[84].CLK
clock => line1[85].CLK
clock => line1[86].CLK
clock => line1[87].CLK
clock => line1[88].CLK
clock => line1[89].CLK
clock => line1[90].CLK
clock => line1[91].CLK
clock => line1[92].CLK
clock => line1[93].CLK
clock => line1[94].CLK
clock => line1[95].CLK
clock => line1[96].CLK
clock => line1[97].CLK
clock => line1[98].CLK
clock => line1[99].CLK
clock => line1[100].CLK
clock => line1[101].CLK
clock => line1[102].CLK
clock => line1[103].CLK
clock => line1[104].CLK
clock => line1[105].CLK
clock => line1[106].CLK
clock => line1[107].CLK
clock => line1[108].CLK
clock => line1[109].CLK
clock => line1[110].CLK
clock => line1[111].CLK
clock => line1[112].CLK
clock => line1[113].CLK
clock => line1[114].CLK
clock => line1[115].CLK
clock => line1[116].CLK
clock => line1[117].CLK
clock => line1[118].CLK
clock => line1[119].CLK
clock => line1[120].CLK
clock => line1[121].CLK
clock => line1[122].CLK
clock => line1[123].CLK
clock => line1[124].CLK
clock => line1[125].CLK
clock => line1[126].CLK
clock => line1[127].CLK
clock => line2[0].CLK
clock => line2[1].CLK
clock => line2[2].CLK
clock => line2[3].CLK
clock => line2[4].CLK
clock => line2[5].CLK
clock => line2[6].CLK
clock => line2[7].CLK
clock => line2[8].CLK
clock => line2[9].CLK
clock => line2[10].CLK
clock => line2[11].CLK
clock => line2[12].CLK
clock => line2[13].CLK
clock => line2[14].CLK
clock => line2[15].CLK
clock => line2[16].CLK
clock => line2[17].CLK
clock => line2[18].CLK
clock => line2[19].CLK
clock => line2[20].CLK
clock => line2[21].CLK
clock => line2[22].CLK
clock => line2[23].CLK
clock => line2[24].CLK
clock => line2[25].CLK
clock => line2[26].CLK
clock => line2[27].CLK
clock => line2[28].CLK
clock => line2[29].CLK
clock => line2[30].CLK
clock => line2[31].CLK
clock => line2[32].CLK
clock => line2[33].CLK
clock => line2[34].CLK
clock => line2[35].CLK
clock => line2[36].CLK
clock => line2[37].CLK
clock => line2[38].CLK
clock => line2[39].CLK
clock => line2[40].CLK
clock => line2[41].CLK
clock => line2[42].CLK
clock => line2[43].CLK
clock => line2[44].CLK
clock => line2[45].CLK
clock => line2[46].CLK
clock => line2[47].CLK
clock => line2[48].CLK
clock => line2[49].CLK
clock => line2[50].CLK
clock => line2[51].CLK
clock => line2[52].CLK
clock => line2[53].CLK
clock => line2[54].CLK
clock => line2[55].CLK
clock => line2[56].CLK
clock => line2[57].CLK
clock => line2[58].CLK
clock => line2[59].CLK
clock => line2[60].CLK
clock => line2[61].CLK
clock => line2[62].CLK
clock => line2[63].CLK
clock => line2[64].CLK
clock => line2[65].CLK
clock => line2[66].CLK
clock => line2[67].CLK
clock => line2[68].CLK
clock => line2[69].CLK
clock => line2[70].CLK
clock => line2[71].CLK
clock => line2[72].CLK
clock => line2[73].CLK
clock => line2[74].CLK
clock => line2[75].CLK
clock => line2[76].CLK
clock => line2[77].CLK
clock => line2[78].CLK
clock => line2[79].CLK
clock => line2[80].CLK
clock => line2[81].CLK
clock => line2[82].CLK
clock => line2[83].CLK
clock => line2[84].CLK
clock => line2[85].CLK
clock => line2[86].CLK
clock => line2[87].CLK
clock => line2[88].CLK
clock => line2[89].CLK
clock => line2[90].CLK
clock => line2[91].CLK
clock => line2[92].CLK
clock => line2[93].CLK
clock => line2[94].CLK
clock => line2[95].CLK
clock => line2[96].CLK
clock => line2[97].CLK
clock => line2[98].CLK
clock => line2[99].CLK
clock => line2[100].CLK
clock => line2[101].CLK
clock => line2[102].CLK
clock => line2[103].CLK
clock => line2[104].CLK
clock => line2[105].CLK
clock => line2[106].CLK
clock => line2[107].CLK
clock => line2[108].CLK
clock => line2[109].CLK
clock => line2[110].CLK
clock => line2[111].CLK
clock => line2[112].CLK
clock => line2[113].CLK
clock => line2[114].CLK
clock => line2[115].CLK
clock => line2[116].CLK
clock => line2[117].CLK
clock => line2[118].CLK
clock => line2[119].CLK
clock => line2[120].CLK
clock => line2[121].CLK
clock => line2[122].CLK
clock => line2[123].CLK
clock => line2[124].CLK
clock => line2[125].CLK
clock => line2[126].CLK
clock => line2[127].CLK
clock => operationSelector[0].CLK
clock => operationSelector[1].CLK
clock => operationSelector[2].CLK
clock => operationSelector[3].CLK
clock => opCode[0].CLK
clock => opCode[1].CLK
clock => opCode[2].CLK
clock => opCode[3].CLK
clock => inputBuffer1[0].CLK
clock => inputBuffer1[1].CLK
clock => inputBuffer1[2].CLK
clock => inputBuffer1[3].CLK
clock => readingRam.CLK
clock => resetRAM.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => memoryDirection1[0].CLK
clock => memoryDirection1[1].CLK
clock => memoryDirection1[2].CLK
clock => memoryDirection1[3].CLK
clock => memoryDirection1[4].CLK
clock => memoryDirection1[5].CLK
clock => memoryDirection1[6].CLK
clock => memoryDirection1[7].CLK
clock => memoryDirection1[8].CLK
clock => memoryDirection1[9].CLK
clock => memoryDirection1[10].CLK
clock => memoryDirection1[11].CLK
clock => memoryDirection1[12].CLK
clock => memoryDirection1[13].CLK
clock => memoryDirection1[14].CLK
clock => memoryDirection1[15].CLK
clock => memoryDirection1[16].CLK
clock => memoryDirection1[17].CLK
clock => memoryDirection1[18].CLK
clock => memoryDirection1[19].CLK
clock => memoryDirection1[20].CLK
clock => memoryDirection1[21].CLK
clock => memoryDirection1[22].CLK
clock => memoryDirection1[23].CLK
clock => memoryDirection1[24].CLK
clock => memoryDirection1[25].CLK
clock => memoryDirection1[26].CLK
clock => memoryDirection1[27].CLK
clock => memoryDirection1[28].CLK
clock => memoryDirection1[29].CLK
clock => memoryDirection1[30].CLK
clock => memoryDirection1[31].CLK
clock => multiplier[0].CLK
clock => multiplier[1].CLK
clock => multiplier[2].CLK
clock => multiplier[3].CLK
clock => multiplier[4].CLK
clock => multiplier[5].CLK
clock => multiplier[6].CLK
clock => multiplier[7].CLK
clock => multiplier[8].CLK
clock => multiplier[9].CLK
clock => multiplier[10].CLK
clock => multiplier[11].CLK
clock => multiplier[12].CLK
clock => multiplier[13].CLK
clock => multiplier[14].CLK
clock => multiplier[15].CLK
clock => multiplier[16].CLK
clock => multiplier[17].CLK
clock => multiplier[18].CLK
clock => multiplier[19].CLK
clock => multiplier[20].CLK
clock => multiplier[21].CLK
clock => multiplier[22].CLK
clock => multiplier[23].CLK
clock => multiplier[24].CLK
clock => multiplier[25].CLK
clock => multiplier[26].CLK
clock => multiplier[27].CLK
clock => multiplier[28].CLK
clock => multiplier[29].CLK
clock => multiplier[30].CLK
clock => multiplier[31].CLK
clock => bufferConvert[0].CLK
clock => bufferConvert[1].CLK
clock => bufferConvert[2].CLK
clock => bufferConvert[3].CLK
clock => bufferConvert[4].CLK
clock => bufferConvert[5].CLK
clock => bufferConvert[6].CLK
clock => bufferConvert[7].CLK
clock => bufferConvert[8].CLK
clock => bufferConvert[9].CLK
clock => bufferConvert[10].CLK
clock => bufferConvert[11].CLK
clock => bufferConvert[12].CLK
clock => bufferConvert[13].CLK
clock => bufferConvert[14].CLK
clock => bufferConvert[15].CLK
clock => bufferConvert[16].CLK
clock => bufferConvert[17].CLK
clock => bufferConvert[18].CLK
clock => bufferConvert[19].CLK
clock => bufferConvert[20].CLK
clock => bufferConvert[21].CLK
clock => bufferConvert[22].CLK
clock => bufferConvert[23].CLK
clock => bufferConvert[24].CLK
clock => bufferConvert[25].CLK
clock => bufferConvert[26].CLK
clock => bufferConvert[27].CLK
clock => bufferConvert[28].CLK
clock => bufferConvert[29].CLK
clock => bufferConvert[30].CLK
clock => bufferConvert[31].CLK
clock => inputBComplete.CLK
clock => inputB[0].CLK
clock => inputB[1].CLK
clock => inputB[2].CLK
clock => inputB[3].CLK
clock => inputB[4].CLK
clock => inputB[5].CLK
clock => inputB[6].CLK
clock => inputB[7].CLK
clock => inputB[8].CLK
clock => inputB[9].CLK
clock => inputB[10].CLK
clock => inputB[11].CLK
clock => inputB[12].CLK
clock => inputB[13].CLK
clock => inputB[14].CLK
clock => inputB[15].CLK
clock => inputB[16].CLK
clock => inputB[17].CLK
clock => inputB[18].CLK
clock => inputB[19].CLK
clock => inputB[20].CLK
clock => inputB[21].CLK
clock => inputB[22].CLK
clock => inputB[23].CLK
clock => inputB[24].CLK
clock => inputB[25].CLK
clock => inputB[26].CLK
clock => inputB[27].CLK
clock => inputB[28].CLK
clock => inputB[29].CLK
clock => inputB[30].CLK
clock => inputB[31].CLK
clock => resetBCD.CLK
clock => inputAComplete.CLK
clock => inputA[0].CLK
clock => inputA[1].CLK
clock => inputA[2].CLK
clock => inputA[3].CLK
clock => inputA[4].CLK
clock => inputA[5].CLK
clock => inputA[6].CLK
clock => inputA[7].CLK
clock => inputA[8].CLK
clock => inputA[9].CLK
clock => inputA[10].CLK
clock => inputA[11].CLK
clock => inputA[12].CLK
clock => inputA[13].CLK
clock => inputA[14].CLK
clock => inputA[15].CLK
clock => inputA[16].CLK
clock => inputA[17].CLK
clock => inputA[18].CLK
clock => inputA[19].CLK
clock => inputA[20].CLK
clock => inputA[21].CLK
clock => inputA[22].CLK
clock => inputA[23].CLK
clock => inputA[24].CLK
clock => inputA[25].CLK
clock => inputA[26].CLK
clock => inputA[27].CLK
clock => inputA[28].CLK
clock => inputA[29].CLK
clock => inputA[30].CLK
clock => inputA[31].CLK
clock => writeRAM1_Flag.CLK
clock => resetCPU.CLK
clock => B[0].CLK
clock => B[1].CLK
clock => B[2].CLK
clock => B[3].CLK
clock => B[4].CLK
clock => B[5].CLK
clock => B[6].CLK
clock => B[7].CLK
clock => B[8].CLK
clock => B[9].CLK
clock => B[10].CLK
clock => B[11].CLK
clock => B[12].CLK
clock => B[13].CLK
clock => B[14].CLK
clock => B[15].CLK
clock => B[16].CLK
clock => B[17].CLK
clock => B[18].CLK
clock => B[19].CLK
clock => B[20].CLK
clock => B[21].CLK
clock => B[22].CLK
clock => B[23].CLK
clock => B[24].CLK
clock => B[25].CLK
clock => B[26].CLK
clock => B[27].CLK
clock => B[28].CLK
clock => B[29].CLK
clock => B[30].CLK
clock => B[31].CLK
clock => A[0].CLK
clock => A[1].CLK
clock => A[2].CLK
clock => A[3].CLK
clock => A[4].CLK
clock => A[5].CLK
clock => A[6].CLK
clock => A[7].CLK
clock => A[8].CLK
clock => A[9].CLK
clock => A[10].CLK
clock => A[11].CLK
clock => A[12].CLK
clock => A[13].CLK
clock => A[14].CLK
clock => A[15].CLK
clock => A[16].CLK
clock => A[17].CLK
clock => A[18].CLK
clock => A[19].CLK
clock => A[20].CLK
clock => A[21].CLK
clock => A[22].CLK
clock => A[23].CLK
clock => A[24].CLK
clock => A[25].CLK
clock => A[26].CLK
clock => A[27].CLK
clock => A[28].CLK
clock => A[29].CLK
clock => A[30].CLK
clock => A[31].CLK
clock => Keyboard:InputKeyboard.CLK
clock => RAM:RAM_1.clock
clock => LCD:DisplayLCD.clk
clock => Display:Display4Dig.clk
clock => Converter:ConverterRAM.clock
clock => BinaryToBCD:BinaryBCD.clock
clock => BinaryToBCDLow:BinaryBCDA.clock
clock => BinaryToBCDLow:BinaryBCDB.clock
reset => RAM:RAM_1.reset
reset => LCD:DisplayLCD.reset
reset => Display:Display4Dig.reset
rows[0] <= Keyboard:InputKeyboard.FILAS[0]
rows[1] <= Keyboard:InputKeyboard.FILAS[1]
rows[2] <= Keyboard:InputKeyboard.FILAS[2]
rows[3] <= Keyboard:InputKeyboard.FILAS[3]
anodes[0] <= Display:Display4Dig.anodes[0]
anodes[1] <= Display:Display4Dig.anodes[1]
anodes[2] <= Display:Display4Dig.anodes[2]
anodes[3] <= Display:Display4Dig.anodes[3]
leds[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1].DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2].DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3].DB_MAX_OUTPUT_PORT_TYPE
cols[0] => Keyboard:InputKeyboard.COLUMNAS[0]
cols[1] => Keyboard:InputKeyboard.COLUMNAS[1]
cols[2] => Keyboard:InputKeyboard.COLUMNAS[2]
cols[3] => Keyboard:InputKeyboard.COLUMNAS[3]
lcdData[0] <= LCD:DisplayLCD.lcd_data[0]
lcdData[1] <= LCD:DisplayLCD.lcd_data[1]
lcdData[2] <= LCD:DisplayLCD.lcd_data[2]
lcdData[3] <= LCD:DisplayLCD.lcd_data[3]
lcdData[4] <= LCD:DisplayLCD.lcd_data[4]
lcdData[5] <= LCD:DisplayLCD.lcd_data[5]
lcdData[6] <= LCD:DisplayLCD.lcd_data[6]
lcdData[7] <= LCD:DisplayLCD.lcd_data[7]
segments[0] <= Display:Display4Dig.segments[0]
segments[1] <= Display:Display4Dig.segments[1]
segments[2] <= Display:Display4Dig.segments[2]
segments[3] <= Display:Display4Dig.segments[3]
segments[4] <= Display:Display4Dig.segments[4]
segments[5] <= Display:Display4Dig.segments[5]
segments[6] <= Display:Display4Dig.segments[6]
segments[7] <= Display:Display4Dig.segments[7]
rw <= LCD:DisplayLCD.rw
rs <= LCD:DisplayLCD.rs
e <= LCD:DisplayLCD.e


|Calculator|CPU:Calculator
clock => FullAdder:AdderPC.clock
clock => FullAdder:Adder.clock
clock => FullAdder:Substract.clock
clock => Multiplier:Multi.clock
clock => Divider:Divi.clock
clock => Comparison:Compare.clock
clock => Power:Pow.clock
clock => Factorial:Fact.clock
clock => Random:Rand.clock
reset => FullAdder:AdderPC.reset
reset => FullAdder:Adder.reset
reset => FullAdder:Substract.reset
reset => Multiplier:Multi.reset
reset => Divider:Divi.reset
reset => Comparison:Compare.reset
reset => Power:Pow.reset
reset => Factorial:Fact.reset
reset => Random:Rand.reset
opCode[0] => ROM:ROMAccess.direction[0]
opCode[1] => ROM:ROMAccess.direction[1]
opCode[2] => ROM:ROMAccess.direction[2]
opCode[3] => ROM:ROMAccess.direction[3]
A[0] => LessThan0.IN32
A[0] => Mux68.IN8
A[0] => Mux68.IN9
A[0] => Mux68.IN10
A[0] => Mux68.IN11
A[0] => Mux68.IN12
A[0] => Mux68.IN13
A[0] => Mux68.IN14
A[0] => Mux68.IN15
A[1] => LessThan0.IN31
A[1] => Mux70.IN8
A[1] => Mux70.IN9
A[1] => Mux70.IN10
A[1] => Mux70.IN11
A[1] => Mux70.IN12
A[1] => Mux70.IN13
A[1] => Mux70.IN14
A[1] => Mux70.IN15
A[2] => LessThan0.IN30
A[2] => Mux71.IN8
A[2] => Mux71.IN9
A[2] => Mux71.IN10
A[2] => Mux71.IN11
A[2] => Mux71.IN12
A[2] => Mux71.IN13
A[2] => Mux71.IN14
A[2] => Mux71.IN15
A[3] => LessThan0.IN29
A[3] => Mux72.IN8
A[3] => Mux72.IN9
A[3] => Mux72.IN10
A[3] => Mux72.IN11
A[3] => Mux72.IN12
A[3] => Mux72.IN13
A[3] => Mux72.IN14
A[3] => Mux72.IN15
A[4] => LessThan0.IN28
A[4] => Mux73.IN8
A[4] => Mux73.IN9
A[4] => Mux73.IN10
A[4] => Mux73.IN11
A[4] => Mux73.IN12
A[4] => Mux73.IN13
A[4] => Mux73.IN14
A[4] => Mux73.IN15
A[5] => LessThan0.IN27
A[5] => Mux74.IN8
A[5] => Mux74.IN9
A[5] => Mux74.IN10
A[5] => Mux74.IN11
A[5] => Mux74.IN12
A[5] => Mux74.IN13
A[5] => Mux74.IN14
A[5] => Mux74.IN15
A[6] => LessThan0.IN26
A[6] => Mux75.IN8
A[6] => Mux75.IN9
A[6] => Mux75.IN10
A[6] => Mux75.IN11
A[6] => Mux75.IN12
A[6] => Mux75.IN13
A[6] => Mux75.IN14
A[6] => Mux75.IN15
A[7] => LessThan0.IN25
A[7] => Mux76.IN8
A[7] => Mux76.IN9
A[7] => Mux76.IN10
A[7] => Mux76.IN11
A[7] => Mux76.IN12
A[7] => Mux76.IN13
A[7] => Mux76.IN14
A[7] => Mux76.IN15
A[8] => LessThan0.IN24
A[8] => Mux77.IN8
A[8] => Mux77.IN9
A[8] => Mux77.IN10
A[8] => Mux77.IN11
A[8] => Mux77.IN12
A[8] => Mux77.IN13
A[8] => Mux77.IN14
A[8] => Mux77.IN15
A[9] => LessThan0.IN23
A[9] => Mux78.IN8
A[9] => Mux78.IN9
A[9] => Mux78.IN10
A[9] => Mux78.IN11
A[9] => Mux78.IN12
A[9] => Mux78.IN13
A[9] => Mux78.IN14
A[9] => Mux78.IN15
A[10] => LessThan0.IN22
A[10] => Mux79.IN8
A[10] => Mux79.IN9
A[10] => Mux79.IN10
A[10] => Mux79.IN11
A[10] => Mux79.IN12
A[10] => Mux79.IN13
A[10] => Mux79.IN14
A[10] => Mux79.IN15
A[11] => LessThan0.IN21
A[11] => Mux80.IN8
A[11] => Mux80.IN9
A[11] => Mux80.IN10
A[11] => Mux80.IN11
A[11] => Mux80.IN12
A[11] => Mux80.IN13
A[11] => Mux80.IN14
A[11] => Mux80.IN15
A[12] => LessThan0.IN20
A[12] => Mux81.IN8
A[12] => Mux81.IN9
A[12] => Mux81.IN10
A[12] => Mux81.IN11
A[12] => Mux81.IN12
A[12] => Mux81.IN13
A[12] => Mux81.IN14
A[12] => Mux81.IN15
A[13] => LessThan0.IN19
A[13] => Mux82.IN8
A[13] => Mux82.IN9
A[13] => Mux82.IN10
A[13] => Mux82.IN11
A[13] => Mux82.IN12
A[13] => Mux82.IN13
A[13] => Mux82.IN14
A[13] => Mux82.IN15
A[14] => LessThan0.IN18
A[14] => Mux83.IN8
A[14] => Mux83.IN9
A[14] => Mux83.IN10
A[14] => Mux83.IN11
A[14] => Mux83.IN12
A[14] => Mux83.IN13
A[14] => Mux83.IN14
A[14] => Mux83.IN15
A[15] => LessThan0.IN17
A[15] => Mux84.IN8
A[15] => Mux84.IN9
A[15] => Mux84.IN10
A[15] => Mux84.IN11
A[15] => Mux84.IN12
A[15] => Mux84.IN13
A[15] => Mux84.IN14
A[15] => Mux84.IN15
A[16] => LessThan0.IN16
A[16] => Mux85.IN8
A[16] => Mux85.IN9
A[16] => Mux85.IN10
A[16] => Mux85.IN11
A[16] => Mux85.IN12
A[16] => Mux85.IN13
A[16] => Mux85.IN14
A[16] => Mux85.IN15
A[17] => LessThan0.IN15
A[17] => Mux86.IN8
A[17] => Mux86.IN9
A[17] => Mux86.IN10
A[17] => Mux86.IN11
A[17] => Mux86.IN12
A[17] => Mux86.IN13
A[17] => Mux86.IN14
A[17] => Mux86.IN15
A[18] => LessThan0.IN14
A[18] => Mux87.IN8
A[18] => Mux87.IN9
A[18] => Mux87.IN10
A[18] => Mux87.IN11
A[18] => Mux87.IN12
A[18] => Mux87.IN13
A[18] => Mux87.IN14
A[18] => Mux87.IN15
A[19] => LessThan0.IN13
A[19] => Mux88.IN8
A[19] => Mux88.IN9
A[19] => Mux88.IN10
A[19] => Mux88.IN11
A[19] => Mux88.IN12
A[19] => Mux88.IN13
A[19] => Mux88.IN14
A[19] => Mux88.IN15
A[20] => LessThan0.IN12
A[20] => Mux89.IN8
A[20] => Mux89.IN9
A[20] => Mux89.IN10
A[20] => Mux89.IN11
A[20] => Mux89.IN12
A[20] => Mux89.IN13
A[20] => Mux89.IN14
A[20] => Mux89.IN15
A[21] => LessThan0.IN11
A[21] => Mux90.IN8
A[21] => Mux90.IN9
A[21] => Mux90.IN10
A[21] => Mux90.IN11
A[21] => Mux90.IN12
A[21] => Mux90.IN13
A[21] => Mux90.IN14
A[21] => Mux90.IN15
A[22] => LessThan0.IN10
A[22] => Mux91.IN8
A[22] => Mux91.IN9
A[22] => Mux91.IN10
A[22] => Mux91.IN11
A[22] => Mux91.IN12
A[22] => Mux91.IN13
A[22] => Mux91.IN14
A[22] => Mux91.IN15
A[23] => LessThan0.IN9
A[23] => Mux92.IN8
A[23] => Mux92.IN9
A[23] => Mux92.IN10
A[23] => Mux92.IN11
A[23] => Mux92.IN12
A[23] => Mux92.IN13
A[23] => Mux92.IN14
A[23] => Mux92.IN15
A[24] => LessThan0.IN8
A[24] => Mux93.IN8
A[24] => Mux93.IN9
A[24] => Mux93.IN10
A[24] => Mux93.IN11
A[24] => Mux93.IN12
A[24] => Mux93.IN13
A[24] => Mux93.IN14
A[24] => Mux93.IN15
A[25] => LessThan0.IN7
A[25] => Mux94.IN8
A[25] => Mux94.IN9
A[25] => Mux94.IN10
A[25] => Mux94.IN11
A[25] => Mux94.IN12
A[25] => Mux94.IN13
A[25] => Mux94.IN14
A[25] => Mux94.IN15
A[26] => LessThan0.IN6
A[26] => Mux95.IN8
A[26] => Mux95.IN9
A[26] => Mux95.IN10
A[26] => Mux95.IN11
A[26] => Mux95.IN12
A[26] => Mux95.IN13
A[26] => Mux95.IN14
A[26] => Mux95.IN15
A[27] => LessThan0.IN5
A[27] => Mux96.IN8
A[27] => Mux96.IN9
A[27] => Mux96.IN10
A[27] => Mux96.IN11
A[27] => Mux96.IN12
A[27] => Mux96.IN13
A[27] => Mux96.IN14
A[27] => Mux96.IN15
A[28] => LessThan0.IN4
A[28] => Mux97.IN8
A[28] => Mux97.IN9
A[28] => Mux97.IN10
A[28] => Mux97.IN11
A[28] => Mux97.IN12
A[28] => Mux97.IN13
A[28] => Mux97.IN14
A[28] => Mux97.IN15
A[29] => LessThan0.IN3
A[29] => Mux98.IN8
A[29] => Mux98.IN9
A[29] => Mux98.IN10
A[29] => Mux98.IN11
A[29] => Mux98.IN12
A[29] => Mux98.IN13
A[29] => Mux98.IN14
A[29] => Mux98.IN15
A[30] => LessThan0.IN2
A[30] => Mux99.IN8
A[30] => Mux99.IN9
A[30] => Mux99.IN10
A[30] => Mux99.IN11
A[30] => Mux99.IN12
A[30] => Mux99.IN13
A[30] => Mux99.IN14
A[30] => Mux99.IN15
A[31] => LessThan0.IN1
A[31] => Mux100.IN8
A[31] => Mux100.IN9
A[31] => Mux100.IN10
A[31] => Mux100.IN11
A[31] => Mux100.IN12
A[31] => Mux100.IN13
A[31] => Mux100.IN14
A[31] => Mux100.IN15
B[0] => LessThan0.IN64
B[0] => Mux35.IN9
B[0] => Mux35.IN10
B[0] => Mux35.IN11
B[0] => Mux35.IN12
B[0] => Mux35.IN13
B[0] => Mux35.IN14
B[0] => Mux35.IN15
B[1] => LessThan0.IN63
B[1] => Mux37.IN9
B[1] => Mux37.IN10
B[1] => Mux37.IN11
B[1] => Mux37.IN12
B[1] => Mux37.IN13
B[1] => Mux37.IN14
B[1] => Mux37.IN15
B[2] => LessThan0.IN62
B[2] => Mux38.IN9
B[2] => Mux38.IN10
B[2] => Mux38.IN11
B[2] => Mux38.IN12
B[2] => Mux38.IN13
B[2] => Mux38.IN14
B[2] => Mux38.IN15
B[3] => LessThan0.IN61
B[3] => Mux39.IN9
B[3] => Mux39.IN10
B[3] => Mux39.IN11
B[3] => Mux39.IN12
B[3] => Mux39.IN13
B[3] => Mux39.IN14
B[3] => Mux39.IN15
B[4] => LessThan0.IN60
B[4] => Mux40.IN9
B[4] => Mux40.IN10
B[4] => Mux40.IN11
B[4] => Mux40.IN12
B[4] => Mux40.IN13
B[4] => Mux40.IN14
B[4] => Mux40.IN15
B[5] => LessThan0.IN59
B[5] => Mux41.IN9
B[5] => Mux41.IN10
B[5] => Mux41.IN11
B[5] => Mux41.IN12
B[5] => Mux41.IN13
B[5] => Mux41.IN14
B[5] => Mux41.IN15
B[6] => LessThan0.IN58
B[6] => Mux42.IN9
B[6] => Mux42.IN10
B[6] => Mux42.IN11
B[6] => Mux42.IN12
B[6] => Mux42.IN13
B[6] => Mux42.IN14
B[6] => Mux42.IN15
B[7] => LessThan0.IN57
B[7] => Mux43.IN9
B[7] => Mux43.IN10
B[7] => Mux43.IN11
B[7] => Mux43.IN12
B[7] => Mux43.IN13
B[7] => Mux43.IN14
B[7] => Mux43.IN15
B[8] => LessThan0.IN56
B[8] => Mux44.IN9
B[8] => Mux44.IN10
B[8] => Mux44.IN11
B[8] => Mux44.IN12
B[8] => Mux44.IN13
B[8] => Mux44.IN14
B[8] => Mux44.IN15
B[9] => LessThan0.IN55
B[9] => Mux45.IN9
B[9] => Mux45.IN10
B[9] => Mux45.IN11
B[9] => Mux45.IN12
B[9] => Mux45.IN13
B[9] => Mux45.IN14
B[9] => Mux45.IN15
B[10] => LessThan0.IN54
B[10] => Mux46.IN9
B[10] => Mux46.IN10
B[10] => Mux46.IN11
B[10] => Mux46.IN12
B[10] => Mux46.IN13
B[10] => Mux46.IN14
B[10] => Mux46.IN15
B[11] => LessThan0.IN53
B[11] => Mux47.IN9
B[11] => Mux47.IN10
B[11] => Mux47.IN11
B[11] => Mux47.IN12
B[11] => Mux47.IN13
B[11] => Mux47.IN14
B[11] => Mux47.IN15
B[12] => LessThan0.IN52
B[12] => Mux48.IN9
B[12] => Mux48.IN10
B[12] => Mux48.IN11
B[12] => Mux48.IN12
B[12] => Mux48.IN13
B[12] => Mux48.IN14
B[12] => Mux48.IN15
B[13] => LessThan0.IN51
B[13] => Mux49.IN9
B[13] => Mux49.IN10
B[13] => Mux49.IN11
B[13] => Mux49.IN12
B[13] => Mux49.IN13
B[13] => Mux49.IN14
B[13] => Mux49.IN15
B[14] => LessThan0.IN50
B[14] => Mux50.IN9
B[14] => Mux50.IN10
B[14] => Mux50.IN11
B[14] => Mux50.IN12
B[14] => Mux50.IN13
B[14] => Mux50.IN14
B[14] => Mux50.IN15
B[15] => LessThan0.IN49
B[15] => Mux51.IN9
B[15] => Mux51.IN10
B[15] => Mux51.IN11
B[15] => Mux51.IN12
B[15] => Mux51.IN13
B[15] => Mux51.IN14
B[15] => Mux51.IN15
B[16] => LessThan0.IN48
B[16] => Mux52.IN9
B[16] => Mux52.IN10
B[16] => Mux52.IN11
B[16] => Mux52.IN12
B[16] => Mux52.IN13
B[16] => Mux52.IN14
B[16] => Mux52.IN15
B[17] => LessThan0.IN47
B[17] => Mux53.IN9
B[17] => Mux53.IN10
B[17] => Mux53.IN11
B[17] => Mux53.IN12
B[17] => Mux53.IN13
B[17] => Mux53.IN14
B[17] => Mux53.IN15
B[18] => LessThan0.IN46
B[18] => Mux54.IN9
B[18] => Mux54.IN10
B[18] => Mux54.IN11
B[18] => Mux54.IN12
B[18] => Mux54.IN13
B[18] => Mux54.IN14
B[18] => Mux54.IN15
B[19] => LessThan0.IN45
B[19] => Mux55.IN9
B[19] => Mux55.IN10
B[19] => Mux55.IN11
B[19] => Mux55.IN12
B[19] => Mux55.IN13
B[19] => Mux55.IN14
B[19] => Mux55.IN15
B[20] => LessThan0.IN44
B[20] => Mux56.IN9
B[20] => Mux56.IN10
B[20] => Mux56.IN11
B[20] => Mux56.IN12
B[20] => Mux56.IN13
B[20] => Mux56.IN14
B[20] => Mux56.IN15
B[21] => LessThan0.IN43
B[21] => Mux57.IN9
B[21] => Mux57.IN10
B[21] => Mux57.IN11
B[21] => Mux57.IN12
B[21] => Mux57.IN13
B[21] => Mux57.IN14
B[21] => Mux57.IN15
B[22] => LessThan0.IN42
B[22] => Mux58.IN9
B[22] => Mux58.IN10
B[22] => Mux58.IN11
B[22] => Mux58.IN12
B[22] => Mux58.IN13
B[22] => Mux58.IN14
B[22] => Mux58.IN15
B[23] => LessThan0.IN41
B[23] => Mux59.IN9
B[23] => Mux59.IN10
B[23] => Mux59.IN11
B[23] => Mux59.IN12
B[23] => Mux59.IN13
B[23] => Mux59.IN14
B[23] => Mux59.IN15
B[24] => LessThan0.IN40
B[24] => Mux60.IN9
B[24] => Mux60.IN10
B[24] => Mux60.IN11
B[24] => Mux60.IN12
B[24] => Mux60.IN13
B[24] => Mux60.IN14
B[24] => Mux60.IN15
B[25] => LessThan0.IN39
B[25] => Mux61.IN9
B[25] => Mux61.IN10
B[25] => Mux61.IN11
B[25] => Mux61.IN12
B[25] => Mux61.IN13
B[25] => Mux61.IN14
B[25] => Mux61.IN15
B[26] => LessThan0.IN38
B[26] => Mux62.IN9
B[26] => Mux62.IN10
B[26] => Mux62.IN11
B[26] => Mux62.IN12
B[26] => Mux62.IN13
B[26] => Mux62.IN14
B[26] => Mux62.IN15
B[27] => LessThan0.IN37
B[27] => Mux63.IN9
B[27] => Mux63.IN10
B[27] => Mux63.IN11
B[27] => Mux63.IN12
B[27] => Mux63.IN13
B[27] => Mux63.IN14
B[27] => Mux63.IN15
B[28] => LessThan0.IN36
B[28] => Mux64.IN9
B[28] => Mux64.IN10
B[28] => Mux64.IN11
B[28] => Mux64.IN12
B[28] => Mux64.IN13
B[28] => Mux64.IN14
B[28] => Mux64.IN15
B[29] => LessThan0.IN35
B[29] => Mux65.IN9
B[29] => Mux65.IN10
B[29] => Mux65.IN11
B[29] => Mux65.IN12
B[29] => Mux65.IN13
B[29] => Mux65.IN14
B[29] => Mux65.IN15
B[30] => LessThan0.IN34
B[30] => Mux66.IN9
B[30] => Mux66.IN10
B[30] => Mux66.IN11
B[30] => Mux66.IN12
B[30] => Mux66.IN13
B[30] => Mux66.IN14
B[30] => Mux66.IN15
B[31] => LessThan0.IN33
B[31] => Mux67.IN9
B[31] => Mux67.IN10
B[31] => Mux67.IN11
B[31] => Mux67.IN12
B[31] => Mux67.IN13
B[31] => Mux67.IN14
B[31] => Mux67.IN15
negative <= negative$latch.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|ROM:ROMAccess
direction[0] => Mux0.IN19
direction[0] => Mux2.IN10
direction[0] => Mux3.IN19
direction[0] => Mux4.IN19
direction[1] => Mux0.IN18
direction[1] => Mux1.IN10
direction[1] => Mux3.IN18
direction[1] => Mux4.IN18
direction[2] => Mux0.IN17
direction[2] => Mux1.IN9
direction[2] => Mux2.IN9
direction[2] => Mux3.IN17
direction[2] => Mux4.IN17
direction[3] => Mux0.IN16
direction[3] => Mux1.IN8
direction[3] => Mux2.IN8
direction[3] => Mux3.IN16
direction[3] => Mux4.IN16
direction[3] => memoryValue[7].DATAIN
memoryValue[0] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
memoryValue[1] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
memoryValue[2] <= <GND>
memoryValue[3] <= <VCC>
memoryValue[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
memoryValue[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
memoryValue[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
memoryValue[7] <= direction[3].DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|FullAdder:AdderPC
A[0] => Mux0.IN31
A[1] => Mux0.IN30
A[2] => Mux0.IN29
A[3] => Mux0.IN28
A[4] => Mux0.IN27
A[5] => Mux0.IN26
A[6] => Mux0.IN25
A[7] => Mux0.IN24
A[8] => Mux0.IN23
A[9] => Mux0.IN22
A[10] => Mux0.IN21
A[11] => Mux0.IN20
A[12] => Mux0.IN19
A[13] => Mux0.IN18
A[14] => Mux0.IN17
A[15] => Mux0.IN16
A[16] => Mux0.IN15
A[17] => Mux0.IN14
A[18] => Mux0.IN13
A[19] => Mux0.IN12
A[20] => Mux0.IN11
A[21] => Mux0.IN10
A[22] => Mux0.IN9
A[23] => Mux0.IN8
A[24] => Mux0.IN7
A[25] => Mux0.IN6
A[26] => Mux0.IN5
A[27] => Mux0.IN4
A[28] => Mux0.IN3
A[29] => Mux0.IN2
A[30] => Mux0.IN1
A[31] => Mux0.IN0
B[0] => Mux1.IN31
B[1] => Mux1.IN30
B[2] => Mux1.IN29
B[3] => Mux1.IN28
B[4] => Mux1.IN27
B[5] => Mux1.IN26
B[6] => Mux1.IN25
B[7] => Mux1.IN24
B[8] => Mux1.IN23
B[9] => Mux1.IN22
B[10] => Mux1.IN21
B[11] => Mux1.IN20
B[12] => Mux1.IN19
B[13] => Mux1.IN18
B[14] => Mux1.IN17
B[15] => Mux1.IN16
B[16] => Mux1.IN15
B[17] => Mux1.IN14
B[18] => Mux1.IN13
B[19] => Mux1.IN12
B[20] => Mux1.IN11
B[21] => Mux1.IN10
B[22] => Mux1.IN9
B[23] => Mux1.IN8
B[24] => Mux1.IN7
B[25] => Mux1.IN6
B[26] => Mux1.IN5
B[27] => Mux1.IN4
B[28] => Mux1.IN3
B[29] => Mux1.IN2
B[30] => Mux1.IN1
B[31] => Mux1.IN0
X => cin.IN1
clock => negative~reg0.CLK
clock => overflow~reg0.CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => tempResult[0].CLK
clock => tempResult[1].CLK
clock => tempResult[2].CLK
clock => tempResult[3].CLK
clock => tempResult[4].CLK
clock => tempResult[5].CLK
clock => tempResult[6].CLK
clock => tempResult[7].CLK
clock => tempResult[8].CLK
clock => tempResult[9].CLK
clock => tempResult[10].CLK
clock => tempResult[11].CLK
clock => tempResult[12].CLK
clock => tempResult[13].CLK
clock => tempResult[14].CLK
clock => tempResult[15].CLK
clock => tempResult[16].CLK
clock => tempResult[17].CLK
clock => tempResult[18].CLK
clock => tempResult[19].CLK
clock => tempResult[20].CLK
clock => tempResult[21].CLK
clock => tempResult[22].CLK
clock => tempResult[23].CLK
clock => tempResult[24].CLK
clock => tempResult[25].CLK
clock => tempResult[26].CLK
clock => tempResult[27].CLK
clock => tempResult[28].CLK
clock => tempResult[29].CLK
clock => tempResult[30].CLK
clock => tempResult[31].CLK
clock => cin[0].CLK
clock => cin[1].CLK
clock => cin[2].CLK
clock => cin[3].CLK
clock => cin[4].CLK
clock => cin[5].CLK
clock => cin[6].CLK
clock => cin[7].CLK
clock => cin[8].CLK
clock => cin[9].CLK
clock => cin[10].CLK
clock => cin[11].CLK
clock => cin[12].CLK
clock => cin[13].CLK
clock => cin[14].CLK
clock => cin[15].CLK
clock => cin[16].CLK
clock => cin[17].CLK
clock => cin[18].CLK
clock => cin[19].CLK
clock => cin[20].CLK
clock => cin[21].CLK
clock => cin[22].CLK
clock => cin[23].CLK
clock => cin[24].CLK
clock => cin[25].CLK
clock => cin[26].CLK
clock => cin[27].CLK
clock => cin[28].CLK
clock => cin[29].CLK
clock => cin[30].CLK
clock => cin[31].CLK
clock => cin[32].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => tempResult[0].ACLR
reset => tempResult[1].ACLR
reset => tempResult[2].ACLR
reset => tempResult[3].ACLR
reset => tempResult[4].ACLR
reset => tempResult[5].ACLR
reset => tempResult[6].ACLR
reset => tempResult[7].ACLR
reset => tempResult[8].ACLR
reset => tempResult[9].ACLR
reset => tempResult[10].ACLR
reset => tempResult[11].ACLR
reset => tempResult[12].ACLR
reset => tempResult[13].ACLR
reset => tempResult[14].ACLR
reset => tempResult[15].ACLR
reset => tempResult[16].ACLR
reset => tempResult[17].ACLR
reset => tempResult[18].ACLR
reset => tempResult[19].ACLR
reset => tempResult[20].ACLR
reset => tempResult[21].ACLR
reset => tempResult[22].ACLR
reset => tempResult[23].ACLR
reset => tempResult[24].ACLR
reset => tempResult[25].ACLR
reset => tempResult[26].ACLR
reset => tempResult[27].ACLR
reset => tempResult[28].ACLR
reset => tempResult[29].ACLR
reset => tempResult[30].ACLR
reset => tempResult[31].ACLR
reset => cin[0].ACLR
reset => cin[1].ACLR
reset => cin[2].ACLR
reset => cin[3].ACLR
reset => cin[4].ACLR
reset => cin[5].ACLR
reset => cin[6].ACLR
reset => cin[7].ACLR
reset => cin[8].ACLR
reset => cin[9].ACLR
reset => cin[10].ACLR
reset => cin[11].ACLR
reset => cin[12].ACLR
reset => cin[13].ACLR
reset => cin[14].ACLR
reset => cin[15].ACLR
reset => cin[16].ACLR
reset => cin[17].ACLR
reset => cin[18].ACLR
reset => cin[19].ACLR
reset => cin[20].ACLR
reset => cin[21].ACLR
reset => cin[22].ACLR
reset => cin[23].ACLR
reset => cin[24].ACLR
reset => cin[25].ACLR
reset => cin[26].ACLR
reset => cin[27].ACLR
reset => cin[28].ACLR
reset => cin[29].ACLR
reset => cin[30].ACLR
reset => cin[31].ACLR
reset => cin[32].ACLR
reset => negative~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
reset => result[0]~reg0.ENA
reset => overflow~reg0.ENA
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
negative <= negative~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|FullAdder:Adder
A[0] => Mux0.IN31
A[1] => Mux0.IN30
A[2] => Mux0.IN29
A[3] => Mux0.IN28
A[4] => Mux0.IN27
A[5] => Mux0.IN26
A[6] => Mux0.IN25
A[7] => Mux0.IN24
A[8] => Mux0.IN23
A[9] => Mux0.IN22
A[10] => Mux0.IN21
A[11] => Mux0.IN20
A[12] => Mux0.IN19
A[13] => Mux0.IN18
A[14] => Mux0.IN17
A[15] => Mux0.IN16
A[16] => Mux0.IN15
A[17] => Mux0.IN14
A[18] => Mux0.IN13
A[19] => Mux0.IN12
A[20] => Mux0.IN11
A[21] => Mux0.IN10
A[22] => Mux0.IN9
A[23] => Mux0.IN8
A[24] => Mux0.IN7
A[25] => Mux0.IN6
A[26] => Mux0.IN5
A[27] => Mux0.IN4
A[28] => Mux0.IN3
A[29] => Mux0.IN2
A[30] => Mux0.IN1
A[31] => Mux0.IN0
B[0] => Mux1.IN31
B[1] => Mux1.IN30
B[2] => Mux1.IN29
B[3] => Mux1.IN28
B[4] => Mux1.IN27
B[5] => Mux1.IN26
B[6] => Mux1.IN25
B[7] => Mux1.IN24
B[8] => Mux1.IN23
B[9] => Mux1.IN22
B[10] => Mux1.IN21
B[11] => Mux1.IN20
B[12] => Mux1.IN19
B[13] => Mux1.IN18
B[14] => Mux1.IN17
B[15] => Mux1.IN16
B[16] => Mux1.IN15
B[17] => Mux1.IN14
B[18] => Mux1.IN13
B[19] => Mux1.IN12
B[20] => Mux1.IN11
B[21] => Mux1.IN10
B[22] => Mux1.IN9
B[23] => Mux1.IN8
B[24] => Mux1.IN7
B[25] => Mux1.IN6
B[26] => Mux1.IN5
B[27] => Mux1.IN4
B[28] => Mux1.IN3
B[29] => Mux1.IN2
B[30] => Mux1.IN1
B[31] => Mux1.IN0
X => cin.IN1
clock => negative~reg0.CLK
clock => overflow~reg0.CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => tempResult[0].CLK
clock => tempResult[1].CLK
clock => tempResult[2].CLK
clock => tempResult[3].CLK
clock => tempResult[4].CLK
clock => tempResult[5].CLK
clock => tempResult[6].CLK
clock => tempResult[7].CLK
clock => tempResult[8].CLK
clock => tempResult[9].CLK
clock => tempResult[10].CLK
clock => tempResult[11].CLK
clock => tempResult[12].CLK
clock => tempResult[13].CLK
clock => tempResult[14].CLK
clock => tempResult[15].CLK
clock => tempResult[16].CLK
clock => tempResult[17].CLK
clock => tempResult[18].CLK
clock => tempResult[19].CLK
clock => tempResult[20].CLK
clock => tempResult[21].CLK
clock => tempResult[22].CLK
clock => tempResult[23].CLK
clock => tempResult[24].CLK
clock => tempResult[25].CLK
clock => tempResult[26].CLK
clock => tempResult[27].CLK
clock => tempResult[28].CLK
clock => tempResult[29].CLK
clock => tempResult[30].CLK
clock => tempResult[31].CLK
clock => cin[0].CLK
clock => cin[1].CLK
clock => cin[2].CLK
clock => cin[3].CLK
clock => cin[4].CLK
clock => cin[5].CLK
clock => cin[6].CLK
clock => cin[7].CLK
clock => cin[8].CLK
clock => cin[9].CLK
clock => cin[10].CLK
clock => cin[11].CLK
clock => cin[12].CLK
clock => cin[13].CLK
clock => cin[14].CLK
clock => cin[15].CLK
clock => cin[16].CLK
clock => cin[17].CLK
clock => cin[18].CLK
clock => cin[19].CLK
clock => cin[20].CLK
clock => cin[21].CLK
clock => cin[22].CLK
clock => cin[23].CLK
clock => cin[24].CLK
clock => cin[25].CLK
clock => cin[26].CLK
clock => cin[27].CLK
clock => cin[28].CLK
clock => cin[29].CLK
clock => cin[30].CLK
clock => cin[31].CLK
clock => cin[32].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => tempResult[0].ACLR
reset => tempResult[1].ACLR
reset => tempResult[2].ACLR
reset => tempResult[3].ACLR
reset => tempResult[4].ACLR
reset => tempResult[5].ACLR
reset => tempResult[6].ACLR
reset => tempResult[7].ACLR
reset => tempResult[8].ACLR
reset => tempResult[9].ACLR
reset => tempResult[10].ACLR
reset => tempResult[11].ACLR
reset => tempResult[12].ACLR
reset => tempResult[13].ACLR
reset => tempResult[14].ACLR
reset => tempResult[15].ACLR
reset => tempResult[16].ACLR
reset => tempResult[17].ACLR
reset => tempResult[18].ACLR
reset => tempResult[19].ACLR
reset => tempResult[20].ACLR
reset => tempResult[21].ACLR
reset => tempResult[22].ACLR
reset => tempResult[23].ACLR
reset => tempResult[24].ACLR
reset => tempResult[25].ACLR
reset => tempResult[26].ACLR
reset => tempResult[27].ACLR
reset => tempResult[28].ACLR
reset => tempResult[29].ACLR
reset => tempResult[30].ACLR
reset => tempResult[31].ACLR
reset => cin[0].ACLR
reset => cin[1].ACLR
reset => cin[2].ACLR
reset => cin[3].ACLR
reset => cin[4].ACLR
reset => cin[5].ACLR
reset => cin[6].ACLR
reset => cin[7].ACLR
reset => cin[8].ACLR
reset => cin[9].ACLR
reset => cin[10].ACLR
reset => cin[11].ACLR
reset => cin[12].ACLR
reset => cin[13].ACLR
reset => cin[14].ACLR
reset => cin[15].ACLR
reset => cin[16].ACLR
reset => cin[17].ACLR
reset => cin[18].ACLR
reset => cin[19].ACLR
reset => cin[20].ACLR
reset => cin[21].ACLR
reset => cin[22].ACLR
reset => cin[23].ACLR
reset => cin[24].ACLR
reset => cin[25].ACLR
reset => cin[26].ACLR
reset => cin[27].ACLR
reset => cin[28].ACLR
reset => cin[29].ACLR
reset => cin[30].ACLR
reset => cin[31].ACLR
reset => cin[32].ACLR
reset => negative~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
reset => result[0]~reg0.ENA
reset => overflow~reg0.ENA
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
negative <= negative~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|FullAdder:Substract
A[0] => Mux0.IN31
A[1] => Mux0.IN30
A[2] => Mux0.IN29
A[3] => Mux0.IN28
A[4] => Mux0.IN27
A[5] => Mux0.IN26
A[6] => Mux0.IN25
A[7] => Mux0.IN24
A[8] => Mux0.IN23
A[9] => Mux0.IN22
A[10] => Mux0.IN21
A[11] => Mux0.IN20
A[12] => Mux0.IN19
A[13] => Mux0.IN18
A[14] => Mux0.IN17
A[15] => Mux0.IN16
A[16] => Mux0.IN15
A[17] => Mux0.IN14
A[18] => Mux0.IN13
A[19] => Mux0.IN12
A[20] => Mux0.IN11
A[21] => Mux0.IN10
A[22] => Mux0.IN9
A[23] => Mux0.IN8
A[24] => Mux0.IN7
A[25] => Mux0.IN6
A[26] => Mux0.IN5
A[27] => Mux0.IN4
A[28] => Mux0.IN3
A[29] => Mux0.IN2
A[30] => Mux0.IN1
A[31] => Mux0.IN0
B[0] => Mux1.IN31
B[1] => Mux1.IN30
B[2] => Mux1.IN29
B[3] => Mux1.IN28
B[4] => Mux1.IN27
B[5] => Mux1.IN26
B[6] => Mux1.IN25
B[7] => Mux1.IN24
B[8] => Mux1.IN23
B[9] => Mux1.IN22
B[10] => Mux1.IN21
B[11] => Mux1.IN20
B[12] => Mux1.IN19
B[13] => Mux1.IN18
B[14] => Mux1.IN17
B[15] => Mux1.IN16
B[16] => Mux1.IN15
B[17] => Mux1.IN14
B[18] => Mux1.IN13
B[19] => Mux1.IN12
B[20] => Mux1.IN11
B[21] => Mux1.IN10
B[22] => Mux1.IN9
B[23] => Mux1.IN8
B[24] => Mux1.IN7
B[25] => Mux1.IN6
B[26] => Mux1.IN5
B[27] => Mux1.IN4
B[28] => Mux1.IN3
B[29] => Mux1.IN2
B[30] => Mux1.IN1
B[31] => Mux1.IN0
X => cin.IN1
clock => negative~reg0.CLK
clock => overflow~reg0.CLK
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => count[0].CLK
clock => count[1].CLK
clock => count[2].CLK
clock => count[3].CLK
clock => count[4].CLK
clock => count[5].CLK
clock => count[6].CLK
clock => count[7].CLK
clock => count[8].CLK
clock => count[9].CLK
clock => count[10].CLK
clock => count[11].CLK
clock => count[12].CLK
clock => count[13].CLK
clock => count[14].CLK
clock => count[15].CLK
clock => count[16].CLK
clock => count[17].CLK
clock => count[18].CLK
clock => count[19].CLK
clock => count[20].CLK
clock => count[21].CLK
clock => count[22].CLK
clock => count[23].CLK
clock => count[24].CLK
clock => count[25].CLK
clock => count[26].CLK
clock => count[27].CLK
clock => count[28].CLK
clock => count[29].CLK
clock => count[30].CLK
clock => count[31].CLK
clock => tempResult[0].CLK
clock => tempResult[1].CLK
clock => tempResult[2].CLK
clock => tempResult[3].CLK
clock => tempResult[4].CLK
clock => tempResult[5].CLK
clock => tempResult[6].CLK
clock => tempResult[7].CLK
clock => tempResult[8].CLK
clock => tempResult[9].CLK
clock => tempResult[10].CLK
clock => tempResult[11].CLK
clock => tempResult[12].CLK
clock => tempResult[13].CLK
clock => tempResult[14].CLK
clock => tempResult[15].CLK
clock => tempResult[16].CLK
clock => tempResult[17].CLK
clock => tempResult[18].CLK
clock => tempResult[19].CLK
clock => tempResult[20].CLK
clock => tempResult[21].CLK
clock => tempResult[22].CLK
clock => tempResult[23].CLK
clock => tempResult[24].CLK
clock => tempResult[25].CLK
clock => tempResult[26].CLK
clock => tempResult[27].CLK
clock => tempResult[28].CLK
clock => tempResult[29].CLK
clock => tempResult[30].CLK
clock => tempResult[31].CLK
clock => cin[0].CLK
clock => cin[1].CLK
clock => cin[2].CLK
clock => cin[3].CLK
clock => cin[4].CLK
clock => cin[5].CLK
clock => cin[6].CLK
clock => cin[7].CLK
clock => cin[8].CLK
clock => cin[9].CLK
clock => cin[10].CLK
clock => cin[11].CLK
clock => cin[12].CLK
clock => cin[13].CLK
clock => cin[14].CLK
clock => cin[15].CLK
clock => cin[16].CLK
clock => cin[17].CLK
clock => cin[18].CLK
clock => cin[19].CLK
clock => cin[20].CLK
clock => cin[21].CLK
clock => cin[22].CLK
clock => cin[23].CLK
clock => cin[24].CLK
clock => cin[25].CLK
clock => cin[26].CLK
clock => cin[27].CLK
clock => cin[28].CLK
clock => cin[29].CLK
clock => cin[30].CLK
clock => cin[31].CLK
clock => cin[32].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => tempResult[0].ACLR
reset => tempResult[1].ACLR
reset => tempResult[2].ACLR
reset => tempResult[3].ACLR
reset => tempResult[4].ACLR
reset => tempResult[5].ACLR
reset => tempResult[6].ACLR
reset => tempResult[7].ACLR
reset => tempResult[8].ACLR
reset => tempResult[9].ACLR
reset => tempResult[10].ACLR
reset => tempResult[11].ACLR
reset => tempResult[12].ACLR
reset => tempResult[13].ACLR
reset => tempResult[14].ACLR
reset => tempResult[15].ACLR
reset => tempResult[16].ACLR
reset => tempResult[17].ACLR
reset => tempResult[18].ACLR
reset => tempResult[19].ACLR
reset => tempResult[20].ACLR
reset => tempResult[21].ACLR
reset => tempResult[22].ACLR
reset => tempResult[23].ACLR
reset => tempResult[24].ACLR
reset => tempResult[25].ACLR
reset => tempResult[26].ACLR
reset => tempResult[27].ACLR
reset => tempResult[28].ACLR
reset => tempResult[29].ACLR
reset => tempResult[30].ACLR
reset => tempResult[31].ACLR
reset => cin[0].ACLR
reset => cin[1].ACLR
reset => cin[2].ACLR
reset => cin[3].ACLR
reset => cin[4].ACLR
reset => cin[5].ACLR
reset => cin[6].ACLR
reset => cin[7].ACLR
reset => cin[8].ACLR
reset => cin[9].ACLR
reset => cin[10].ACLR
reset => cin[11].ACLR
reset => cin[12].ACLR
reset => cin[13].ACLR
reset => cin[14].ACLR
reset => cin[15].ACLR
reset => cin[16].ACLR
reset => cin[17].ACLR
reset => cin[18].ACLR
reset => cin[19].ACLR
reset => cin[20].ACLR
reset => cin[21].ACLR
reset => cin[22].ACLR
reset => cin[23].ACLR
reset => cin[24].ACLR
reset => cin[25].ACLR
reset => cin[26].ACLR
reset => cin[27].ACLR
reset => cin[28].ACLR
reset => cin[29].ACLR
reset => cin[30].ACLR
reset => cin[31].ACLR
reset => cin[32].ACLR
reset => negative~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
reset => result[0]~reg0.ENA
reset => overflow~reg0.ENA
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
negative <= negative~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|Multiplier:Multi
A[0] => result.IN1
A[0] => cout.IN1
A[1] => result.IN1
A[1] => cout.IN1
A[1] => cout.IN1
A[2] => result.IN1
A[2] => cout.IN1
A[2] => cout.IN1
A[3] => result.IN1
A[3] => cout.IN1
A[3] => cout.IN1
A[4] => result.IN1
A[4] => cout.IN1
A[4] => cout.IN1
A[5] => result.IN1
A[5] => cout.IN1
A[5] => cout.IN1
A[6] => result.IN1
A[6] => cout.IN1
A[6] => cout.IN1
A[7] => result.IN1
A[7] => cout.IN1
A[7] => cout.IN1
A[8] => result.IN1
A[8] => cout.IN1
A[8] => cout.IN1
A[9] => result.IN1
A[9] => cout.IN1
A[9] => cout.IN1
A[10] => result.IN1
A[10] => cout.IN1
A[10] => cout.IN1
A[11] => result.IN1
A[11] => cout.IN1
A[11] => cout.IN1
A[12] => result.IN1
A[12] => cout.IN1
A[12] => cout.IN1
A[13] => result.IN1
A[13] => cout.IN1
A[13] => cout.IN1
A[14] => result.IN1
A[14] => cout.IN1
A[14] => cout.IN1
A[15] => result.IN1
A[15] => cout.IN1
A[15] => cout.IN1
B[0] => tB[0].DATAIN
B[0] => tB[0].ADATA
B[1] => tB[1].DATAIN
B[1] => tB[1].ADATA
B[2] => tB[2].DATAIN
B[2] => tB[2].ADATA
B[3] => tB[3].DATAIN
B[3] => tB[3].ADATA
B[4] => tB[4].DATAIN
B[4] => tB[4].ADATA
B[5] => tB[5].DATAIN
B[5] => tB[5].ADATA
B[6] => tB[6].DATAIN
B[6] => tB[6].ADATA
B[7] => tB[7].DATAIN
B[7] => tB[7].ADATA
B[8] => tB[8].DATAIN
B[8] => tB[8].ADATA
B[9] => tB[9].DATAIN
B[9] => tB[9].ADATA
B[10] => tB[10].DATAIN
B[10] => tB[10].ADATA
B[11] => tB[11].DATAIN
B[11] => tB[11].ADATA
B[12] => tB[12].DATAIN
B[12] => tB[12].ADATA
B[13] => tB[13].DATAIN
B[13] => tB[13].ADATA
B[14] => tB[14].DATAIN
B[14] => tB[14].ADATA
B[15] => tB[15].DATAIN
B[15] => tB[15].ADATA
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => tB[0].CLK
clock => tB[1].CLK
clock => tB[2].CLK
clock => tB[3].CLK
clock => tB[4].CLK
clock => tB[5].CLK
clock => tB[6].CLK
clock => tB[7].CLK
clock => tB[8].CLK
clock => tB[9].CLK
clock => tB[10].CLK
clock => tB[11].CLK
clock => tB[12].CLK
clock => tB[13].CLK
clock => tB[14].CLK
clock => tB[15].CLK
clock => tB[16].CLK
clock => tB[17].CLK
clock => tB[18].CLK
clock => tB[19].CLK
clock => tB[20].CLK
clock => tB[21].CLK
clock => tB[22].CLK
clock => tB[23].CLK
clock => tB[24].CLK
clock => tB[25].CLK
clock => tB[26].CLK
clock => tB[27].CLK
clock => tB[28].CLK
clock => tB[29].CLK
clock => tB[30].CLK
clock => tB[31].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => bufferResult[0].CLK
clock => bufferResult[1].CLK
clock => bufferResult[2].CLK
clock => bufferResult[3].CLK
clock => bufferResult[4].CLK
clock => bufferResult[5].CLK
clock => bufferResult[6].CLK
clock => bufferResult[7].CLK
clock => bufferResult[8].CLK
clock => bufferResult[9].CLK
clock => bufferResult[10].CLK
clock => bufferResult[11].CLK
clock => bufferResult[12].CLK
clock => bufferResult[13].CLK
clock => bufferResult[14].CLK
clock => bufferResult[15].CLK
clock => bufferResult[16].CLK
clock => bufferResult[17].CLK
clock => bufferResult[18].CLK
clock => bufferResult[19].CLK
clock => bufferResult[20].CLK
clock => bufferResult[21].CLK
clock => bufferResult[22].CLK
clock => bufferResult[23].CLK
clock => bufferResult[24].CLK
clock => bufferResult[25].CLK
clock => bufferResult[26].CLK
clock => bufferResult[27].CLK
clock => bufferResult[28].CLK
clock => bufferResult[29].CLK
clock => bufferResult[30].CLK
clock => bufferResult[31].CLK
reset => tB[0].ALOAD
reset => tB[1].ALOAD
reset => tB[2].ALOAD
reset => tB[3].ALOAD
reset => tB[4].ALOAD
reset => tB[5].ALOAD
reset => tB[6].ALOAD
reset => tB[7].ALOAD
reset => tB[8].ALOAD
reset => tB[9].ALOAD
reset => tB[10].ALOAD
reset => tB[11].ALOAD
reset => tB[12].ALOAD
reset => tB[13].ALOAD
reset => tB[14].ALOAD
reset => tB[15].ALOAD
reset => tB[16].ACLR
reset => tB[17].ACLR
reset => tB[18].ACLR
reset => tB[19].ACLR
reset => tB[20].ACLR
reset => tB[21].ACLR
reset => tB[22].ACLR
reset => tB[23].ACLR
reset => tB[24].ACLR
reset => tB[25].ACLR
reset => tB[26].ACLR
reset => tB[27].ACLR
reset => tB[28].ACLR
reset => tB[29].ACLR
reset => tB[30].ACLR
reset => tB[31].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
reset => bufferResult[0].ACLR
reset => bufferResult[1].ACLR
reset => bufferResult[2].ACLR
reset => bufferResult[3].ACLR
reset => bufferResult[4].ACLR
reset => bufferResult[5].ACLR
reset => bufferResult[6].ACLR
reset => bufferResult[7].ACLR
reset => bufferResult[8].ACLR
reset => bufferResult[9].ACLR
reset => bufferResult[10].ACLR
reset => bufferResult[11].ACLR
reset => bufferResult[12].ACLR
reset => bufferResult[13].ACLR
reset => bufferResult[14].ACLR
reset => bufferResult[15].ACLR
reset => bufferResult[16].ACLR
reset => bufferResult[17].ACLR
reset => bufferResult[18].ACLR
reset => bufferResult[19].ACLR
reset => bufferResult[20].ACLR
reset => bufferResult[21].ACLR
reset => bufferResult[22].ACLR
reset => bufferResult[23].ACLR
reset => bufferResult[24].ACLR
reset => bufferResult[25].ACLR
reset => bufferResult[26].ACLR
reset => bufferResult[27].ACLR
reset => bufferResult[28].ACLR
reset => bufferResult[29].ACLR
reset => bufferResult[30].ACLR
reset => bufferResult[31].ACLR
reset => result[0]~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
overflow <= overflow.DB_MAX_OUTPUT_PORT_TYPE
negative <= comb.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|Divider:Divi
A[0] => result.IN1
A[0] => cout.IN1
A[1] => result.IN1
A[1] => cout.IN1
A[1] => cout.IN1
A[2] => result.IN1
A[2] => cout.IN1
A[2] => cout.IN1
A[3] => result.IN1
A[3] => cout.IN1
A[3] => cout.IN1
A[4] => result.IN1
A[4] => cout.IN1
A[4] => cout.IN1
A[5] => result.IN1
A[5] => cout.IN1
A[5] => cout.IN1
A[6] => result.IN1
A[6] => cout.IN1
A[6] => cout.IN1
A[7] => result.IN1
A[7] => cout.IN1
A[7] => cout.IN1
A[8] => result.IN1
A[8] => cout.IN1
A[8] => cout.IN1
A[9] => result.IN1
A[9] => cout.IN1
A[9] => cout.IN1
A[10] => result.IN1
A[10] => cout.IN1
A[10] => cout.IN1
A[11] => result.IN1
A[11] => cout.IN1
A[11] => cout.IN1
A[12] => result.IN1
A[12] => cout.IN1
A[12] => cout.IN1
A[13] => result.IN1
A[13] => cout.IN1
A[13] => cout.IN1
A[14] => result.IN1
A[14] => cout.IN1
A[14] => cout.IN1
A[15] => result.IN1
A[15] => cout.IN1
A[15] => cout.IN1
B[0] => tB[0].DATAIN
B[0] => tB[0].ADATA
B[1] => tB[1].DATAIN
B[1] => tB[1].ADATA
B[2] => tB[2].DATAIN
B[2] => tB[2].ADATA
B[3] => tB[3].DATAIN
B[3] => tB[3].ADATA
B[4] => tB[4].DATAIN
B[4] => tB[4].ADATA
B[5] => tB[5].DATAIN
B[5] => tB[5].ADATA
B[6] => tB[6].DATAIN
B[6] => tB[6].ADATA
B[7] => tB[7].DATAIN
B[7] => tB[7].ADATA
B[8] => tB[8].DATAIN
B[8] => tB[8].ADATA
B[9] => tB[9].DATAIN
B[9] => tB[9].ADATA
B[10] => tB[10].DATAIN
B[10] => tB[10].ADATA
B[11] => tB[11].DATAIN
B[11] => tB[11].ADATA
B[12] => tB[12].DATAIN
B[12] => tB[12].ADATA
B[13] => tB[13].DATAIN
B[13] => tB[13].ADATA
B[14] => tB[14].DATAIN
B[14] => tB[14].ADATA
B[15] => tB[15].DATAIN
B[15] => tB[15].ADATA
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => tB[0].CLK
clock => tB[1].CLK
clock => tB[2].CLK
clock => tB[3].CLK
clock => tB[4].CLK
clock => tB[5].CLK
clock => tB[6].CLK
clock => tB[7].CLK
clock => tB[8].CLK
clock => tB[9].CLK
clock => tB[10].CLK
clock => tB[11].CLK
clock => tB[12].CLK
clock => tB[13].CLK
clock => tB[14].CLK
clock => tB[15].CLK
clock => tB[16].CLK
clock => tB[17].CLK
clock => tB[18].CLK
clock => tB[19].CLK
clock => tB[20].CLK
clock => tB[21].CLK
clock => tB[22].CLK
clock => tB[23].CLK
clock => tB[24].CLK
clock => tB[25].CLK
clock => tB[26].CLK
clock => tB[27].CLK
clock => tB[28].CLK
clock => tB[29].CLK
clock => tB[30].CLK
clock => tB[31].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => bufferResult[0].CLK
clock => bufferResult[1].CLK
clock => bufferResult[2].CLK
clock => bufferResult[3].CLK
clock => bufferResult[4].CLK
clock => bufferResult[5].CLK
clock => bufferResult[6].CLK
clock => bufferResult[7].CLK
clock => bufferResult[8].CLK
clock => bufferResult[9].CLK
clock => bufferResult[10].CLK
clock => bufferResult[11].CLK
clock => bufferResult[12].CLK
clock => bufferResult[13].CLK
clock => bufferResult[14].CLK
clock => bufferResult[15].CLK
clock => bufferResult[16].CLK
clock => bufferResult[17].CLK
clock => bufferResult[18].CLK
clock => bufferResult[19].CLK
clock => bufferResult[20].CLK
clock => bufferResult[21].CLK
clock => bufferResult[22].CLK
clock => bufferResult[23].CLK
clock => bufferResult[24].CLK
clock => bufferResult[25].CLK
clock => bufferResult[26].CLK
clock => bufferResult[27].CLK
clock => bufferResult[28].CLK
clock => bufferResult[29].CLK
clock => bufferResult[30].CLK
clock => bufferResult[31].CLK
reset => tB[0].ALOAD
reset => tB[1].ALOAD
reset => tB[2].ALOAD
reset => tB[3].ALOAD
reset => tB[4].ALOAD
reset => tB[5].ALOAD
reset => tB[6].ALOAD
reset => tB[7].ALOAD
reset => tB[8].ALOAD
reset => tB[9].ALOAD
reset => tB[10].ALOAD
reset => tB[11].ALOAD
reset => tB[12].ALOAD
reset => tB[13].ALOAD
reset => tB[14].ALOAD
reset => tB[15].ALOAD
reset => tB[16].ACLR
reset => tB[17].ACLR
reset => tB[18].ACLR
reset => tB[19].ACLR
reset => tB[20].ACLR
reset => tB[21].ACLR
reset => tB[22].ACLR
reset => tB[23].ACLR
reset => tB[24].ACLR
reset => tB[25].ACLR
reset => tB[26].ACLR
reset => tB[27].ACLR
reset => tB[28].ACLR
reset => tB[29].ACLR
reset => tB[30].ACLR
reset => tB[31].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
reset => bufferResult[0].ACLR
reset => bufferResult[1].ACLR
reset => bufferResult[2].ACLR
reset => bufferResult[3].ACLR
reset => bufferResult[4].ACLR
reset => bufferResult[5].ACLR
reset => bufferResult[6].ACLR
reset => bufferResult[7].ACLR
reset => bufferResult[8].ACLR
reset => bufferResult[9].ACLR
reset => bufferResult[10].ACLR
reset => bufferResult[11].ACLR
reset => bufferResult[12].ACLR
reset => bufferResult[13].ACLR
reset => bufferResult[14].ACLR
reset => bufferResult[15].ACLR
reset => bufferResult[16].ACLR
reset => bufferResult[17].ACLR
reset => bufferResult[18].ACLR
reset => bufferResult[19].ACLR
reset => bufferResult[20].ACLR
reset => bufferResult[21].ACLR
reset => bufferResult[22].ACLR
reset => bufferResult[23].ACLR
reset => bufferResult[24].ACLR
reset => bufferResult[25].ACLR
reset => bufferResult[26].ACLR
reset => bufferResult[27].ACLR
reset => bufferResult[28].ACLR
reset => bufferResult[29].ACLR
reset => bufferResult[30].ACLR
reset => bufferResult[31].ACLR
reset => result[0]~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA


|Calculator|CPU:Calculator|Comparison:Compare
A[0] => H.IN0
A[0] => L.IN0
A[1] => H.IN0
A[1] => H.IN1
A[1] => L.IN0
A[2] => H.IN0
A[2] => H.IN1
A[2] => L.IN0
A[3] => H.IN0
A[3] => H.IN1
A[3] => L.IN0
A[4] => H.IN0
A[4] => H.IN1
A[4] => L.IN0
A[5] => H.IN0
A[5] => H.IN1
A[5] => L.IN0
A[6] => H.IN0
A[6] => H.IN1
A[6] => L.IN0
A[7] => H.IN0
A[7] => H.IN1
A[7] => L.IN0
A[8] => H.IN0
A[8] => H.IN1
A[8] => L.IN0
A[9] => H.IN0
A[9] => H.IN1
A[9] => L.IN0
A[10] => H.IN0
A[10] => H.IN1
A[10] => L.IN0
A[11] => H.IN0
A[11] => H.IN1
A[11] => L.IN0
A[12] => H.IN0
A[12] => H.IN1
A[12] => L.IN0
A[13] => H.IN0
A[13] => H.IN1
A[13] => L.IN0
A[14] => H.IN0
A[14] => H.IN1
A[14] => L.IN0
A[15] => H.IN0
A[15] => H.IN1
A[15] => L.IN0
A[16] => H.IN0
A[16] => H.IN1
A[16] => L.IN0
A[17] => H.IN0
A[17] => H.IN1
A[17] => L.IN0
A[18] => H.IN0
A[18] => H.IN1
A[18] => L.IN0
A[19] => H.IN0
A[19] => H.IN1
A[19] => L.IN0
A[20] => H.IN0
A[20] => H.IN1
A[20] => L.IN0
A[21] => H.IN0
A[21] => H.IN1
A[21] => L.IN0
A[22] => H.IN0
A[22] => H.IN1
A[22] => L.IN0
A[23] => H.IN0
A[23] => H.IN1
A[23] => L.IN0
A[24] => H.IN0
A[24] => H.IN1
A[24] => L.IN0
A[25] => H.IN0
A[25] => H.IN1
A[25] => L.IN0
A[26] => H.IN0
A[26] => H.IN1
A[26] => L.IN0
A[27] => H.IN0
A[27] => H.IN1
A[27] => L.IN0
A[28] => H.IN0
A[28] => H.IN1
A[28] => L.IN0
A[29] => H.IN0
A[29] => H.IN1
A[29] => L.IN0
A[30] => H.IN0
A[30] => H.IN1
A[30] => L.IN0
A[31] => H.IN0
A[31] => H.IN1
A[31] => E.IN0
A[31] => L.IN0
A[31] => eq.IN0
B[0] => L.IN1
B[0] => H.IN1
B[1] => L.IN1
B[1] => L.IN1
B[1] => H.IN1
B[1] => H.IN1
B[1] => L.IN1
B[2] => L.IN1
B[2] => L.IN1
B[2] => H.IN1
B[2] => H.IN1
B[2] => L.IN1
B[3] => L.IN1
B[3] => L.IN1
B[3] => H.IN1
B[3] => H.IN1
B[3] => L.IN1
B[4] => L.IN1
B[4] => L.IN1
B[4] => H.IN1
B[4] => H.IN1
B[4] => L.IN1
B[5] => L.IN1
B[5] => L.IN1
B[5] => H.IN1
B[5] => H.IN1
B[5] => L.IN1
B[6] => L.IN1
B[6] => L.IN1
B[6] => H.IN1
B[6] => H.IN1
B[6] => L.IN1
B[7] => L.IN1
B[7] => L.IN1
B[7] => H.IN1
B[7] => H.IN1
B[7] => L.IN1
B[8] => L.IN1
B[8] => L.IN1
B[8] => H.IN1
B[8] => H.IN1
B[8] => L.IN1
B[9] => L.IN1
B[9] => L.IN1
B[9] => H.IN1
B[9] => H.IN1
B[9] => L.IN1
B[10] => L.IN1
B[10] => L.IN1
B[10] => H.IN1
B[10] => H.IN1
B[10] => L.IN1
B[11] => L.IN1
B[11] => L.IN1
B[11] => H.IN1
B[11] => H.IN1
B[11] => L.IN1
B[12] => L.IN1
B[12] => L.IN1
B[12] => H.IN1
B[12] => H.IN1
B[12] => L.IN1
B[13] => L.IN1
B[13] => L.IN1
B[13] => H.IN1
B[13] => H.IN1
B[13] => L.IN1
B[14] => L.IN1
B[14] => L.IN1
B[14] => H.IN1
B[14] => H.IN1
B[14] => L.IN1
B[15] => L.IN1
B[15] => L.IN1
B[15] => H.IN1
B[15] => H.IN1
B[15] => L.IN1
B[16] => L.IN1
B[16] => L.IN1
B[16] => H.IN1
B[16] => H.IN1
B[16] => L.IN1
B[17] => L.IN1
B[17] => L.IN1
B[17] => H.IN1
B[17] => H.IN1
B[17] => L.IN1
B[18] => L.IN1
B[18] => L.IN1
B[18] => H.IN1
B[18] => H.IN1
B[18] => L.IN1
B[19] => L.IN1
B[19] => L.IN1
B[19] => H.IN1
B[19] => H.IN1
B[19] => L.IN1
B[20] => L.IN1
B[20] => L.IN1
B[20] => H.IN1
B[20] => H.IN1
B[20] => L.IN1
B[21] => L.IN1
B[21] => L.IN1
B[21] => H.IN1
B[21] => H.IN1
B[21] => L.IN1
B[22] => L.IN1
B[22] => L.IN1
B[22] => H.IN1
B[22] => H.IN1
B[22] => L.IN1
B[23] => L.IN1
B[23] => L.IN1
B[23] => H.IN1
B[23] => H.IN1
B[23] => L.IN1
B[24] => L.IN1
B[24] => L.IN1
B[24] => H.IN1
B[24] => H.IN1
B[24] => L.IN1
B[25] => L.IN1
B[25] => L.IN1
B[25] => H.IN1
B[25] => H.IN1
B[25] => L.IN1
B[26] => L.IN1
B[26] => L.IN1
B[26] => H.IN1
B[26] => H.IN1
B[26] => L.IN1
B[27] => L.IN1
B[27] => L.IN1
B[27] => H.IN1
B[27] => H.IN1
B[27] => L.IN1
B[28] => L.IN1
B[28] => L.IN1
B[28] => H.IN1
B[28] => H.IN1
B[28] => L.IN1
B[29] => L.IN1
B[29] => L.IN1
B[29] => H.IN1
B[29] => H.IN1
B[29] => L.IN1
B[30] => L.IN1
B[30] => L.IN1
B[30] => H.IN1
B[30] => H.IN1
B[30] => L.IN1
B[31] => L.IN1
B[31] => L.IN1
B[31] => E.IN1
B[31] => H.IN1
B[31] => H.IN1
B[31] => L.IN1
B[31] => eq.IN1
Higher <= Higher~reg0.DB_MAX_OUTPUT_PORT_TYPE
Lower <= Lower~reg0.DB_MAX_OUTPUT_PORT_TYPE
Equal <= Equal~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => Equal~reg0.CLK
clock => Lower~reg0.CLK
clock => Higher~reg0.CLK
clock => eq.CLK
clock => L[1].CLK
clock => L[2].CLK
clock => L[3].CLK
clock => L[4].CLK
clock => L[5].CLK
clock => L[6].CLK
clock => L[7].CLK
clock => L[8].CLK
clock => L[9].CLK
clock => L[10].CLK
clock => L[11].CLK
clock => L[12].CLK
clock => L[13].CLK
clock => L[14].CLK
clock => L[15].CLK
clock => L[16].CLK
clock => L[17].CLK
clock => L[18].CLK
clock => L[19].CLK
clock => L[20].CLK
clock => L[21].CLK
clock => L[22].CLK
clock => L[23].CLK
clock => L[24].CLK
clock => L[25].CLK
clock => L[26].CLK
clock => L[27].CLK
clock => L[28].CLK
clock => L[29].CLK
clock => L[30].CLK
clock => L[31].CLK
clock => L[32].CLK
clock => E[32].CLK
clock => H[1].CLK
clock => H[2].CLK
clock => H[3].CLK
clock => H[4].CLK
clock => H[5].CLK
clock => H[6].CLK
clock => H[7].CLK
clock => H[8].CLK
clock => H[9].CLK
clock => H[10].CLK
clock => H[11].CLK
clock => H[12].CLK
clock => H[13].CLK
clock => H[14].CLK
clock => H[15].CLK
clock => H[16].CLK
clock => H[17].CLK
clock => H[18].CLK
clock => H[19].CLK
clock => H[20].CLK
clock => H[21].CLK
clock => H[22].CLK
clock => H[23].CLK
clock => H[24].CLK
clock => H[25].CLK
clock => H[26].CLK
clock => H[27].CLK
clock => H[28].CLK
clock => H[29].CLK
clock => H[30].CLK
clock => H[31].CLK
clock => H[32].CLK
reset => L[1].ACLR
reset => L[2].ACLR
reset => L[3].ACLR
reset => L[4].ACLR
reset => L[5].ACLR
reset => L[6].ACLR
reset => L[7].ACLR
reset => L[8].ACLR
reset => L[9].ACLR
reset => L[10].ACLR
reset => L[11].ACLR
reset => L[12].ACLR
reset => L[13].ACLR
reset => L[14].ACLR
reset => L[15].ACLR
reset => L[16].ACLR
reset => L[17].ACLR
reset => L[18].ACLR
reset => L[19].ACLR
reset => L[20].ACLR
reset => L[21].ACLR
reset => L[22].ACLR
reset => L[23].ACLR
reset => L[24].ACLR
reset => L[25].ACLR
reset => L[26].ACLR
reset => L[27].ACLR
reset => L[28].ACLR
reset => L[29].ACLR
reset => L[30].ACLR
reset => L[31].ACLR
reset => L[32].ACLR
reset => E[32].ACLR
reset => H[1].ACLR
reset => H[2].ACLR
reset => H[3].ACLR
reset => H[4].ACLR
reset => H[5].ACLR
reset => H[6].ACLR
reset => H[7].ACLR
reset => H[8].ACLR
reset => H[9].ACLR
reset => H[10].ACLR
reset => H[11].ACLR
reset => H[12].ACLR
reset => H[13].ACLR
reset => H[14].ACLR
reset => H[15].ACLR
reset => H[16].ACLR
reset => H[17].ACLR
reset => H[18].ACLR
reset => H[19].ACLR
reset => H[20].ACLR
reset => H[21].ACLR
reset => H[22].ACLR
reset => H[23].ACLR
reset => H[24].ACLR
reset => H[25].ACLR
reset => H[26].ACLR
reset => H[27].ACLR
reset => H[28].ACLR
reset => H[29].ACLR
reset => H[30].ACLR
reset => H[31].ACLR
reset => H[32].ACLR
reset => Equal~reg0.ENA
reset => eq.ENA
reset => Higher~reg0.ENA
reset => Lower~reg0.ENA


|Calculator|CPU:Calculator|Power:Pow
A[0] => tA.DATAB
A[0] => tA[0].ADATA
A[0] => tempA[0].DATAIN
A[1] => tA.DATAB
A[1] => tA[1].ADATA
A[1] => tempA[1].DATAIN
A[2] => tA.DATAB
A[2] => tA[2].ADATA
A[2] => tempA[2].DATAIN
A[3] => tA.DATAB
A[3] => tA[3].ADATA
A[3] => tempA[3].DATAIN
A[4] => tA.DATAB
A[4] => tA[4].ADATA
A[4] => tempA[4].DATAIN
A[5] => tA.DATAB
A[5] => tA[5].ADATA
A[5] => tempA[5].DATAIN
A[6] => tA.DATAB
A[6] => tA[6].ADATA
A[6] => tempA[6].DATAIN
A[7] => tA.DATAB
A[7] => tA[7].ADATA
A[7] => tempA[7].DATAIN
B[0] => Add0.IN16
B[1] => Add0.IN15
B[2] => Add0.IN14
B[3] => Add0.IN13
B[4] => Add0.IN12
B[5] => Add0.IN11
B[6] => Add0.IN10
B[7] => Add0.IN9
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => tA[0].CLK
clock => tA[1].CLK
clock => tA[2].CLK
clock => tA[3].CLK
clock => tA[4].CLK
clock => tA[5].CLK
clock => tA[6].CLK
clock => tA[7].CLK
clock => tA[8].CLK
clock => tA[9].CLK
clock => tA[10].CLK
clock => tA[11].CLK
clock => tA[12].CLK
clock => tA[13].CLK
clock => tA[14].CLK
clock => tA[15].CLK
clock => tA[16].CLK
clock => tA[17].CLK
clock => tA[18].CLK
clock => tA[19].CLK
clock => tA[20].CLK
clock => tA[21].CLK
clock => tA[22].CLK
clock => tA[23].CLK
clock => tA[24].CLK
clock => tA[25].CLK
clock => tA[26].CLK
clock => tA[27].CLK
clock => tA[28].CLK
clock => tA[29].CLK
clock => tA[30].CLK
clock => tA[31].CLK
clock => tB[0].CLK
clock => tB[1].CLK
clock => tB[2].CLK
clock => tB[3].CLK
clock => tB[4].CLK
clock => tB[5].CLK
clock => tB[6].CLK
clock => tB[7].CLK
clock => tB[8].CLK
clock => tB[9].CLK
clock => tB[10].CLK
clock => tB[11].CLK
clock => tB[12].CLK
clock => tB[13].CLK
clock => tB[14].CLK
clock => tB[15].CLK
clock => tB[16].CLK
clock => tB[17].CLK
clock => tB[18].CLK
clock => tB[19].CLK
clock => tB[20].CLK
clock => tB[21].CLK
clock => tB[22].CLK
clock => tB[23].CLK
clock => tB[24].CLK
clock => tB[25].CLK
clock => tB[26].CLK
clock => tB[27].CLK
clock => tB[28].CLK
clock => tB[29].CLK
clock => tB[30].CLK
clock => tB[31].CLK
clock => counter2[0].CLK
clock => counter2[1].CLK
clock => counter2[2].CLK
clock => counter2[3].CLK
clock => counter2[4].CLK
clock => counter2[5].CLK
clock => counter2[6].CLK
clock => counter2[7].CLK
clock => counter2[8].CLK
clock => counter2[9].CLK
clock => counter2[10].CLK
clock => counter2[11].CLK
clock => counter2[12].CLK
clock => counter2[13].CLK
clock => counter2[14].CLK
clock => counter2[15].CLK
clock => counter2[16].CLK
clock => counter2[17].CLK
clock => counter2[18].CLK
clock => counter2[19].CLK
clock => counter2[20].CLK
clock => counter2[21].CLK
clock => counter2[22].CLK
clock => counter2[23].CLK
clock => counter2[24].CLK
clock => counter2[25].CLK
clock => counter2[26].CLK
clock => counter2[27].CLK
clock => counter2[28].CLK
clock => counter2[29].CLK
clock => counter2[30].CLK
clock => counter2[31].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => bufferResult[0].CLK
clock => bufferResult[1].CLK
clock => bufferResult[2].CLK
clock => bufferResult[3].CLK
clock => bufferResult[4].CLK
clock => bufferResult[5].CLK
clock => bufferResult[6].CLK
clock => bufferResult[7].CLK
clock => bufferResult[8].CLK
clock => bufferResult[9].CLK
clock => bufferResult[10].CLK
clock => bufferResult[11].CLK
clock => bufferResult[12].CLK
clock => bufferResult[13].CLK
clock => bufferResult[14].CLK
clock => bufferResult[15].CLK
clock => bufferResult[16].CLK
clock => bufferResult[17].CLK
clock => bufferResult[18].CLK
clock => bufferResult[19].CLK
clock => bufferResult[20].CLK
clock => bufferResult[21].CLK
clock => bufferResult[22].CLK
clock => bufferResult[23].CLK
clock => bufferResult[24].CLK
clock => bufferResult[25].CLK
clock => bufferResult[26].CLK
clock => bufferResult[27].CLK
clock => bufferResult[28].CLK
clock => bufferResult[29].CLK
clock => bufferResult[30].CLK
clock => bufferResult[31].CLK
clock => tempResult[0].CLK
clock => tempResult[1].CLK
clock => tempResult[2].CLK
clock => tempResult[3].CLK
clock => tempResult[4].CLK
clock => tempResult[5].CLK
clock => tempResult[6].CLK
clock => tempResult[7].CLK
clock => tempResult[8].CLK
clock => tempResult[9].CLK
clock => tempResult[10].CLK
clock => tempResult[11].CLK
clock => tempResult[12].CLK
clock => tempResult[13].CLK
clock => tempResult[14].CLK
clock => tempResult[15].CLK
clock => tempResult[16].CLK
clock => tempResult[17].CLK
clock => tempResult[18].CLK
clock => tempResult[19].CLK
clock => tempResult[20].CLK
clock => tempResult[21].CLK
clock => tempResult[22].CLK
clock => tempResult[23].CLK
clock => tempResult[24].CLK
clock => tempResult[25].CLK
clock => tempResult[26].CLK
clock => tempResult[27].CLK
clock => tempResult[28].CLK
clock => tempResult[29].CLK
clock => tempResult[30].CLK
clock => tempResult[31].CLK
reset => tA[0].ALOAD
reset => tA[1].ALOAD
reset => tA[2].ALOAD
reset => tA[3].ALOAD
reset => tA[4].ALOAD
reset => tA[5].ALOAD
reset => tA[6].ALOAD
reset => tA[7].ALOAD
reset => tA[8].ACLR
reset => tA[9].ACLR
reset => tA[10].ACLR
reset => tA[11].ACLR
reset => tA[12].ACLR
reset => tA[13].ACLR
reset => tA[14].ACLR
reset => tA[15].ACLR
reset => tA[16].ACLR
reset => tA[17].ACLR
reset => tA[18].ACLR
reset => tA[19].ACLR
reset => tA[20].ACLR
reset => tA[21].ACLR
reset => tA[22].ACLR
reset => tA[23].ACLR
reset => tA[24].ACLR
reset => tA[25].ACLR
reset => tA[26].ACLR
reset => tA[27].ACLR
reset => tA[28].ACLR
reset => tA[29].ACLR
reset => tA[30].ACLR
reset => tA[31].ACLR
reset => tB[0].ALOAD
reset => tB[1].ALOAD
reset => tB[2].ALOAD
reset => tB[3].ALOAD
reset => tB[4].ALOAD
reset => tB[5].ALOAD
reset => tB[6].ALOAD
reset => tB[7].ALOAD
reset => tB[8].ALOAD
reset => tB[9].ALOAD
reset => tB[10].ALOAD
reset => tB[11].ALOAD
reset => tB[12].ALOAD
reset => tB[13].ALOAD
reset => tB[14].ALOAD
reset => tB[15].ALOAD
reset => tB[16].ALOAD
reset => tB[17].ALOAD
reset => tB[18].ALOAD
reset => tB[19].ALOAD
reset => tB[20].ALOAD
reset => tB[21].ALOAD
reset => tB[22].ALOAD
reset => tB[23].ALOAD
reset => tB[24].ALOAD
reset => tB[25].ALOAD
reset => tB[26].ALOAD
reset => tB[27].ALOAD
reset => tB[28].ALOAD
reset => tB[29].ALOAD
reset => tB[30].ALOAD
reset => tB[31].ALOAD
reset => counter2[0].ACLR
reset => counter2[1].ACLR
reset => counter2[2].ACLR
reset => counter2[3].ACLR
reset => counter2[4].ACLR
reset => counter2[5].ACLR
reset => counter2[6].ACLR
reset => counter2[7].ACLR
reset => counter2[8].ACLR
reset => counter2[9].ACLR
reset => counter2[10].ACLR
reset => counter2[11].ACLR
reset => counter2[12].ACLR
reset => counter2[13].ACLR
reset => counter2[14].ACLR
reset => counter2[15].ACLR
reset => counter2[16].ACLR
reset => counter2[17].ACLR
reset => counter2[18].ACLR
reset => counter2[19].ACLR
reset => counter2[20].ACLR
reset => counter2[21].ACLR
reset => counter2[22].ACLR
reset => counter2[23].ACLR
reset => counter2[24].ACLR
reset => counter2[25].ACLR
reset => counter2[26].ACLR
reset => counter2[27].ACLR
reset => counter2[28].ACLR
reset => counter2[29].ACLR
reset => counter2[30].ACLR
reset => counter2[31].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
reset => bufferResult[0].ACLR
reset => bufferResult[1].ACLR
reset => bufferResult[2].ACLR
reset => bufferResult[3].ACLR
reset => bufferResult[4].ACLR
reset => bufferResult[5].ACLR
reset => bufferResult[6].ACLR
reset => bufferResult[7].ACLR
reset => bufferResult[8].ACLR
reset => bufferResult[9].ACLR
reset => bufferResult[10].ACLR
reset => bufferResult[11].ACLR
reset => bufferResult[12].ACLR
reset => bufferResult[13].ACLR
reset => bufferResult[14].ACLR
reset => bufferResult[15].ACLR
reset => bufferResult[16].ACLR
reset => bufferResult[17].ACLR
reset => bufferResult[18].ACLR
reset => bufferResult[19].ACLR
reset => bufferResult[20].ACLR
reset => bufferResult[21].ACLR
reset => bufferResult[22].ACLR
reset => bufferResult[23].ACLR
reset => bufferResult[24].ACLR
reset => bufferResult[25].ACLR
reset => bufferResult[26].ACLR
reset => bufferResult[27].ACLR
reset => bufferResult[28].ACLR
reset => bufferResult[29].ACLR
reset => bufferResult[30].ACLR
reset => bufferResult[31].ACLR
reset => tempResult[0].ACLR
reset => tempResult[1].ACLR
reset => tempResult[2].ACLR
reset => tempResult[3].ACLR
reset => tempResult[4].ACLR
reset => tempResult[5].ACLR
reset => tempResult[6].ACLR
reset => tempResult[7].ACLR
reset => tempResult[8].ACLR
reset => tempResult[9].ACLR
reset => tempResult[10].ACLR
reset => tempResult[11].ACLR
reset => tempResult[12].ACLR
reset => tempResult[13].ACLR
reset => tempResult[14].ACLR
reset => tempResult[15].ACLR
reset => tempResult[16].ACLR
reset => tempResult[17].ACLR
reset => tempResult[18].ACLR
reset => tempResult[19].ACLR
reset => tempResult[20].ACLR
reset => tempResult[21].ACLR
reset => tempResult[22].ACLR
reset => tempResult[23].ACLR
reset => tempResult[24].ACLR
reset => tempResult[25].ACLR
reset => tempResult[26].ACLR
reset => tempResult[27].ACLR
reset => tempResult[28].ACLR
reset => tempResult[29].ACLR
reset => tempResult[30].ACLR
reset => tempResult[31].ACLR
reset => tempA[0].LATCH_ENABLE
reset => tempA[1].LATCH_ENABLE
reset => tempA[2].LATCH_ENABLE
reset => tempA[3].LATCH_ENABLE
reset => tempA[4].LATCH_ENABLE
reset => tempA[5].LATCH_ENABLE
reset => tempA[6].LATCH_ENABLE
reset => tempA[7].LATCH_ENABLE
reset => result[0]~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|Factorial:Fact
A[0] => tempA[0].ADATA
A[0] => tA[0].DATAIN
A[0] => tA[0].ADATA
A[1] => Add1.IN6
A[1] => tempA[1].ADATA
A[1] => tA[1].ADATA
A[2] => Add1.IN5
A[2] => tempA[2].ADATA
A[2] => tA[2].ADATA
A[3] => Add1.IN4
A[3] => tempA[3].ADATA
A[3] => tA[3].ADATA
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => tempA[0].CLK
clock => tempA[1].CLK
clock => tempA[2].CLK
clock => tempA[3].CLK
clock => tempA[4].CLK
clock => tempA[5].CLK
clock => tempA[6].CLK
clock => tempA[7].CLK
clock => tempA[8].CLK
clock => tempA[9].CLK
clock => tempA[10].CLK
clock => tempA[11].CLK
clock => tempA[12].CLK
clock => tempA[13].CLK
clock => tempA[14].CLK
clock => tempA[15].CLK
clock => tempA[16].CLK
clock => tempA[17].CLK
clock => tempA[18].CLK
clock => tempA[19].CLK
clock => tempA[20].CLK
clock => tempA[21].CLK
clock => tempA[22].CLK
clock => tempA[23].CLK
clock => tempA[24].CLK
clock => tempA[25].CLK
clock => tempA[26].CLK
clock => tempA[27].CLK
clock => tempA[28].CLK
clock => tempA[29].CLK
clock => tempA[30].CLK
clock => tempA[31].CLK
clock => tB[0].CLK
clock => tB[1].CLK
clock => tB[2].CLK
clock => tB[3].CLK
clock => tB[4].CLK
clock => tB[5].CLK
clock => tB[6].CLK
clock => tB[7].CLK
clock => tB[8].CLK
clock => tB[9].CLK
clock => tB[10].CLK
clock => tB[11].CLK
clock => tB[12].CLK
clock => tB[13].CLK
clock => tB[14].CLK
clock => tB[15].CLK
clock => tB[16].CLK
clock => tB[17].CLK
clock => tB[18].CLK
clock => tB[19].CLK
clock => tB[20].CLK
clock => tB[21].CLK
clock => tB[22].CLK
clock => tB[23].CLK
clock => tB[24].CLK
clock => tB[25].CLK
clock => tB[26].CLK
clock => tB[27].CLK
clock => tB[28].CLK
clock => tB[29].CLK
clock => tB[30].CLK
clock => tB[31].CLK
clock => tA[0].CLK
clock => tA[1].CLK
clock => tA[2].CLK
clock => tA[3].CLK
clock => tA[4].CLK
clock => tA[5].CLK
clock => tA[6].CLK
clock => tA[7].CLK
clock => tA[8].CLK
clock => tA[9].CLK
clock => tA[10].CLK
clock => tA[11].CLK
clock => tA[12].CLK
clock => tA[13].CLK
clock => tA[14].CLK
clock => tA[15].CLK
clock => tA[16].CLK
clock => tA[17].CLK
clock => tA[18].CLK
clock => tA[19].CLK
clock => tA[20].CLK
clock => tA[21].CLK
clock => tA[22].CLK
clock => tA[23].CLK
clock => tA[24].CLK
clock => tA[25].CLK
clock => tA[26].CLK
clock => tA[27].CLK
clock => tA[28].CLK
clock => tA[29].CLK
clock => tA[30].CLK
clock => tA[31].CLK
clock => counter2[0].CLK
clock => counter2[1].CLK
clock => counter2[2].CLK
clock => counter2[3].CLK
clock => counter2[4].CLK
clock => counter2[5].CLK
clock => counter2[6].CLK
clock => counter2[7].CLK
clock => counter2[8].CLK
clock => counter2[9].CLK
clock => counter2[10].CLK
clock => counter2[11].CLK
clock => counter2[12].CLK
clock => counter2[13].CLK
clock => counter2[14].CLK
clock => counter2[15].CLK
clock => counter2[16].CLK
clock => counter2[17].CLK
clock => counter2[18].CLK
clock => counter2[19].CLK
clock => counter2[20].CLK
clock => counter2[21].CLK
clock => counter2[22].CLK
clock => counter2[23].CLK
clock => counter2[24].CLK
clock => counter2[25].CLK
clock => counter2[26].CLK
clock => counter2[27].CLK
clock => counter2[28].CLK
clock => counter2[29].CLK
clock => counter2[30].CLK
clock => counter2[31].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => bufferResult[0].CLK
clock => bufferResult[1].CLK
clock => bufferResult[2].CLK
clock => bufferResult[3].CLK
clock => bufferResult[4].CLK
clock => bufferResult[5].CLK
clock => bufferResult[6].CLK
clock => bufferResult[7].CLK
clock => bufferResult[8].CLK
clock => bufferResult[9].CLK
clock => bufferResult[10].CLK
clock => bufferResult[11].CLK
clock => bufferResult[12].CLK
clock => bufferResult[13].CLK
clock => bufferResult[14].CLK
clock => bufferResult[15].CLK
clock => bufferResult[16].CLK
clock => bufferResult[17].CLK
clock => bufferResult[18].CLK
clock => bufferResult[19].CLK
clock => bufferResult[20].CLK
clock => bufferResult[21].CLK
clock => bufferResult[22].CLK
clock => bufferResult[23].CLK
clock => bufferResult[24].CLK
clock => bufferResult[25].CLK
clock => bufferResult[26].CLK
clock => bufferResult[27].CLK
clock => bufferResult[28].CLK
clock => bufferResult[29].CLK
clock => bufferResult[30].CLK
clock => bufferResult[31].CLK
reset => tempA[0].ALOAD
reset => tempA[1].ALOAD
reset => tempA[2].ALOAD
reset => tempA[3].ALOAD
reset => tempA[4].ACLR
reset => tempA[5].ACLR
reset => tempA[6].ACLR
reset => tempA[7].ACLR
reset => tempA[8].ACLR
reset => tempA[9].ACLR
reset => tempA[10].ACLR
reset => tempA[11].ACLR
reset => tempA[12].ACLR
reset => tempA[13].ACLR
reset => tempA[14].ACLR
reset => tempA[15].ACLR
reset => tempA[16].ACLR
reset => tempA[17].ACLR
reset => tempA[18].ACLR
reset => tempA[19].ACLR
reset => tempA[20].ACLR
reset => tempA[21].ACLR
reset => tempA[22].ACLR
reset => tempA[23].ACLR
reset => tempA[24].ACLR
reset => tempA[25].ACLR
reset => tempA[26].ACLR
reset => tempA[27].ACLR
reset => tempA[28].ACLR
reset => tempA[29].ACLR
reset => tempA[30].ACLR
reset => tempA[31].ACLR
reset => tB[0].ALOAD
reset => tB[1].ALOAD
reset => tB[2].ALOAD
reset => tB[3].ALOAD
reset => tB[4].ALOAD
reset => tB[5].ALOAD
reset => tB[6].ALOAD
reset => tB[7].ALOAD
reset => tB[8].ALOAD
reset => tB[9].ALOAD
reset => tB[10].ALOAD
reset => tB[11].ALOAD
reset => tB[12].ALOAD
reset => tB[13].ALOAD
reset => tB[14].ALOAD
reset => tB[15].ALOAD
reset => tB[16].ALOAD
reset => tB[17].ALOAD
reset => tB[18].ALOAD
reset => tB[19].ALOAD
reset => tB[20].ALOAD
reset => tB[21].ALOAD
reset => tB[22].ALOAD
reset => tB[23].ALOAD
reset => tB[24].ALOAD
reset => tB[25].ALOAD
reset => tB[26].ALOAD
reset => tB[27].ALOAD
reset => tB[28].ALOAD
reset => tB[29].ALOAD
reset => tB[30].ALOAD
reset => tB[31].ALOAD
reset => tA[0].ALOAD
reset => tA[1].ALOAD
reset => tA[2].ALOAD
reset => tA[3].ALOAD
reset => tA[4].ACLR
reset => tA[5].ACLR
reset => tA[6].ACLR
reset => tA[7].ACLR
reset => tA[8].ACLR
reset => tA[9].ACLR
reset => tA[10].ACLR
reset => tA[11].ACLR
reset => tA[12].ACLR
reset => tA[13].ACLR
reset => tA[14].ACLR
reset => tA[15].ACLR
reset => tA[16].ACLR
reset => tA[17].ACLR
reset => tA[18].ACLR
reset => tA[19].ACLR
reset => tA[20].ACLR
reset => tA[21].ACLR
reset => tA[22].ACLR
reset => tA[23].ACLR
reset => tA[24].ACLR
reset => tA[25].ACLR
reset => tA[26].ACLR
reset => tA[27].ACLR
reset => tA[28].ACLR
reset => tA[29].ACLR
reset => tA[30].ACLR
reset => tA[31].ACLR
reset => counter2[0].ACLR
reset => counter2[1].ACLR
reset => counter2[2].ACLR
reset => counter2[3].ACLR
reset => counter2[4].ACLR
reset => counter2[5].ACLR
reset => counter2[6].ACLR
reset => counter2[7].ACLR
reset => counter2[8].ACLR
reset => counter2[9].ACLR
reset => counter2[10].ACLR
reset => counter2[11].ACLR
reset => counter2[12].ACLR
reset => counter2[13].ACLR
reset => counter2[14].ACLR
reset => counter2[15].ACLR
reset => counter2[16].ACLR
reset => counter2[17].ACLR
reset => counter2[18].ACLR
reset => counter2[19].ACLR
reset => counter2[20].ACLR
reset => counter2[21].ACLR
reset => counter2[22].ACLR
reset => counter2[23].ACLR
reset => counter2[24].ACLR
reset => counter2[25].ACLR
reset => counter2[26].ACLR
reset => counter2[27].ACLR
reset => counter2[28].ACLR
reset => counter2[29].ACLR
reset => counter2[30].ACLR
reset => counter2[31].ACLR
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
reset => bufferResult[0].ACLR
reset => bufferResult[1].ACLR
reset => bufferResult[2].ACLR
reset => bufferResult[3].ACLR
reset => bufferResult[4].ACLR
reset => bufferResult[5].ACLR
reset => bufferResult[6].ACLR
reset => bufferResult[7].ACLR
reset => bufferResult[8].ACLR
reset => bufferResult[9].ACLR
reset => bufferResult[10].ACLR
reset => bufferResult[11].ACLR
reset => bufferResult[12].ACLR
reset => bufferResult[13].ACLR
reset => bufferResult[14].ACLR
reset => bufferResult[15].ACLR
reset => bufferResult[16].ACLR
reset => bufferResult[17].ACLR
reset => bufferResult[18].ACLR
reset => bufferResult[19].ACLR
reset => bufferResult[20].ACLR
reset => bufferResult[21].ACLR
reset => bufferResult[22].ACLR
reset => bufferResult[23].ACLR
reset => bufferResult[24].ACLR
reset => bufferResult[25].ACLR
reset => bufferResult[26].ACLR
reset => bufferResult[27].ACLR
reset => bufferResult[28].ACLR
reset => bufferResult[29].ACLR
reset => bufferResult[30].ACLR
reset => bufferResult[31].ACLR
reset => result[0]~reg0.ENA
reset => result[31]~reg0.ENA
reset => result[30]~reg0.ENA
reset => result[29]~reg0.ENA
reset => result[28]~reg0.ENA
reset => result[27]~reg0.ENA
reset => result[26]~reg0.ENA
reset => result[25]~reg0.ENA
reset => result[24]~reg0.ENA
reset => result[23]~reg0.ENA
reset => result[22]~reg0.ENA
reset => result[21]~reg0.ENA
reset => result[20]~reg0.ENA
reset => result[19]~reg0.ENA
reset => result[18]~reg0.ENA
reset => result[17]~reg0.ENA
reset => result[16]~reg0.ENA
reset => result[15]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[1]~reg0.ENA
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|CPU:Calculator|Random:Rand
A[0] => Add2.IN64
A[0] => Add8.IN33
A[0] => Add4.IN32
A[1] => Add2.IN63
A[1] => Add8.IN32
A[1] => Add4.IN31
A[2] => Add2.IN62
A[2] => Add8.IN31
A[2] => Add4.IN30
A[3] => Add2.IN61
A[3] => Add8.IN30
A[3] => Add4.IN29
A[4] => Add2.IN60
A[4] => Add8.IN29
A[4] => Add4.IN28
A[5] => Add2.IN59
A[5] => Add8.IN28
A[5] => Add4.IN27
A[6] => Add2.IN58
A[6] => Add8.IN27
A[6] => Add4.IN26
A[7] => Add2.IN57
A[7] => Add8.IN26
A[7] => Add4.IN25
A[8] => Add2.IN56
A[8] => Add8.IN25
A[8] => Add4.IN24
A[9] => Add2.IN55
A[9] => Add8.IN24
A[9] => Add4.IN23
A[10] => Add2.IN54
A[10] => Add8.IN23
A[10] => Add4.IN22
A[11] => Add2.IN53
A[11] => Add8.IN22
A[11] => Add4.IN21
A[12] => Add2.IN52
A[12] => Add8.IN21
A[12] => Add4.IN20
A[13] => Add2.IN51
A[13] => Add8.IN20
A[13] => Add4.IN19
A[14] => Add2.IN50
A[14] => Add8.IN19
A[14] => Add4.IN18
A[15] => Add2.IN49
A[15] => Add8.IN18
A[15] => Add4.IN17
A[16] => Add2.IN48
A[16] => Add8.IN17
A[16] => Add4.IN16
A[17] => Add2.IN47
A[17] => Add8.IN16
A[17] => Add4.IN15
A[18] => Add2.IN46
A[18] => Add8.IN15
A[18] => Add4.IN14
A[19] => Add2.IN45
A[19] => Add8.IN14
A[19] => Add4.IN13
A[20] => Add2.IN44
A[20] => Add8.IN13
A[20] => Add4.IN12
A[21] => Add2.IN43
A[21] => Add8.IN12
A[21] => Add4.IN11
A[22] => Add2.IN42
A[22] => Add8.IN11
A[22] => Add4.IN10
A[23] => Add2.IN41
A[23] => Add8.IN10
A[23] => Add4.IN9
A[24] => Add2.IN40
A[24] => Add8.IN9
A[24] => Add4.IN8
A[25] => Add2.IN39
A[25] => Add8.IN8
A[25] => Add4.IN7
A[26] => Add2.IN38
A[26] => Add8.IN7
A[26] => Add4.IN6
A[27] => Add2.IN37
A[27] => Add8.IN6
A[27] => Add4.IN5
A[28] => Add2.IN36
A[28] => Add8.IN5
A[28] => Add4.IN4
A[29] => Add2.IN35
A[29] => Add8.IN4
A[29] => Add4.IN3
A[30] => Add2.IN34
A[30] => Add8.IN3
A[30] => Add4.IN2
A[31] => Add2.IN33
A[31] => Add8.IN2
A[31] => Add4.IN1
B[0] => Add0.IN64
B[0] => Add4.IN64
B[1] => Add0.IN63
B[1] => Add4.IN63
B[2] => Add0.IN62
B[2] => Add4.IN62
B[3] => Add0.IN61
B[3] => Add4.IN61
B[4] => Add0.IN60
B[4] => Add4.IN60
B[5] => Add0.IN59
B[5] => Add4.IN59
B[6] => Add0.IN58
B[6] => Add4.IN58
B[7] => Add0.IN57
B[7] => Add4.IN57
B[8] => Add0.IN56
B[8] => Add4.IN56
B[9] => Add0.IN55
B[9] => Add4.IN55
B[10] => Add0.IN54
B[10] => Add4.IN54
B[11] => Add0.IN53
B[11] => Add4.IN53
B[12] => Add0.IN52
B[12] => Add4.IN52
B[13] => Add0.IN51
B[13] => Add4.IN51
B[14] => Add0.IN50
B[14] => Add4.IN50
B[15] => Add0.IN49
B[15] => Add4.IN49
B[16] => Add0.IN48
B[16] => Add4.IN48
B[17] => Add0.IN47
B[17] => Add4.IN47
B[18] => Add0.IN46
B[18] => Add4.IN46
B[19] => Add0.IN45
B[19] => Add4.IN45
B[20] => Add0.IN44
B[20] => Add4.IN44
B[21] => Add0.IN43
B[21] => Add4.IN43
B[22] => Add0.IN42
B[22] => Add4.IN42
B[23] => Add0.IN41
B[23] => Add4.IN41
B[24] => Add0.IN40
B[24] => Add4.IN40
B[25] => Add0.IN39
B[25] => Add4.IN39
B[26] => Add0.IN38
B[26] => Add4.IN38
B[27] => Add0.IN37
B[27] => Add4.IN37
B[28] => Add0.IN36
B[28] => Add4.IN36
B[29] => Add0.IN35
B[29] => Add4.IN35
B[30] => Add0.IN34
B[30] => Add4.IN34
B[31] => Add0.IN33
B[31] => Add4.IN33
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock => process_3.IN1
clock => thirdClock.CLK
clock => counter2[0].CLK
clock => counter2[1].CLK
clock => counter2[2].CLK
clock => counter2[3].CLK
clock => counter2[4].CLK
clock => counter2[5].CLK
clock => counter2[6].CLK
clock => counter2[7].CLK
clock => counter2[8].CLK
clock => counter2[9].CLK
clock => counter2[10].CLK
clock => counter2[11].CLK
clock => counter2[12].CLK
clock => counter2[13].CLK
clock => counter2[14].CLK
clock => counter2[15].CLK
clock => counter2[16].CLK
clock => counter2[17].CLK
clock => counter2[18].CLK
clock => counter2[19].CLK
clock => counter2[20].CLK
clock => counter2[21].CLK
clock => counter2[22].CLK
clock => counter2[23].CLK
clock => counter2[24].CLK
clock => counter2[25].CLK
clock => counter2[26].CLK
clock => counter2[27].CLK
clock => counter2[28].CLK
clock => counter2[29].CLK
clock => counter2[30].CLK
clock => counter2[31].CLK
clock => secondClock.CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => counter[8].CLK
clock => counter[9].CLK
clock => counter[10].CLK
clock => counter[11].CLK
clock => counter[12].CLK
clock => counter[13].CLK
clock => counter[14].CLK
clock => counter[15].CLK
clock => counter[16].CLK
clock => counter[17].CLK
clock => counter[18].CLK
clock => counter[19].CLK
clock => counter[20].CLK
clock => counter[21].CLK
clock => counter[22].CLK
clock => counter[23].CLK
clock => counter[24].CLK
clock => counter[25].CLK
clock => counter[26].CLK
clock => counter[27].CLK
clock => counter[28].CLK
clock => counter[29].CLK
clock => counter[30].CLK
clock => counter[31].CLK
clock => flag.CLK
reset => counter[0].ACLR
reset => counter[1].ACLR
reset => counter[2].ACLR
reset => counter[3].ACLR
reset => counter[4].ACLR
reset => counter[5].ACLR
reset => counter[6].ACLR
reset => counter[7].ACLR
reset => counter[8].ACLR
reset => counter[9].ACLR
reset => counter[10].ACLR
reset => counter[11].ACLR
reset => counter[12].ACLR
reset => counter[13].ACLR
reset => counter[14].ACLR
reset => counter[15].ACLR
reset => counter[16].ACLR
reset => counter[17].ACLR
reset => counter[18].ACLR
reset => counter[19].ACLR
reset => counter[20].ACLR
reset => counter[21].ACLR
reset => counter[22].ACLR
reset => counter[23].ACLR
reset => counter[24].ACLR
reset => counter[25].ACLR
reset => counter[26].ACLR
reset => counter[27].ACLR
reset => counter[28].ACLR
reset => counter[29].ACLR
reset => counter[30].ACLR
reset => counter[31].ACLR
reset => counter2[0].ACLR
reset => counter2[1].ACLR
reset => counter2[2].ACLR
reset => counter2[3].ACLR
reset => counter2[4].ACLR
reset => counter2[5].ACLR
reset => counter2[6].ACLR
reset => counter2[7].ACLR
reset => counter2[8].ACLR
reset => counter2[9].ACLR
reset => counter2[10].ACLR
reset => counter2[11].ACLR
reset => counter2[12].ACLR
reset => counter2[13].ACLR
reset => counter2[14].ACLR
reset => counter2[15].ACLR
reset => counter2[16].ACLR
reset => counter2[17].ACLR
reset => counter2[18].ACLR
reset => counter2[19].ACLR
reset => counter2[20].ACLR
reset => counter2[21].ACLR
reset => counter2[22].ACLR
reset => counter2[23].ACLR
reset => counter2[24].ACLR
reset => counter2[25].ACLR
reset => counter2[26].ACLR
reset => counter2[27].ACLR
reset => counter2[28].ACLR
reset => counter2[29].ACLR
reset => counter2[30].ACLR
reset => counter2[31].ACLR
reset => rand[0].ACLR
reset => rand[1].ACLR
reset => rand[2].ACLR
reset => rand[3].ACLR
reset => rand[4].ACLR
reset => rand[5].ACLR
reset => rand[6].ACLR
reset => rand[7].ACLR
reset => rand[8].ACLR
reset => rand[9].ACLR
reset => rand[10].ACLR
reset => rand[11].ACLR
reset => rand[12].ACLR
reset => rand[13].ACLR
reset => rand[14].ACLR
reset => rand[15].ACLR
reset => rand[16].ACLR
reset => rand[17].ACLR
reset => rand[18].ACLR
reset => rand[19].ACLR
reset => rand[20].ACLR
reset => rand[21].ACLR
reset => rand[22].ACLR
reset => rand[23].ACLR
reset => rand[24].ACLR
reset => rand[25].ACLR
reset => rand[26].ACLR
reset => rand[27].ACLR
reset => rand[28].ACLR
reset => rand[29].ACLR
reset => rand[30].ACLR
reset => rand[31].ACLR
reset => counter3[0].ACLR
reset => counter3[1].ACLR
reset => counter3[2].ACLR
reset => counter3[3].ACLR
reset => counter3[4].ACLR
reset => counter3[5].ACLR
reset => counter3[6].ACLR
reset => counter3[7].ACLR
reset => counter3[8].ACLR
reset => counter3[9].ACLR
reset => counter3[10].ACLR
reset => counter3[11].ACLR
reset => counter3[12].ACLR
reset => counter3[13].ACLR
reset => counter3[14].ACLR
reset => counter3[15].ACLR
reset => counter3[16].ACLR
reset => counter3[17].ACLR
reset => counter3[18].ACLR
reset => counter3[19].ACLR
reset => counter3[20].ACLR
reset => counter3[21].ACLR
reset => counter3[22].ACLR
reset => counter3[23].ACLR
reset => counter3[24].ACLR
reset => counter3[25].ACLR
reset => counter3[26].ACLR
reset => counter3[27].ACLR
reset => counter3[28].ACLR
reset => counter3[29].ACLR
reset => counter3[30].ACLR
reset => counter3[31].ACLR
reset => secondClock.ENA
reset => thirdClock.ENA
reset => fourthClock.ENA


|Calculator|Keyboard:InputKeyboard
CLK => EDO.CLK
CLK => IND~reg0.CLK
CLK => IND_S.CLK
CLK => BOTON_PRES[0]~reg0.CLK
CLK => BOTON_PRES[1]~reg0.CLK
CLK => BOTON_PRES[2]~reg0.CLK
CLK => BOTON_PRES[3]~reg0.CLK
CLK => REG_BD[0].CLK
CLK => REG_BD[1].CLK
CLK => REG_BD[2].CLK
CLK => REG_BD[3].CLK
CLK => REG_BD[4].CLK
CLK => REG_BD[5].CLK
CLK => REG_BD[6].CLK
CLK => REG_BD[7].CLK
CLK => REG_BGA[0].CLK
CLK => REG_BGA[1].CLK
CLK => REG_BGA[2].CLK
CLK => REG_BGA[3].CLK
CLK => REG_BGA[4].CLK
CLK => REG_BGA[5].CLK
CLK => REG_BGA[6].CLK
CLK => REG_BGA[7].CLK
CLK => REG_B0[0].CLK
CLK => REG_B0[1].CLK
CLK => REG_B0[2].CLK
CLK => REG_B0[3].CLK
CLK => REG_B0[4].CLK
CLK => REG_B0[5].CLK
CLK => REG_B0[6].CLK
CLK => REG_B0[7].CLK
CLK => REG_BAS[0].CLK
CLK => REG_BAS[1].CLK
CLK => REG_BAS[2].CLK
CLK => REG_BAS[3].CLK
CLK => REG_BAS[4].CLK
CLK => REG_BAS[5].CLK
CLK => REG_BAS[6].CLK
CLK => REG_BAS[7].CLK
CLK => REG_BC[0].CLK
CLK => REG_BC[1].CLK
CLK => REG_BC[2].CLK
CLK => REG_BC[3].CLK
CLK => REG_BC[4].CLK
CLK => REG_BC[5].CLK
CLK => REG_BC[6].CLK
CLK => REG_BC[7].CLK
CLK => REG_B9[0].CLK
CLK => REG_B9[1].CLK
CLK => REG_B9[2].CLK
CLK => REG_B9[3].CLK
CLK => REG_B9[4].CLK
CLK => REG_B9[5].CLK
CLK => REG_B9[6].CLK
CLK => REG_B9[7].CLK
CLK => REG_B8[0].CLK
CLK => REG_B8[1].CLK
CLK => REG_B8[2].CLK
CLK => REG_B8[3].CLK
CLK => REG_B8[4].CLK
CLK => REG_B8[5].CLK
CLK => REG_B8[6].CLK
CLK => REG_B8[7].CLK
CLK => REG_B7[0].CLK
CLK => REG_B7[1].CLK
CLK => REG_B7[2].CLK
CLK => REG_B7[3].CLK
CLK => REG_B7[4].CLK
CLK => REG_B7[5].CLK
CLK => REG_B7[6].CLK
CLK => REG_B7[7].CLK
CLK => REG_BB[0].CLK
CLK => REG_BB[1].CLK
CLK => REG_BB[2].CLK
CLK => REG_BB[3].CLK
CLK => REG_BB[4].CLK
CLK => REG_BB[5].CLK
CLK => REG_BB[6].CLK
CLK => REG_BB[7].CLK
CLK => REG_B6[0].CLK
CLK => REG_B6[1].CLK
CLK => REG_B6[2].CLK
CLK => REG_B6[3].CLK
CLK => REG_B6[4].CLK
CLK => REG_B6[5].CLK
CLK => REG_B6[6].CLK
CLK => REG_B6[7].CLK
CLK => REG_B5[0].CLK
CLK => REG_B5[1].CLK
CLK => REG_B5[2].CLK
CLK => REG_B5[3].CLK
CLK => REG_B5[4].CLK
CLK => REG_B5[5].CLK
CLK => REG_B5[6].CLK
CLK => REG_B5[7].CLK
CLK => REG_B4[0].CLK
CLK => REG_B4[1].CLK
CLK => REG_B4[2].CLK
CLK => REG_B4[3].CLK
CLK => REG_B4[4].CLK
CLK => REG_B4[5].CLK
CLK => REG_B4[6].CLK
CLK => REG_B4[7].CLK
CLK => REG_BA[0].CLK
CLK => REG_BA[1].CLK
CLK => REG_BA[2].CLK
CLK => REG_BA[3].CLK
CLK => REG_BA[4].CLK
CLK => REG_BA[5].CLK
CLK => REG_BA[6].CLK
CLK => REG_BA[7].CLK
CLK => REG_B3[0].CLK
CLK => REG_B3[1].CLK
CLK => REG_B3[2].CLK
CLK => REG_B3[3].CLK
CLK => REG_B3[4].CLK
CLK => REG_B3[5].CLK
CLK => REG_B3[6].CLK
CLK => REG_B3[7].CLK
CLK => REG_B2[0].CLK
CLK => REG_B2[1].CLK
CLK => REG_B2[2].CLK
CLK => REG_B2[3].CLK
CLK => REG_B2[4].CLK
CLK => REG_B2[5].CLK
CLK => REG_B2[6].CLK
CLK => REG_B2[7].CLK
CLK => REG_B1[0].CLK
CLK => REG_B1[1].CLK
CLK => REG_B1[2].CLK
CLK => REG_B1[3].CLK
CLK => REG_B1[4].CLK
CLK => REG_B1[5].CLK
CLK => REG_B1[6].CLK
CLK => REG_B1[7].CLK
CLK => FILA[0].CLK
CLK => FILA[1].CLK
CLK => BANDERA2.CLK
CLK => CONTA_10MS[0].CLK
CLK => CONTA_10MS[1].CLK
CLK => CONTA_10MS[2].CLK
CLK => CONTA_10MS[3].CLK
CLK => CONTA_10MS[4].CLK
CLK => CONTA_10MS[5].CLK
CLK => CONTA_10MS[6].CLK
CLK => CONTA_10MS[7].CLK
CLK => CONTA_10MS[8].CLK
CLK => CONTA_10MS[9].CLK
CLK => CONTA_10MS[10].CLK
CLK => CONTA_10MS[11].CLK
CLK => CONTA_10MS[12].CLK
CLK => CONTA_10MS[13].CLK
CLK => CONTA_10MS[14].CLK
CLK => CONTA_10MS[15].CLK
CLK => CONTA_10MS[16].CLK
CLK => CONTA_10MS[17].CLK
CLK => CONTA_10MS[18].CLK
CLK => BANDERA.CLK
CLK => CONTA_1MS[0].CLK
CLK => CONTA_1MS[1].CLK
CLK => CONTA_1MS[2].CLK
CLK => CONTA_1MS[3].CLK
CLK => CONTA_1MS[4].CLK
CLK => CONTA_1MS[5].CLK
CLK => CONTA_1MS[6].CLK
CLK => CONTA_1MS[7].CLK
CLK => CONTA_1MS[8].CLK
CLK => CONTA_1MS[9].CLK
CLK => CONTA_1MS[10].CLK
CLK => CONTA_1MS[11].CLK
CLK => CONTA_1MS[12].CLK
CLK => CONTA_1MS[13].CLK
CLK => CONTA_1MS[14].CLK
CLK => CONTA_1MS[15].CLK
COLUMNAS[0] => REG_BA.DATAB
COLUMNAS[0] => REG_BB.DATAB
COLUMNAS[0] => REG_BC.DATAB
COLUMNAS[0] => REG_BD.DATAB
COLUMNAS[1] => REG_B3.DATAB
COLUMNAS[1] => REG_B6.DATAB
COLUMNAS[1] => REG_B9.DATAB
COLUMNAS[1] => REG_BGA.DATAB
COLUMNAS[2] => REG_B2.DATAB
COLUMNAS[2] => REG_B5.DATAB
COLUMNAS[2] => REG_B8.DATAB
COLUMNAS[2] => REG_B0.DATAB
COLUMNAS[3] => REG_B1.DATAB
COLUMNAS[3] => REG_B4.DATAB
COLUMNAS[3] => REG_B7.DATAB
COLUMNAS[3] => REG_BAS.DATAB
FILAS[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
FILAS[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
FILAS[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
FILAS[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
BOTON_PRES[0] <= BOTON_PRES[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOTON_PRES[1] <= BOTON_PRES[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOTON_PRES[2] <= BOTON_PRES[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
BOTON_PRES[3] <= BOTON_PRES[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IND <= IND~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|RAM:RAM_1
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[0] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[1] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[2] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
dataIn[3] => tempRAM.DATAB
direction[0] => Decoder0.IN3
direction[0] => Mux0.IN3
direction[0] => Mux1.IN3
direction[0] => Mux2.IN3
direction[0] => Mux3.IN3
direction[1] => Decoder0.IN2
direction[1] => Mux0.IN2
direction[1] => Mux1.IN2
direction[1] => Mux2.IN2
direction[1] => Mux3.IN2
direction[2] => Decoder0.IN1
direction[2] => Mux0.IN1
direction[2] => Mux1.IN1
direction[2] => Mux2.IN1
direction[2] => Mux3.IN1
direction[3] => Decoder0.IN0
direction[3] => Mux0.IN0
direction[3] => Mux1.IN0
direction[3] => Mux2.IN0
direction[3] => Mux3.IN0
direction[4] => ~NO_FANOUT~
direction[5] => ~NO_FANOUT~
direction[6] => ~NO_FANOUT~
direction[7] => ~NO_FANOUT~
direction[8] => ~NO_FANOUT~
direction[9] => ~NO_FANOUT~
direction[10] => ~NO_FANOUT~
direction[11] => ~NO_FANOUT~
direction[12] => ~NO_FANOUT~
direction[13] => ~NO_FANOUT~
direction[14] => ~NO_FANOUT~
direction[15] => ~NO_FANOUT~
direction[16] => ~NO_FANOUT~
direction[17] => ~NO_FANOUT~
direction[18] => ~NO_FANOUT~
direction[19] => ~NO_FANOUT~
direction[20] => ~NO_FANOUT~
direction[21] => ~NO_FANOUT~
direction[22] => ~NO_FANOUT~
direction[23] => ~NO_FANOUT~
direction[24] => ~NO_FANOUT~
direction[25] => ~NO_FANOUT~
direction[26] => ~NO_FANOUT~
direction[27] => ~NO_FANOUT~
direction[28] => ~NO_FANOUT~
direction[29] => ~NO_FANOUT~
direction[30] => ~NO_FANOUT~
direction[31] => ~NO_FANOUT~
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
we => tempRAM[0][3].ENA
we => tempRAM[0][2].ENA
we => tempRAM[0][1].ENA
we => tempRAM[0][0].ENA
we => tempRAM[1][3].ENA
we => tempRAM[1][2].ENA
we => tempRAM[1][1].ENA
we => tempRAM[1][0].ENA
we => tempRAM[2][3].ENA
we => tempRAM[2][2].ENA
we => tempRAM[2][1].ENA
we => tempRAM[2][0].ENA
we => tempRAM[3][3].ENA
we => tempRAM[3][2].ENA
we => tempRAM[3][1].ENA
we => tempRAM[3][0].ENA
we => tempRAM[4][3].ENA
we => tempRAM[4][2].ENA
we => tempRAM[4][1].ENA
we => tempRAM[4][0].ENA
we => tempRAM[5][3].ENA
we => tempRAM[5][2].ENA
we => tempRAM[5][1].ENA
we => tempRAM[5][0].ENA
we => tempRAM[6][3].ENA
we => tempRAM[6][2].ENA
we => tempRAM[6][1].ENA
we => tempRAM[6][0].ENA
we => tempRAM[7][3].ENA
we => tempRAM[7][2].ENA
we => tempRAM[7][1].ENA
we => tempRAM[7][0].ENA
we => tempRAM[8][3].ENA
we => tempRAM[8][2].ENA
we => tempRAM[8][1].ENA
we => tempRAM[8][0].ENA
we => tempRAM[9][3].ENA
we => tempRAM[9][2].ENA
we => tempRAM[9][1].ENA
we => tempRAM[9][0].ENA
we => tempRAM[10][3].ENA
we => tempRAM[10][2].ENA
we => tempRAM[10][1].ENA
we => tempRAM[10][0].ENA
we => tempRAM[11][3].ENA
we => tempRAM[11][2].ENA
we => tempRAM[11][1].ENA
we => tempRAM[11][0].ENA
we => tempRAM[12][3].ENA
we => tempRAM[12][2].ENA
we => tempRAM[12][1].ENA
we => tempRAM[12][0].ENA
we => tempRAM[13][3].ENA
we => tempRAM[13][2].ENA
we => tempRAM[13][1].ENA
we => tempRAM[13][0].ENA
we => tempRAM[14][3].ENA
we => tempRAM[14][2].ENA
we => tempRAM[14][1].ENA
we => tempRAM[14][0].ENA
we => tempRAM[15][3].ENA
we => tempRAM[15][2].ENA
we => tempRAM[15][1].ENA
we => tempRAM[15][0].ENA
clock => dataOut[0]~reg0.CLK
clock => dataOut[1]~reg0.CLK
clock => dataOut[2]~reg0.CLK
clock => dataOut[3]~reg0.CLK
clock => tempRAM[15][0].CLK
clock => tempRAM[15][1].CLK
clock => tempRAM[15][2].CLK
clock => tempRAM[15][3].CLK
clock => tempRAM[14][0].CLK
clock => tempRAM[14][1].CLK
clock => tempRAM[14][2].CLK
clock => tempRAM[14][3].CLK
clock => tempRAM[13][0].CLK
clock => tempRAM[13][1].CLK
clock => tempRAM[13][2].CLK
clock => tempRAM[13][3].CLK
clock => tempRAM[12][0].CLK
clock => tempRAM[12][1].CLK
clock => tempRAM[12][2].CLK
clock => tempRAM[12][3].CLK
clock => tempRAM[11][0].CLK
clock => tempRAM[11][1].CLK
clock => tempRAM[11][2].CLK
clock => tempRAM[11][3].CLK
clock => tempRAM[10][0].CLK
clock => tempRAM[10][1].CLK
clock => tempRAM[10][2].CLK
clock => tempRAM[10][3].CLK
clock => tempRAM[9][0].CLK
clock => tempRAM[9][1].CLK
clock => tempRAM[9][2].CLK
clock => tempRAM[9][3].CLK
clock => tempRAM[8][0].CLK
clock => tempRAM[8][1].CLK
clock => tempRAM[8][2].CLK
clock => tempRAM[8][3].CLK
clock => tempRAM[7][0].CLK
clock => tempRAM[7][1].CLK
clock => tempRAM[7][2].CLK
clock => tempRAM[7][3].CLK
clock => tempRAM[6][0].CLK
clock => tempRAM[6][1].CLK
clock => tempRAM[6][2].CLK
clock => tempRAM[6][3].CLK
clock => tempRAM[5][0].CLK
clock => tempRAM[5][1].CLK
clock => tempRAM[5][2].CLK
clock => tempRAM[5][3].CLK
clock => tempRAM[4][0].CLK
clock => tempRAM[4][1].CLK
clock => tempRAM[4][2].CLK
clock => tempRAM[4][3].CLK
clock => tempRAM[3][0].CLK
clock => tempRAM[3][1].CLK
clock => tempRAM[3][2].CLK
clock => tempRAM[3][3].CLK
clock => tempRAM[2][0].CLK
clock => tempRAM[2][1].CLK
clock => tempRAM[2][2].CLK
clock => tempRAM[2][3].CLK
clock => tempRAM[1][0].CLK
clock => tempRAM[1][1].CLK
clock => tempRAM[1][2].CLK
clock => tempRAM[1][3].CLK
clock => tempRAM[0][0].CLK
clock => tempRAM[0][1].CLK
clock => tempRAM[0][2].CLK
clock => tempRAM[0][3].CLK
reset => process_0.IN0
resetLogic => process_0.IN1


|Calculator|LCD:DisplayLCD
clk => line.CLK
clk => ptr[0].CLK
clk => ptr[1].CLK
clk => ptr[2].CLK
clk => ptr[3].CLK
clk => ptr[4].CLK
clk => e~reg0.CLK
clk => lcd_data[0]~reg0.CLK
clk => lcd_data[1]~reg0.CLK
clk => lcd_data[2]~reg0.CLK
clk => lcd_data[3]~reg0.CLK
clk => lcd_data[4]~reg0.CLK
clk => lcd_data[5]~reg0.CLK
clk => lcd_data[6]~reg0.CLK
clk => lcd_data[7]~reg0.CLK
clk => rw~reg0.CLK
clk => rs~reg0.CLK
clk => clk_count[0].CLK
clk => clk_count[1].CLK
clk => clk_count[2].CLK
clk => clk_count[3].CLK
clk => clk_count[4].CLK
clk => clk_count[5].CLK
clk => clk_count[6].CLK
clk => clk_count[7].CLK
clk => clk_count[8].CLK
clk => clk_count[9].CLK
clk => clk_count[10].CLK
clk => clk_count[11].CLK
clk => clk_count[12].CLK
clk => clk_count[13].CLK
clk => clk_count[14].CLK
clk => clk_count[15].CLK
clk => clk_count[16].CLK
clk => clk_count[17].CLK
clk => clk_count[18].CLK
clk => clk_count[19].CLK
clk => clk_count[20].CLK
clk => clk_count[21].CLK
clk => clk_count[22].CLK
clk => clk_count[23].CLK
clk => clk_count[24].CLK
clk => clk_count[25].CLK
clk => clk_count[26].CLK
clk => clk_count[27].CLK
clk => clk_count[28].CLK
clk => clk_count[29].CLK
clk => clk_count[30].CLK
clk => clk_count[31].CLK
clk => state~1.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
rw <= rw~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs <= rs~reg0.DB_MAX_OUTPUT_PORT_TYPE
e <= e~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[0] <= lcd_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[1] <= lcd_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[2] <= lcd_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[3] <= lcd_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[4] <= lcd_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[5] <= lcd_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[6] <= lcd_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
lcd_data[7] <= lcd_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
line1_buffer[0] => Mux7.IN130
line1_buffer[1] => Mux6.IN130
line1_buffer[2] => Mux5.IN130
line1_buffer[3] => Mux4.IN130
line1_buffer[4] => Mux3.IN130
line1_buffer[5] => Mux2.IN130
line1_buffer[6] => Mux1.IN130
line1_buffer[7] => Mux0.IN130
line1_buffer[8] => Mux7.IN122
line1_buffer[9] => Mux6.IN122
line1_buffer[10] => Mux5.IN122
line1_buffer[11] => Mux4.IN122
line1_buffer[12] => Mux3.IN122
line1_buffer[13] => Mux2.IN122
line1_buffer[14] => Mux1.IN122
line1_buffer[15] => Mux0.IN122
line1_buffer[16] => Mux7.IN114
line1_buffer[17] => Mux6.IN114
line1_buffer[18] => Mux5.IN114
line1_buffer[19] => Mux4.IN114
line1_buffer[20] => Mux3.IN114
line1_buffer[21] => Mux2.IN114
line1_buffer[22] => Mux1.IN114
line1_buffer[23] => Mux0.IN114
line1_buffer[24] => Mux7.IN106
line1_buffer[25] => Mux6.IN106
line1_buffer[26] => Mux5.IN106
line1_buffer[27] => Mux4.IN106
line1_buffer[28] => Mux3.IN106
line1_buffer[29] => Mux2.IN106
line1_buffer[30] => Mux1.IN106
line1_buffer[31] => Mux0.IN106
line1_buffer[32] => Mux7.IN98
line1_buffer[33] => Mux6.IN98
line1_buffer[34] => Mux5.IN98
line1_buffer[35] => Mux4.IN98
line1_buffer[36] => Mux3.IN98
line1_buffer[37] => Mux2.IN98
line1_buffer[38] => Mux1.IN98
line1_buffer[39] => Mux0.IN98
line1_buffer[40] => Mux7.IN90
line1_buffer[41] => Mux6.IN90
line1_buffer[42] => Mux5.IN90
line1_buffer[43] => Mux4.IN90
line1_buffer[44] => Mux3.IN90
line1_buffer[45] => Mux2.IN90
line1_buffer[46] => Mux1.IN90
line1_buffer[47] => Mux0.IN90
line1_buffer[48] => Mux7.IN82
line1_buffer[49] => Mux6.IN82
line1_buffer[50] => Mux5.IN82
line1_buffer[51] => Mux4.IN82
line1_buffer[52] => Mux3.IN82
line1_buffer[53] => Mux2.IN82
line1_buffer[54] => Mux1.IN82
line1_buffer[55] => Mux0.IN82
line1_buffer[56] => Mux7.IN74
line1_buffer[57] => Mux6.IN74
line1_buffer[58] => Mux5.IN74
line1_buffer[59] => Mux4.IN74
line1_buffer[60] => Mux3.IN74
line1_buffer[61] => Mux2.IN74
line1_buffer[62] => Mux1.IN74
line1_buffer[63] => Mux0.IN74
line1_buffer[64] => Mux7.IN66
line1_buffer[65] => Mux6.IN66
line1_buffer[66] => Mux5.IN66
line1_buffer[67] => Mux4.IN66
line1_buffer[68] => Mux3.IN66
line1_buffer[69] => Mux2.IN66
line1_buffer[70] => Mux1.IN66
line1_buffer[71] => Mux0.IN66
line1_buffer[72] => Mux7.IN58
line1_buffer[73] => Mux6.IN58
line1_buffer[74] => Mux5.IN58
line1_buffer[75] => Mux4.IN58
line1_buffer[76] => Mux3.IN58
line1_buffer[77] => Mux2.IN58
line1_buffer[78] => Mux1.IN58
line1_buffer[79] => Mux0.IN58
line1_buffer[80] => Mux7.IN50
line1_buffer[81] => Mux6.IN50
line1_buffer[82] => Mux5.IN50
line1_buffer[83] => Mux4.IN50
line1_buffer[84] => Mux3.IN50
line1_buffer[85] => Mux2.IN50
line1_buffer[86] => Mux1.IN50
line1_buffer[87] => Mux0.IN50
line1_buffer[88] => Mux7.IN42
line1_buffer[89] => Mux6.IN42
line1_buffer[90] => Mux5.IN42
line1_buffer[91] => Mux4.IN42
line1_buffer[92] => Mux3.IN42
line1_buffer[93] => Mux2.IN42
line1_buffer[94] => Mux1.IN42
line1_buffer[95] => Mux0.IN42
line1_buffer[96] => Mux7.IN34
line1_buffer[97] => Mux6.IN34
line1_buffer[98] => Mux5.IN34
line1_buffer[99] => Mux4.IN34
line1_buffer[100] => Mux3.IN34
line1_buffer[101] => Mux2.IN34
line1_buffer[102] => Mux1.IN34
line1_buffer[103] => Mux0.IN34
line1_buffer[104] => Mux7.IN26
line1_buffer[105] => Mux6.IN26
line1_buffer[106] => Mux5.IN26
line1_buffer[107] => Mux4.IN26
line1_buffer[108] => Mux3.IN26
line1_buffer[109] => Mux2.IN26
line1_buffer[110] => Mux1.IN26
line1_buffer[111] => Mux0.IN26
line1_buffer[112] => Mux7.IN18
line1_buffer[113] => Mux6.IN18
line1_buffer[114] => Mux5.IN18
line1_buffer[115] => Mux4.IN18
line1_buffer[116] => Mux3.IN18
line1_buffer[117] => Mux2.IN18
line1_buffer[118] => Mux1.IN18
line1_buffer[119] => Mux0.IN18
line1_buffer[120] => Mux7.IN10
line1_buffer[121] => Mux6.IN10
line1_buffer[122] => Mux5.IN10
line1_buffer[123] => Mux4.IN10
line1_buffer[124] => Mux3.IN10
line1_buffer[125] => Mux2.IN10
line1_buffer[126] => Mux1.IN10
line1_buffer[127] => Mux0.IN10
line2_buffer[0] => Mux15.IN130
line2_buffer[1] => Mux14.IN130
line2_buffer[2] => Mux13.IN130
line2_buffer[3] => Mux12.IN130
line2_buffer[4] => Mux11.IN130
line2_buffer[5] => Mux10.IN130
line2_buffer[6] => Mux9.IN130
line2_buffer[7] => Mux8.IN130
line2_buffer[8] => Mux15.IN122
line2_buffer[9] => Mux14.IN122
line2_buffer[10] => Mux13.IN122
line2_buffer[11] => Mux12.IN122
line2_buffer[12] => Mux11.IN122
line2_buffer[13] => Mux10.IN122
line2_buffer[14] => Mux9.IN122
line2_buffer[15] => Mux8.IN122
line2_buffer[16] => Mux15.IN114
line2_buffer[17] => Mux14.IN114
line2_buffer[18] => Mux13.IN114
line2_buffer[19] => Mux12.IN114
line2_buffer[20] => Mux11.IN114
line2_buffer[21] => Mux10.IN114
line2_buffer[22] => Mux9.IN114
line2_buffer[23] => Mux8.IN114
line2_buffer[24] => Mux15.IN106
line2_buffer[25] => Mux14.IN106
line2_buffer[26] => Mux13.IN106
line2_buffer[27] => Mux12.IN106
line2_buffer[28] => Mux11.IN106
line2_buffer[29] => Mux10.IN106
line2_buffer[30] => Mux9.IN106
line2_buffer[31] => Mux8.IN106
line2_buffer[32] => Mux15.IN98
line2_buffer[33] => Mux14.IN98
line2_buffer[34] => Mux13.IN98
line2_buffer[35] => Mux12.IN98
line2_buffer[36] => Mux11.IN98
line2_buffer[37] => Mux10.IN98
line2_buffer[38] => Mux9.IN98
line2_buffer[39] => Mux8.IN98
line2_buffer[40] => Mux15.IN90
line2_buffer[41] => Mux14.IN90
line2_buffer[42] => Mux13.IN90
line2_buffer[43] => Mux12.IN90
line2_buffer[44] => Mux11.IN90
line2_buffer[45] => Mux10.IN90
line2_buffer[46] => Mux9.IN90
line2_buffer[47] => Mux8.IN90
line2_buffer[48] => Mux15.IN82
line2_buffer[49] => Mux14.IN82
line2_buffer[50] => Mux13.IN82
line2_buffer[51] => Mux12.IN82
line2_buffer[52] => Mux11.IN82
line2_buffer[53] => Mux10.IN82
line2_buffer[54] => Mux9.IN82
line2_buffer[55] => Mux8.IN82
line2_buffer[56] => Mux15.IN74
line2_buffer[57] => Mux14.IN74
line2_buffer[58] => Mux13.IN74
line2_buffer[59] => Mux12.IN74
line2_buffer[60] => Mux11.IN74
line2_buffer[61] => Mux10.IN74
line2_buffer[62] => Mux9.IN74
line2_buffer[63] => Mux8.IN74
line2_buffer[64] => Mux15.IN66
line2_buffer[65] => Mux14.IN66
line2_buffer[66] => Mux13.IN66
line2_buffer[67] => Mux12.IN66
line2_buffer[68] => Mux11.IN66
line2_buffer[69] => Mux10.IN66
line2_buffer[70] => Mux9.IN66
line2_buffer[71] => Mux8.IN66
line2_buffer[72] => Mux15.IN58
line2_buffer[73] => Mux14.IN58
line2_buffer[74] => Mux13.IN58
line2_buffer[75] => Mux12.IN58
line2_buffer[76] => Mux11.IN58
line2_buffer[77] => Mux10.IN58
line2_buffer[78] => Mux9.IN58
line2_buffer[79] => Mux8.IN58
line2_buffer[80] => Mux15.IN50
line2_buffer[81] => Mux14.IN50
line2_buffer[82] => Mux13.IN50
line2_buffer[83] => Mux12.IN50
line2_buffer[84] => Mux11.IN50
line2_buffer[85] => Mux10.IN50
line2_buffer[86] => Mux9.IN50
line2_buffer[87] => Mux8.IN50
line2_buffer[88] => Mux15.IN42
line2_buffer[89] => Mux14.IN42
line2_buffer[90] => Mux13.IN42
line2_buffer[91] => Mux12.IN42
line2_buffer[92] => Mux11.IN42
line2_buffer[93] => Mux10.IN42
line2_buffer[94] => Mux9.IN42
line2_buffer[95] => Mux8.IN42
line2_buffer[96] => Mux15.IN34
line2_buffer[97] => Mux14.IN34
line2_buffer[98] => Mux13.IN34
line2_buffer[99] => Mux12.IN34
line2_buffer[100] => Mux11.IN34
line2_buffer[101] => Mux10.IN34
line2_buffer[102] => Mux9.IN34
line2_buffer[103] => Mux8.IN34
line2_buffer[104] => Mux15.IN26
line2_buffer[105] => Mux14.IN26
line2_buffer[106] => Mux13.IN26
line2_buffer[107] => Mux12.IN26
line2_buffer[108] => Mux11.IN26
line2_buffer[109] => Mux10.IN26
line2_buffer[110] => Mux9.IN26
line2_buffer[111] => Mux8.IN26
line2_buffer[112] => Mux15.IN18
line2_buffer[113] => Mux14.IN18
line2_buffer[114] => Mux13.IN18
line2_buffer[115] => Mux12.IN18
line2_buffer[116] => Mux11.IN18
line2_buffer[117] => Mux10.IN18
line2_buffer[118] => Mux9.IN18
line2_buffer[119] => Mux8.IN18
line2_buffer[120] => Mux15.IN10
line2_buffer[121] => Mux14.IN10
line2_buffer[122] => Mux13.IN10
line2_buffer[123] => Mux12.IN10
line2_buffer[124] => Mux11.IN10
line2_buffer[125] => Mux10.IN10
line2_buffer[126] => Mux9.IN10
line2_buffer[127] => Mux8.IN10


|Calculator|Display:Display4Dig
clk => ~NO_FANOUT~
reset => ~NO_FANOUT~
number[0] => Mux0.IN19
number[0] => Mux1.IN19
number[0] => Mux2.IN19
number[0] => Mux3.IN19
number[0] => Mux4.IN19
number[0] => Mux5.IN19
number[0] => Mux6.IN19
number[1] => Mux0.IN18
number[1] => Mux1.IN18
number[1] => Mux2.IN18
number[1] => Mux3.IN18
number[1] => Mux4.IN18
number[1] => Mux5.IN18
number[1] => Mux6.IN18
number[2] => Mux0.IN17
number[2] => Mux1.IN17
number[2] => Mux2.IN17
number[2] => Mux3.IN17
number[2] => Mux4.IN17
number[2] => Mux5.IN17
number[2] => Mux6.IN17
number[3] => Mux0.IN16
number[3] => Mux1.IN16
number[3] => Mux2.IN16
number[3] => Mux3.IN16
number[3] => Mux4.IN16
number[3] => Mux5.IN16
number[3] => Mux6.IN16
segments[0] <= <VCC>
segments[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
anodes[0] <= <GND>
anodes[1] <= <VCC>
anodes[2] <= <VCC>
anodes[3] <= <VCC>


|Calculator|Converter:ConverterRAM
multiplier[0] => Mult0.IN32
multiplier[1] => Mult0.IN31
multiplier[2] => Mult0.IN30
multiplier[3] => Mult0.IN29
multiplier[4] => Mult0.IN28
multiplier[5] => Mult0.IN27
multiplier[6] => Mult0.IN26
multiplier[7] => Mult0.IN25
multiplier[8] => Mult0.IN24
multiplier[9] => Mult0.IN23
multiplier[10] => Mult0.IN22
multiplier[11] => Mult0.IN21
multiplier[12] => Mult0.IN20
multiplier[13] => Mult0.IN19
multiplier[14] => Mult0.IN18
multiplier[15] => Mult0.IN17
multiplier[16] => Mult0.IN16
multiplier[17] => Mult0.IN15
multiplier[18] => Mult0.IN14
multiplier[19] => Mult0.IN13
multiplier[20] => Mult0.IN12
multiplier[21] => Mult0.IN11
multiplier[22] => Mult0.IN10
multiplier[23] => Mult0.IN9
multiplier[24] => Mult0.IN8
multiplier[25] => Mult0.IN7
multiplier[26] => Mult0.IN6
multiplier[27] => Mult0.IN5
multiplier[28] => Mult0.IN4
multiplier[29] => Mult0.IN3
multiplier[30] => Mult0.IN2
multiplier[31] => Mult0.IN1
clock => result[0]~reg0.CLK
clock => result[1]~reg0.CLK
clock => result[2]~reg0.CLK
clock => result[3]~reg0.CLK
clock => result[4]~reg0.CLK
clock => result[5]~reg0.CLK
clock => result[6]~reg0.CLK
clock => result[7]~reg0.CLK
clock => result[8]~reg0.CLK
clock => result[9]~reg0.CLK
clock => result[10]~reg0.CLK
clock => result[11]~reg0.CLK
clock => result[12]~reg0.CLK
clock => result[13]~reg0.CLK
clock => result[14]~reg0.CLK
clock => result[15]~reg0.CLK
clock => result[16]~reg0.CLK
clock => result[17]~reg0.CLK
clock => result[18]~reg0.CLK
clock => result[19]~reg0.CLK
clock => result[20]~reg0.CLK
clock => result[21]~reg0.CLK
clock => result[22]~reg0.CLK
clock => result[23]~reg0.CLK
clock => result[24]~reg0.CLK
clock => result[25]~reg0.CLK
clock => result[26]~reg0.CLK
clock => result[27]~reg0.CLK
clock => result[28]~reg0.CLK
clock => result[29]~reg0.CLK
clock => result[30]~reg0.CLK
clock => result[31]~reg0.CLK
clock => B[0].CLK
clock => B[1].CLK
clock => B[2].CLK
clock => B[3].CLK
clock => B[4].CLK
clock => B[5].CLK
clock => B[6].CLK
clock => B[7].CLK
clock => B[8].CLK
clock => B[9].CLK
clock => B[10].CLK
clock => B[11].CLK
clock => B[12].CLK
clock => B[13].CLK
clock => B[14].CLK
clock => B[15].CLK
clock => B[16].CLK
clock => B[17].CLK
clock => B[18].CLK
clock => B[19].CLK
clock => B[20].CLK
clock => B[21].CLK
clock => B[22].CLK
clock => B[23].CLK
clock => B[24].CLK
clock => B[25].CLK
clock => B[26].CLK
clock => B[27].CLK
clock => B[28].CLK
clock => B[29].CLK
clock => B[30].CLK
clock => B[31].CLK
clock => A[0].CLK
clock => A[1].CLK
clock => A[2].CLK
clock => A[3].CLK
clock => A[4].CLK
clock => A[5].CLK
clock => A[6].CLK
clock => A[7].CLK
clock => A[8].CLK
clock => A[9].CLK
clock => A[10].CLK
clock => A[11].CLK
clock => A[12].CLK
clock => A[13].CLK
clock => A[14].CLK
clock => A[15].CLK
clock => A[16].CLK
clock => A[17].CLK
clock => A[18].CLK
clock => A[19].CLK
clock => A[20].CLK
clock => A[21].CLK
clock => A[22].CLK
clock => A[23].CLK
clock => A[24].CLK
clock => A[25].CLK
clock => A[26].CLK
clock => A[27].CLK
clock => A[28].CLK
clock => A[29].CLK
clock => A[30].CLK
clock => A[31].CLK
numberConvert[0] => Mult0.IN36
numberConvert[1] => Mult0.IN35
numberConvert[2] => Mult0.IN34
numberConvert[3] => Mult0.IN33
preNumber[0] => A[0].DATAIN
preNumber[1] => A[1].DATAIN
preNumber[2] => A[2].DATAIN
preNumber[3] => A[3].DATAIN
preNumber[4] => A[4].DATAIN
preNumber[5] => A[5].DATAIN
preNumber[6] => A[6].DATAIN
preNumber[7] => A[7].DATAIN
preNumber[8] => A[8].DATAIN
preNumber[9] => A[9].DATAIN
preNumber[10] => A[10].DATAIN
preNumber[11] => A[11].DATAIN
preNumber[12] => A[12].DATAIN
preNumber[13] => A[13].DATAIN
preNumber[14] => A[14].DATAIN
preNumber[15] => A[15].DATAIN
preNumber[16] => A[16].DATAIN
preNumber[17] => A[17].DATAIN
preNumber[18] => A[18].DATAIN
preNumber[19] => A[19].DATAIN
preNumber[20] => A[20].DATAIN
preNumber[21] => A[21].DATAIN
preNumber[22] => A[22].DATAIN
preNumber[23] => A[23].DATAIN
preNumber[24] => A[24].DATAIN
preNumber[25] => A[25].DATAIN
preNumber[26] => A[26].DATAIN
preNumber[27] => A[27].DATAIN
preNumber[28] => A[28].DATAIN
preNumber[29] => A[29].DATAIN
preNumber[30] => A[30].DATAIN
preNumber[31] => A[31].DATAIN
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|BinaryToBCD:BinaryBCD
input[0] => Div0.IN36
input[0] => Div1.IN33
input[0] => Div2.IN29
input[0] => Div3.IN26
input[0] => Div4.IN23
input[0] => Mod5.IN39
input[1] => Div0.IN35
input[1] => Div1.IN32
input[1] => Div2.IN28
input[1] => Div3.IN25
input[1] => Div4.IN22
input[1] => Mod5.IN38
input[2] => Div0.IN34
input[2] => Div1.IN31
input[2] => Div2.IN27
input[2] => Div3.IN24
input[2] => Div4.IN21
input[2] => Mod5.IN37
input[3] => Div0.IN33
input[3] => Div1.IN30
input[3] => Div2.IN26
input[3] => Div3.IN23
input[3] => Div4.IN20
input[3] => Mod5.IN36
input[4] => Div0.IN32
input[4] => Div1.IN29
input[4] => Div2.IN25
input[4] => Div3.IN22
input[4] => Div4.IN19
input[4] => Mod5.IN35
input[5] => Div0.IN31
input[5] => Div1.IN28
input[5] => Div2.IN24
input[5] => Div3.IN21
input[5] => Div4.IN18
input[5] => Mod5.IN34
input[6] => Div0.IN30
input[6] => Div1.IN27
input[6] => Div2.IN23
input[6] => Div3.IN20
input[6] => Div4.IN17
input[6] => Mod5.IN33
input[7] => Div0.IN29
input[7] => Div1.IN26
input[7] => Div2.IN22
input[7] => Div3.IN19
input[7] => Div4.IN16
input[7] => Mod5.IN32
input[8] => Div0.IN28
input[8] => Div1.IN25
input[8] => Div2.IN21
input[8] => Div3.IN18
input[8] => Div4.IN15
input[8] => Mod5.IN31
input[9] => Div0.IN27
input[9] => Div1.IN24
input[9] => Div2.IN20
input[9] => Div3.IN17
input[9] => Div4.IN14
input[9] => Mod5.IN30
input[10] => Div0.IN26
input[10] => Div1.IN23
input[10] => Div2.IN19
input[10] => Div3.IN16
input[10] => Div4.IN13
input[10] => Mod5.IN29
input[11] => Div0.IN25
input[11] => Div1.IN22
input[11] => Div2.IN18
input[11] => Div3.IN15
input[11] => Div4.IN12
input[11] => Mod5.IN28
input[12] => Div0.IN24
input[12] => Div1.IN21
input[12] => Div2.IN17
input[12] => Div3.IN14
input[12] => Div4.IN11
input[12] => Mod5.IN27
input[13] => Div0.IN23
input[13] => Div1.IN20
input[13] => Div2.IN16
input[13] => Div3.IN13
input[13] => Div4.IN10
input[13] => Mod5.IN26
input[14] => Div0.IN22
input[14] => Div1.IN19
input[14] => Div2.IN15
input[14] => Div3.IN12
input[14] => Div4.IN9
input[14] => Mod5.IN25
input[15] => Div0.IN21
input[15] => Div1.IN18
input[15] => Div2.IN14
input[15] => Div3.IN11
input[15] => Div4.IN8
input[15] => Mod5.IN24
input[16] => Div0.IN20
input[16] => Div1.IN17
input[16] => Div2.IN13
input[16] => Div3.IN10
input[16] => Div4.IN7
input[16] => Mod5.IN23
input[17] => Div0.IN19
input[17] => Div1.IN16
input[17] => Div2.IN12
input[17] => Div3.IN9
input[17] => Div4.IN6
input[17] => Mod5.IN22
input[18] => Div0.IN18
input[18] => Div1.IN15
input[18] => Div2.IN11
input[18] => Div3.IN8
input[18] => Div4.IN5
input[18] => Mod5.IN21
input[19] => Div0.IN17
input[19] => Div1.IN14
input[19] => Div2.IN10
input[19] => Div3.IN7
input[19] => Div4.IN4
input[19] => Mod5.IN20
clock => output[0]~reg0.CLK
clock => output[1]~reg0.CLK
clock => output[2]~reg0.CLK
clock => output[3]~reg0.CLK
clock => output[4]~reg0.CLK
clock => output[5]~reg0.CLK
clock => output[6]~reg0.CLK
clock => output[7]~reg0.CLK
clock => output[8]~reg0.CLK
clock => output[9]~reg0.CLK
clock => output[10]~reg0.CLK
clock => output[11]~reg0.CLK
clock => output[12]~reg0.CLK
clock => output[13]~reg0.CLK
clock => output[14]~reg0.CLK
clock => output[15]~reg0.CLK
clock => output[16]~reg0.CLK
clock => output[17]~reg0.CLK
clock => output[18]~reg0.CLK
clock => output[19]~reg0.CLK
clock => output[20]~reg0.CLK
clock => output[21]~reg0.CLK
clock => output[22]~reg0.CLK
clock => output[23]~reg0.CLK
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
reset => output[16]~reg0.ACLR
reset => output[17]~reg0.ACLR
reset => output[18]~reg0.ACLR
reset => output[19]~reg0.ACLR
reset => output[20]~reg0.ACLR
reset => output[21]~reg0.ACLR
reset => output[22]~reg0.ACLR
reset => output[23]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[16] <= output[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[17] <= output[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[18] <= output[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[19] <= output[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[20] <= output[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[21] <= output[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[22] <= output[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[23] <= output[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|BinaryToBCDLow:BinaryBCDA
input[0] => Div0.IN22
input[0] => Div1.IN19
input[0] => Div2.IN16
input[0] => Mod3.IN25
input[1] => Div0.IN21
input[1] => Div1.IN18
input[1] => Div2.IN15
input[1] => Mod3.IN24
input[2] => Div0.IN20
input[2] => Div1.IN17
input[2] => Div2.IN14
input[2] => Mod3.IN23
input[3] => Div0.IN19
input[3] => Div1.IN16
input[3] => Div2.IN13
input[3] => Mod3.IN22
input[4] => Div0.IN18
input[4] => Div1.IN15
input[4] => Div2.IN12
input[4] => Mod3.IN21
input[5] => Div0.IN17
input[5] => Div1.IN14
input[5] => Div2.IN11
input[5] => Mod3.IN20
input[6] => Div0.IN16
input[6] => Div1.IN13
input[6] => Div2.IN10
input[6] => Mod3.IN19
input[7] => Div0.IN15
input[7] => Div1.IN12
input[7] => Div2.IN9
input[7] => Mod3.IN18
input[8] => Div0.IN14
input[8] => Div1.IN11
input[8] => Div2.IN8
input[8] => Mod3.IN17
input[9] => Div0.IN13
input[9] => Div1.IN10
input[9] => Div2.IN7
input[9] => Mod3.IN16
input[10] => Div0.IN12
input[10] => Div1.IN9
input[10] => Div2.IN6
input[10] => Mod3.IN15
input[11] => Div0.IN11
input[11] => Div1.IN8
input[11] => Div2.IN5
input[11] => Mod3.IN14
input[12] => Div0.IN10
input[12] => Div1.IN7
input[12] => Div2.IN4
input[12] => Mod3.IN13
clock => output[0]~reg0.CLK
clock => output[1]~reg0.CLK
clock => output[2]~reg0.CLK
clock => output[3]~reg0.CLK
clock => output[4]~reg0.CLK
clock => output[5]~reg0.CLK
clock => output[6]~reg0.CLK
clock => output[7]~reg0.CLK
clock => output[8]~reg0.CLK
clock => output[9]~reg0.CLK
clock => output[10]~reg0.CLK
clock => output[11]~reg0.CLK
clock => output[12]~reg0.CLK
clock => output[13]~reg0.CLK
clock => output[14]~reg0.CLK
clock => output[15]~reg0.CLK
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Calculator|BinaryToBCDLow:BinaryBCDB
input[0] => Div0.IN22
input[0] => Div1.IN19
input[0] => Div2.IN16
input[0] => Mod3.IN25
input[1] => Div0.IN21
input[1] => Div1.IN18
input[1] => Div2.IN15
input[1] => Mod3.IN24
input[2] => Div0.IN20
input[2] => Div1.IN17
input[2] => Div2.IN14
input[2] => Mod3.IN23
input[3] => Div0.IN19
input[3] => Div1.IN16
input[3] => Div2.IN13
input[3] => Mod3.IN22
input[4] => Div0.IN18
input[4] => Div1.IN15
input[4] => Div2.IN12
input[4] => Mod3.IN21
input[5] => Div0.IN17
input[5] => Div1.IN14
input[5] => Div2.IN11
input[5] => Mod3.IN20
input[6] => Div0.IN16
input[6] => Div1.IN13
input[6] => Div2.IN10
input[6] => Mod3.IN19
input[7] => Div0.IN15
input[7] => Div1.IN12
input[7] => Div2.IN9
input[7] => Mod3.IN18
input[8] => Div0.IN14
input[8] => Div1.IN11
input[8] => Div2.IN8
input[8] => Mod3.IN17
input[9] => Div0.IN13
input[9] => Div1.IN10
input[9] => Div2.IN7
input[9] => Mod3.IN16
input[10] => Div0.IN12
input[10] => Div1.IN9
input[10] => Div2.IN6
input[10] => Mod3.IN15
input[11] => Div0.IN11
input[11] => Div1.IN8
input[11] => Div2.IN5
input[11] => Mod3.IN14
input[12] => Div0.IN10
input[12] => Div1.IN7
input[12] => Div2.IN4
input[12] => Mod3.IN13
clock => output[0]~reg0.CLK
clock => output[1]~reg0.CLK
clock => output[2]~reg0.CLK
clock => output[3]~reg0.CLK
clock => output[4]~reg0.CLK
clock => output[5]~reg0.CLK
clock => output[6]~reg0.CLK
clock => output[7]~reg0.CLK
clock => output[8]~reg0.CLK
clock => output[9]~reg0.CLK
clock => output[10]~reg0.CLK
clock => output[11]~reg0.CLK
clock => output[12]~reg0.CLK
clock => output[13]~reg0.CLK
clock => output[14]~reg0.CLK
clock => output[15]~reg0.CLK
reset => output[0]~reg0.ACLR
reset => output[1]~reg0.ACLR
reset => output[2]~reg0.ACLR
reset => output[3]~reg0.ACLR
reset => output[4]~reg0.ACLR
reset => output[5]~reg0.ACLR
reset => output[6]~reg0.ACLR
reset => output[7]~reg0.ACLR
reset => output[8]~reg0.ACLR
reset => output[9]~reg0.ACLR
reset => output[10]~reg0.ACLR
reset => output[11]~reg0.ACLR
reset => output[12]~reg0.ACLR
reset => output[13]~reg0.ACLR
reset => output[14]~reg0.ACLR
reset => output[15]~reg0.ACLR
output[0] <= output[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


