###############################################################
#  Generated by:      Cadence Innovus 20.13-s083_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Mon Apr 12 18:26:54 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -outDir reports -expandedViews
###############################################################
Path 1: MET Setup Check with Pin sb_wide/out_1_0_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.045
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.198
= Slack Time                    0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[2] v  | sb_unq1      |       |       |   0.000 |    0.033 | 
     | sb_wide/U822               |              | AOI22D0BWP40 | 0.021 | 0.000 |   0.000 |    0.033 | 
     | sb_wide/U822               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.086 | 0.060 |   0.060 |    0.094 | 
     | sb_wide/U824               |              | ND2D0BWP40   | 0.086 | 0.000 |   0.060 |    0.094 | 
     | sb_wide/U824               | A1 ^ -> ZN v | ND2D0BWP40   | 0.152 | 0.137 |   0.198 |    0.231 | 
     | sb_wide/out_1_0_id1_reg_2_ |              | DFQD2BWP40   | 0.152 | 0.000 |   0.198 |    0.231 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.172 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.170 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.130 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.093 |   -0.126 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.039 |   -0.072 | 
     | sb_wide/out_1_0_id1_reg_2_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.038 |   -0.071 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_14_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_4[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.030
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.253
- Arrival Time                  0.219
= Slack Time                    0.034
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_4[14] v | sb_unq1      |       |       |   0.000 |    0.034 | 
     | sb_wide/U1299               |              | AOI22D0BWP40 | 0.019 | 0.000 |   0.000 |    0.034 | 
     | sb_wide/U1299               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.149 | 0.099 |   0.099 |    0.133 | 
     | sb_wide/U1303               |              | CKND2D2BWP40 | 0.149 | 0.000 |   0.099 |    0.133 | 
     | sb_wide/U1303               | A1 ^ -> ZN v | CKND2D2BWP40 | 0.102 | 0.118 |   0.217 |    0.252 | 
     | sb_wide/out_2_4_id1_reg_14_ |              | DFQD2BWP40   | 0.102 | 0.001 |   0.219 |    0.253 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.173 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.171 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.131 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.123 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.067 | 
     | sb_wide/out_2_4_id1_reg_14_            |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.066 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.208
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[6] v  | sb_unq1      |       |       |   0.000 |    0.035 | 
     | sb_wide/U209               |              | AOI22D0BWP40 | 0.018 | 0.000 |   0.000 |    0.035 | 
     | sb_wide/U209               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.124 | 0.083 |   0.083 |    0.118 | 
     | sb_wide/U211               |              | ND2D1BWP40   | 0.124 | 0.000 |   0.083 |    0.118 | 
     | sb_wide/U211               | A1 ^ -> ZN v | ND2D1BWP40   | 0.132 | 0.124 |   0.207 |    0.242 | 
     | sb_wide/out_0_0_id1_reg_6_ |              | DFQD2BWP40   | 0.132 | 0.001 |   0.208 |    0.243 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.173 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.172 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.131 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.122 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.068 | 
     | sb_wide/out_0_0_id1_reg_6_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.067 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[15]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.044
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.240
- Arrival Time                  0.204
= Slack Time                    0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[15] v | sb_unq1      |       |       |   0.000 |    0.035 | 
     | sb_wide/U367                |              | AOI22D0BWP40 | 0.027 | 0.000 |   0.000 |    0.035 | 
     | sb_wide/U367                | B1 v -> ZN ^ | AOI22D0BWP40 | 0.109 | 0.071 |   0.071 |    0.107 | 
     | sb_wide/U370                |              | ND2D0BWP40   | 0.109 | 0.000 |   0.071 |    0.107 | 
     | sb_wide/U370                | A1 ^ -> ZN v | ND2D0BWP40   | 0.147 | 0.133 |   0.204 |    0.239 | 
     | sb_wide/out_0_1_id1_reg_15_ |              | DFQD2BWP40   | 0.147 | 0.000 |   0.204 |    0.240 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.174 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.172 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.132 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.123 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.068 | 
     | sb_wide/out_0_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.067 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin sb_wide/out_1_1_id1_reg_5_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.027
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.213
= Slack Time                    0.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[5] v  | sb_unq1      |       |       |   0.000 |    0.037 | 
     | sb_wide/U852               |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.000 |    0.037 | 
     | sb_wide/U852               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.142 | 0.117 |   0.117 |    0.155 | 
     | sb_wide/U854               |              | ND2D1BWP40   | 0.142 | 0.000 |   0.117 |    0.155 | 
     | sb_wide/U854               | A1 ^ -> ZN v | ND2D1BWP40   | 0.089 | 0.095 |   0.213 |    0.250 | 
     | sb_wide/out_1_1_id1_reg_5_ |              | DFQD2BWP40   | 0.089 | 0.000 |   0.213 |    0.250 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.176 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.174 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.134 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.047 | 0.005 |  -0.092 |   -0.129 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.038 |   -0.075 | 
     | sb_wide/out_1_1_id1_reg_5_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.038 |   -0.075 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.039
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.204
= Slack Time                    0.039
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_2[2] v  | sb_unq1      |       |       |   0.000 |    0.039 | 
     | sb_wide/U567               |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.000 |    0.039 | 
     | sb_wide/U567               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.118 | 0.092 |   0.092 |    0.131 | 
     | sb_wide/U569               |              | ND2D0BWP40   | 0.118 | 0.000 |   0.093 |    0.131 | 
     | sb_wide/U569               | A1 ^ -> ZN v | ND2D0BWP40   | 0.115 | 0.111 |   0.204 |    0.242 | 
     | sb_wide/out_0_2_id1_reg_2_ |              | DFQD2BWP40   | 0.115 | 0.000 |   0.204 |    0.243 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.178 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.176 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.135 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.123 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.073 | 
     | sb_wide/out_0_2_id1_reg_2_             |             | DFQD2BWP40   | 0.040 | 0.000 |  -0.034 |   -0.073 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_12_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.216
= Slack Time                    0.041
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[12] v | sb_unq1      |       |       |   0.000 |    0.041 | 
     | sb_wide/U572                |              | AOI22D1BWP40 | 0.041 | 0.000 |   0.000 |    0.041 | 
     | sb_wide/U572                | B2 v -> ZN ^ | AOI22D1BWP40 | 0.113 | 0.121 |   0.121 |    0.162 | 
     | sb_wide/U573                |              | ND2D1BWP40   | 0.113 | 0.000 |   0.121 |    0.162 | 
     | sb_wide/U573                | A2 ^ -> ZN v | ND2D1BWP40   | 0.087 | 0.094 |   0.216 |    0.256 | 
     | sb_wide/out_3_1_id1_reg_12_ |              | DFQD2BWP40   | 0.087 | 0.000 |   0.216 |    0.257 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.179 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.178 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.137 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.128 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.073 | 
     | sb_wide/out_3_1_id1_reg_12_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.073 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_2[10]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.053
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.190
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_2_2[10] v | sb_unq1      |       |       |   0.000 |    0.042 | 
     | sb_wide/U1013               |              | AOI22D1BWP40 | 0.035 | 0.000 |   0.000 |    0.042 | 
     | sb_wide/U1013               | B2 v -> ZN ^ | AOI22D1BWP40 | 0.094 | 0.075 |   0.075 |    0.117 | 
     | sb_wide/U1015               |              | ND2D1BWP40   | 0.094 | 0.000 |   0.075 |    0.117 | 
     | sb_wide/U1015               | A1 ^ -> ZN v | ND2D1BWP40   | 0.134 | 0.114 |   0.189 |    0.231 | 
     | sb_wide/out_3_2_id1_reg_10_ |              | DFQD0BWP40   | 0.134 | 0.001 |   0.190 |    0.232 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.180 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.179 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.138 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.126 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.073 | 
     | sb_wide/out_3_2_id1_reg_10_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.072 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.206
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[4] v  | sb_unq1      |       |       |   0.000 |    0.042 | 
     | sb_wide/U765               |              | AOI22D0BWP40 | 0.039 | 0.000 |   0.000 |    0.042 | 
     | sb_wide/U765               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.140 | 0.117 |   0.117 |    0.159 | 
     | sb_wide/U766               |              | ND2D1BWP40   | 0.140 | 0.000 |   0.117 |    0.159 | 
     | sb_wide/U766               | A2 ^ -> ZN v | ND2D1BWP40   | 0.079 | 0.088 |   0.205 |    0.247 | 
     | sb_wide/out_2_2_id1_reg_4_ |              | DFQD2BWP40   | 0.079 | 0.000 |   0.206 |    0.248 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.181 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.179 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.141 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.137 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.086 | 
     | sb_wide/out_2_2_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.085 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.250
- Arrival Time                  0.208
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_2_1[6] v  | sb_unq1      |       |       |   0.000 |    0.042 | 
     | sb_wide/U273               |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.000 |    0.042 | 
     | sb_wide/U273               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.155 | 0.126 |   0.126 |    0.168 | 
     | sb_wide/U274               |              | CKND2D2BWP40 | 0.155 | 0.000 |   0.126 |    0.168 | 
     | sb_wide/U274               | A2 ^ -> ZN v | CKND2D2BWP40 | 0.071 | 0.081 |   0.207 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_6_ |              | DFQD0BWP40   | 0.071 | 0.001 |   0.208 |    0.250 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.181 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.179 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.139 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.130 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.075 | 
     | sb_wide/out_0_1_id1_reg_6_             |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.074 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_11_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_11_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[11]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.036
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.206
= Slack Time                    0.043
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_2[11] v | sb_unq1      |       |       |   0.000 |    0.043 | 
     | sb_wide/U1066               |              | AOI22D0BWP40 | 0.035 | 0.000 |   0.000 |    0.043 | 
     | sb_wide/U1066               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.129 | 0.110 |   0.110 |    0.152 | 
     | sb_wide/U1067               |              | CKND2D2BWP40 | 0.129 | 0.000 |   0.110 |    0.152 | 
     | sb_wide/U1067               | A2 ^ -> ZN v | CKND2D2BWP40 | 0.077 | 0.096 |   0.206 |    0.249 | 
     | sb_wide/out_3_2_id1_reg_11_ |              | DFQD0BWP40   | 0.077 | 0.000 |   0.206 |    0.249 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.181 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.180 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.139 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.127 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.074 | 
     | sb_wide/out_3_2_id1_reg_11_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.073 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_1[10]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.205
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_2_1[10] v | sb_unq1      |       |       |   0.000 |    0.044 | 
     | sb_wide/U994                |              | AOI22D0BWP40 | 0.033 | 0.000 |   0.000 |    0.044 | 
     | sb_wide/U994                | B1 v -> ZN ^ | AOI22D0BWP40 | 0.125 | 0.118 |   0.118 |    0.162 | 
     | sb_wide/U995                |              | ND2D1BWP40   | 0.125 | 0.000 |   0.119 |    0.162 | 
     | sb_wide/U995                | A2 ^ -> ZN v | ND2D1BWP40   | 0.074 | 0.086 |   0.205 |    0.249 | 
     | sb_wide/out_0_1_id1_reg_10_ |              | DFQD0BWP40   | 0.074 | 0.000 |   0.205 |    0.249 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.182 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.181 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.140 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.131 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.076 | 
     | sb_wide/out_0_1_id1_reg_10_            |             | DFQD0BWP40   | 0.052 | 0.000 |  -0.032 |   -0.076 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_2_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.244
- Arrival Time                  0.200
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[2] v  | sb_unq1      |       |       |   0.000 |    0.044 | 
     | sb_wide/U759               |              | AOI22D0BWP40 | 0.038 | 0.000 |   0.000 |    0.044 | 
     | sb_wide/U759               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.135 | 0.103 |   0.103 |    0.147 | 
     | sb_wide/U760               |              | ND2D1BWP40   | 0.135 | 0.000 |   0.103 |    0.147 | 
     | sb_wide/U760               | A2 ^ -> ZN v | ND2D1BWP40   | 0.091 | 0.097 |   0.200 |    0.244 | 
     | sb_wide/out_2_2_id1_reg_2_ |              | DFQD2BWP40   | 0.091 | 0.000 |   0.200 |    0.244 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.183 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.181 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.143 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.139 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.087 | 
     | sb_wide/out_2_2_id1_reg_2_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.087 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_3[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.202
= Slack Time                    0.044
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_3[0] v  | sb_unq1      |       |       |   0.000 |    0.044 | 
     | sb_wide/U1219              |              | AOI22D0BWP40 | 0.030 | 0.000 |   0.000 |    0.044 | 
     | sb_wide/U1219              | B2 v -> ZN ^ | AOI22D0BWP40 | 0.121 | 0.099 |   0.099 |    0.144 | 
     | sb_wide/U1221              |              | ND2D0BWP40   | 0.121 | 0.000 |   0.099 |    0.144 | 
     | sb_wide/U1221              | A1 ^ -> ZN v | ND2D0BWP40   | 0.103 | 0.103 |   0.202 |    0.246 | 
     | sb_wide/out_1_3_id1_reg_0_ |              | DFQD2BWP40   | 0.103 | 0.000 |   0.202 |    0.246 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.183 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.181 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.143 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.138 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.085 | 
     | sb_wide/out_1_3_id1_reg_0_             |             | DFQD2BWP40   | 0.060 | 0.000 |  -0.041 |   -0.085 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_9_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_9_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[9]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.052
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.231
- Arrival Time                  0.186
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[9] ^  | sb_unq1      |       |       |   0.000 |    0.045 | 
     | sb_wide/U225               |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.000 |    0.045 | 
     | sb_wide/U225               | B1 ^ -> ZN v | AOI22D0BWP40 | 0.111 | 0.039 |   0.039 |    0.084 | 
     | sb_wide/U227               |              | ND2D1BWP40   | 0.111 | 0.000 |   0.039 |    0.084 | 
     | sb_wide/U227               | A1 v -> ZN ^ | ND2D1BWP40   | 0.140 | 0.146 |   0.185 |    0.230 | 
     | sb_wide/out_0_0_id1_reg_9_ |              | DFQD2BWP40   | 0.140 | 0.001 |   0.186 |    0.231 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.183 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.182 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.141 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.132 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.078 | 
     | sb_wide/out_0_0_id1_reg_9_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.077 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_4_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.203
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[4] v  | sb_unq1      |       |       |   0.000 |    0.045 | 
     | sb_wide/U1340              |              | AOI22D0BWP40 | 0.041 | 0.000 |   0.000 |    0.045 | 
     | sb_wide/U1340              | B1 v -> ZN ^ | AOI22D0BWP40 | 0.148 | 0.111 |   0.111 |    0.156 | 
     | sb_wide/U1341              |              | ND2D1BWP40   | 0.148 | 0.000 |   0.111 |    0.157 | 
     | sb_wide/U1341              | A2 ^ -> ZN v | ND2D1BWP40   | 0.078 | 0.092 |   0.203 |    0.248 | 
     | sb_wide/out_2_3_id1_reg_4_ |              | DFQD2BWP40   | 0.078 | 0.000 |   0.203 |    0.248 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.184 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.182 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.144 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.139 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.088 | 
     | sb_wide/out_2_3_id1_reg_4_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.088 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_15_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[15]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.026
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.257
- Arrival Time                  0.212
= Slack Time                    0.045
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[15] v | sb_unq1      |       |       |   0.000 |    0.045 | 
     | sb_wide/U469                |              | AOI22D0BWP40 | 0.041 | 0.000 |   0.000 |    0.045 | 
     | sb_wide/U469                | B2 v -> ZN ^ | AOI22D0BWP40 | 0.126 | 0.120 |   0.120 |    0.166 | 
     | sb_wide/U470                |              | ND2D1BWP40   | 0.126 | 0.000 |   0.121 |    0.166 | 
     | sb_wide/U470                | A2 ^ -> ZN v | ND2D1BWP40   | 0.087 | 0.091 |   0.211 |    0.257 | 
     | sb_wide/out_3_1_id1_reg_15_ |              | DFQD2BWP40   | 0.087 | 0.000 |   0.212 |    0.257 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.184 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.182 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.142 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.133 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.078 | 
     | sb_wide/out_3_1_id1_reg_15_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.077 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_10_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_10_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[10]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.022
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.261
- Arrival Time                  0.215
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[10] v | sb_unq1      |       |       |   0.000 |    0.046 | 
     | sb_wide/U1010               |              | AOI22D1BWP40 | 0.042 | 0.000 |   0.000 |    0.046 | 
     | sb_wide/U1010               | B2 v -> ZN ^ | AOI22D1BWP40 | 0.125 | 0.133 |   0.133 |    0.179 | 
     | sb_wide/U1011               |              | CKND2D1BWP40 | 0.125 | 0.000 |   0.133 |    0.179 | 
     | sb_wide/U1011               | A2 ^ -> ZN v | CKND2D1BWP40 | 0.075 | 0.081 |   0.214 |    0.261 | 
     | sb_wide/out_3_1_id1_reg_10_ |              | DFQD2BWP40   | 0.075 | 0.000 |   0.215 |    0.261 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.183 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.143 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.134 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.079 | 
     | sb_wide/out_3_1_id1_reg_10_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.078 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin sb_wide/out_1_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_1_3_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_3[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.041
- Setup                         0.035
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.239
- Arrival Time                  0.193
= Slack Time                    0.046
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_3[1] v  | sb_unq1      |       |       |   0.000 |    0.046 | 
     | sb_wide/U1197              |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.000 |    0.046 | 
     | sb_wide/U1197              | B2 v -> ZN ^ | AOI22D0BWP40 | 0.104 | 0.076 |   0.076 |    0.122 | 
     | sb_wide/U1201              |              | ND2D0BWP40   | 0.104 | 0.000 |   0.076 |    0.122 | 
     | sb_wide/U1201              | A1 ^ -> ZN v | ND2D0BWP40   | 0.127 | 0.117 |   0.193 |    0.239 | 
     | sb_wide/out_1_3_id1_reg_1_ |              | DFQD2BWP40   | 0.127 | 0.000 |   0.193 |    0.239 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.185 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.183 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.145 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch |             | CKLNQD2BWP40 | 0.034 | 0.005 |  -0.094 |   -0.140 | 
     | sb_wide/clk_gate_out_1_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD2BWP40 | 0.060 | 0.053 |  -0.041 |   -0.087 | 
     | sb_wide/out_1_3_id1_reg_1_             |             | DFQD2BWP40   | 0.060 | 0.000 |  -0.041 |   -0.087 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_14_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.196
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_1[14] v | sb_unq1      |       |       |   0.000 |    0.047 | 
     | sb_wide/U1157               |              | AOI22D0BWP40 | 0.025 | 0.000 |   0.000 |    0.047 | 
     | sb_wide/U1157               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.110 | 0.076 |   0.076 |    0.123 | 
     | sb_wide/U1159               |              | ND2D0BWP40   | 0.110 | 0.000 |   0.076 |    0.123 | 
     | sb_wide/U1159               | A1 ^ -> ZN v | ND2D0BWP40   | 0.137 | 0.119 |   0.196 |    0.242 | 
     | sb_wide/out_0_1_id1_reg_14_ |              | DFQD2BWP40   | 0.137 | 0.000 |   0.196 |    0.243 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.186 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.184 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.143 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.134 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.079 | 
     | sb_wide/out_0_1_id1_reg_14_            |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.032 |   -0.079 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.251
- Arrival Time                  0.204
= Slack Time                    0.047
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[4] v  | sb_unq1      |       |       |   0.000 |    0.047 | 
     | sb_wide/U496               |              | AOI22D0BWP40 | 0.039 | 0.000 |   0.000 |    0.047 | 
     | sb_wide/U496               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.149 | 0.120 |   0.120 |    0.167 | 
     | sb_wide/U498               |              | CKND2D2BWP40 | 0.149 | 0.000 |   0.120 |    0.167 | 
     | sb_wide/U498               | A2 ^ -> ZN v | CKND2D2BWP40 | 0.068 | 0.084 |   0.204 |    0.251 | 
     | sb_wide/out_3_2_id1_reg_4_ |              | DFQD0BWP40   | 0.068 | 0.000 |   0.204 |    0.251 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.186 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.184 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.144 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.132 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.078 | 
     | sb_wide/out_3_2_id1_reg_4_             |             | DFQD0BWP40   | 0.049 | 0.000 |  -0.031 |   -0.078 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_12_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_12_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[12]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.253
- Arrival Time                  0.205
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_2[12] v | sb_unq1      |       |       |   0.000 |    0.048 | 
     | sb_wide/U330                |              | AOI22D0BWP40 | 0.030 | 0.000 |   0.000 |    0.048 | 
     | sb_wide/U330                | B2 v -> ZN ^ | AOI22D0BWP40 | 0.135 | 0.121 |   0.121 |    0.169 | 
     | sb_wide/U332                |              | ND2D1BWP40   | 0.135 | 0.000 |   0.121 |    0.169 | 
     | sb_wide/U332                | A1 ^ -> ZN v | ND2D1BWP40   | 0.082 | 0.084 |   0.205 |    0.253 | 
     | sb_wide/out_0_2_id1_reg_12_ |              | DFQD2BWP40   | 0.082 | 0.000 |   0.205 |    0.253 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.144 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.132 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.082 | 
     | sb_wide/out_0_2_id1_reg_12_            |             | DFQD2BWP40   | 0.040 | 0.001 |  -0.034 |   -0.081 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_0_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.241
- Arrival Time                  0.193
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_2[0] v  | sb_unq1      |       |       |   0.000 |    0.048 | 
     | sb_wide/U609               |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.000 |    0.048 | 
     | sb_wide/U609               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.117 | 0.079 |   0.079 |    0.128 | 
     | sb_wide/U611               |              | ND2D0BWP40   | 0.117 | 0.000 |   0.080 |    0.128 | 
     | sb_wide/U611               | A1 ^ -> ZN v | ND2D0BWP40   | 0.120 | 0.113 |   0.193 |    0.241 | 
     | sb_wide/out_0_2_id1_reg_0_ |              | DFQD2BWP40   | 0.120 | 0.000 |   0.193 |    0.241 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.145 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.133 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.082 | 
     | sb_wide/out_0_2_id1_reg_0_             |             | DFQD2BWP40   | 0.040 | 0.000 |  -0.034 |   -0.082 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_15_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_15_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_4[15]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.029
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.206
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_4[15] v | sb_unq1      |       |       |   0.000 |    0.048 | 
     | sb_wide/U1423               |              | AOI22D0BWP40 | 0.019 | 0.000 |   0.000 |    0.048 | 
     | sb_wide/U1423               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.128 | 0.085 |   0.085 |    0.133 | 
     | sb_wide/U1425               |              | CKND2D2BWP40 | 0.128 | 0.000 |   0.085 |    0.134 | 
     | sb_wide/U1425               | A1 ^ -> ZN v | CKND2D2BWP40 | 0.098 | 0.119 |   0.205 |    0.253 | 
     | sb_wide/out_2_4_id1_reg_15_ |              | DFQD2BWP40   | 0.098 | 0.001 |   0.206 |    0.254 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.185 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.145 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.137 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.081 | 
     | sb_wide/out_2_4_id1_reg_15_            |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.080 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.033
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.238
- Arrival Time                  0.190
= Slack Time                    0.048
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_2[8] v  | sb_unq1      |       |       |   0.000 |    0.048 | 
     | sb_wide/U747               |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.000 |    0.048 | 
     | sb_wide/U747               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.113 | 0.083 |   0.083 |    0.132 | 
     | sb_wide/U751               |              | ND2D0BWP40   | 0.113 | 0.000 |   0.083 |    0.132 | 
     | sb_wide/U751               | A1 ^ -> ZN v | ND2D0BWP40   | 0.110 | 0.106 |   0.190 |    0.238 | 
     | sb_wide/out_2_2_id1_reg_8_ |              | DFQD2BWP40   | 0.110 | 0.000 |   0.190 |    0.238 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.187 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.185 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.147 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.143 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.092 | 
     | sb_wide/out_2_2_id1_reg_8_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.092 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_15_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_15_/D (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[15]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.050
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.232
- Arrival Time                  0.183
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_3_0[15] ^ | sb_unq1      |       |       |   0.000 |    0.050 | 
     | sb_wide/U193                |              | AOI22D0BWP40 | 0.031 | 0.000 |   0.000 |    0.050 | 
     | sb_wide/U193                | B1 ^ -> ZN v | AOI22D0BWP40 | 0.126 | 0.044 |   0.044 |    0.094 | 
     | sb_wide/U195                |              | ND2D1BWP40   | 0.126 | 0.000 |   0.044 |    0.094 | 
     | sb_wide/U195                | A1 v -> ZN ^ | ND2D1BWP40   | 0.134 | 0.137 |   0.182 |    0.231 | 
     | sb_wide/out_0_0_id1_reg_15_ |              | DFQD2BWP40   | 0.134 | 0.001 |   0.183 |    0.232 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.188 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.146 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.137 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.083 | 
     | sb_wide/out_0_0_id1_reg_15_            |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.082 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin sb_wide/out_1_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.032
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.245
- Arrival Time                  0.195
= Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[6] v  | sb_unq1      |       |       |   0.000 |    0.050 | 
     | sb_wide/U848               |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.000 |    0.050 | 
     | sb_wide/U848               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.119 | 0.088 |   0.088 |    0.139 | 
     | sb_wide/U850               |              | ND2D0BWP40   | 0.119 | 0.000 |   0.088 |    0.139 | 
     | sb_wide/U850               | A1 ^ -> ZN v | ND2D0BWP40   | 0.107 | 0.106 |   0.195 |    0.245 | 
     | sb_wide/out_1_1_id1_reg_6_ |              | DFQD2BWP40   | 0.107 | 0.000 |   0.195 |    0.245 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.189 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.187 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.147 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.047 | 0.005 |  -0.092 |   -0.142 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.038 |   -0.088 | 
     | sb_wide/out_1_1_id1_reg_6_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.038 |   -0.088 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin sb_wide/out_0_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_1[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.243
- Arrival Time                  0.191
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_2_1[8] v  | sb_unq1      |       |       |   0.000 |    0.051 | 
     | sb_wide/U535               |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.000 |    0.051 | 
     | sb_wide/U535               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.103 | 0.088 |   0.088 |    0.139 | 
     | sb_wide/U537               |              | ND2D1BWP40   | 0.103 | 0.000 |   0.088 |    0.140 | 
     | sb_wide/U537               | A2 ^ -> ZN v | ND2D1BWP40   | 0.095 | 0.103 |   0.191 |    0.242 | 
     | sb_wide/out_0_1_id1_reg_8_ |              | DFQD0BWP40   | 0.095 | 0.000 |   0.191 |    0.243 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.190 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.188 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.148 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.139 | 
     | sb_wide/clk_gate_out_0_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.084 | 
     | sb_wide/out_0_1_id1_reg_8_             |             | DFQD0BWP40   | 0.052 | 0.001 |  -0.032 |   -0.083 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin sb_wide/out_0_0_id1_reg_8_/CP 
Endpoint:   sb_wide/out_0_0_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.033
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.191
= Slack Time                    0.051
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[8] v  | sb_unq1      |       |       |   0.000 |    0.051 | 
     | sb_wide/U221               |              | AOI22D0BWP40 | 0.018 | 0.000 |   0.000 |    0.051 | 
     | sb_wide/U221               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.099 | 0.065 |   0.065 |    0.116 | 
     | sb_wide/U223               |              | ND2D1BWP40   | 0.099 | 0.000 |   0.065 |    0.116 | 
     | sb_wide/U223               | A1 ^ -> ZN v | ND2D1BWP40   | 0.133 | 0.125 |   0.190 |    0.241 | 
     | sb_wide/out_0_0_id1_reg_8_ |              | DFQD2BWP40   | 0.133 | 0.001 |   0.191 |    0.242 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.190 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.188 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.148 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.139 | 
     | sb_wide/clk_gate_out_0_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.033 |   -0.085 | 
     | sb_wide/out_0_0_id1_reg_8_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.033 |   -0.084 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin sb_wide/out_1_0_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.031
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.194
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[6] v  | sb_unq1      |       |       |   0.000 |    0.052 | 
     | sb_wide/U739               |              | AOI22D0BWP40 | 0.018 | 0.000 |   0.000 |    0.052 | 
     | sb_wide/U739               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.125 | 0.084 |   0.084 |    0.136 | 
     | sb_wide/U741               |              | ND2D1BWP40   | 0.125 | 0.000 |   0.084 |    0.136 | 
     | sb_wide/U741               | A1 ^ -> ZN v | ND2D1BWP40   | 0.104 | 0.109 |   0.193 |    0.246 | 
     | sb_wide/out_1_0_id1_reg_6_ |              | DFQD2BWP40   | 0.104 | 0.000 |   0.194 |    0.246 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.189 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.149 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.093 |   -0.145 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.039 |   -0.091 | 
     | sb_wide/out_1_0_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.038 |   -0.090 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin sb_wide/out_1_0_id1_reg_0_/CP 
Endpoint:   sb_wide/out_1_0_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_0[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.237
- Arrival Time                  0.185
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_0[0] v  | sb_unq1      |       |       |   0.000 |    0.052 | 
     | sb_wide/U921               |              | AOI22D0BWP40 | 0.022 | 0.000 |   0.000 |    0.052 | 
     | sb_wide/U921               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.094 | 0.064 |   0.064 |    0.116 | 
     | sb_wide/U923               |              | ND2D0BWP40   | 0.094 | 0.000 |   0.064 |    0.116 | 
     | sb_wide/U923               | A1 ^ -> ZN v | ND2D0BWP40   | 0.134 | 0.121 |   0.185 |    0.237 | 
     | sb_wide/out_1_0_id1_reg_0_ |              | DFQD2BWP40   | 0.134 | 0.000 |   0.185 |    0.237 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.189 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.149 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.093 |   -0.145 | 
     | sb_wide/clk_gate_out_1_0_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.039 |   -0.091 | 
     | sb_wide/out_1_0_id1_reg_0_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.038 |   -0.090 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_7_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_7_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[7]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.021
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.210
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[7] v  | sb_unq1      |       |       |   0.000 |    0.052 | 
     | sb_wide/U966               |              | AOI22D1BWP40 | 0.043 | 0.000 |   0.000 |    0.052 | 
     | sb_wide/U966               | B2 v -> ZN ^ | AOI22D1BWP40 | 0.123 | 0.134 |   0.134 |    0.186 | 
     | sb_wide/U967               |              | ND2D1BWP40   | 0.123 | 0.000 |   0.134 |    0.186 | 
     | sb_wide/U967               | A2 ^ -> ZN v | ND2D1BWP40   | 0.070 | 0.076 |   0.210 |    0.262 | 
     | sb_wide/out_3_1_id1_reg_7_ |              | DFQD2BWP40   | 0.070 | 0.000 |   0.210 |    0.262 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.189 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.149 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.140 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.085 | 
     | sb_wide/out_3_1_id1_reg_7_             |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.084 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_1_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_1_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[1]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.025
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.247
- Arrival Time                  0.195
= Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[1] v  | sb_unq1      |       |       |   0.000 |    0.052 | 
     | sb_wide/U1322              |              | AOI22D0BWP40 | 0.042 | 0.000 |   0.000 |    0.052 | 
     | sb_wide/U1322              | B1 v -> ZN ^ | AOI22D0BWP40 | 0.122 | 0.105 |   0.105 |    0.157 | 
     | sb_wide/U1323              |              | ND2D1BWP40   | 0.122 | 0.000 |   0.105 |    0.157 | 
     | sb_wide/U1323              | A2 ^ -> ZN v | ND2D1BWP40   | 0.082 | 0.090 |   0.195 |    0.247 | 
     | sb_wide/out_2_3_id1_reg_1_ |              | DFQD2BWP40   | 0.082 | 0.000 |   0.195 |    0.247 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.189 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.151 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.147 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.095 | 
     | sb_wide/out_2_3_id1_reg_1_             |             | DFQD2BWP40   | 0.050 | 0.001 |  -0.043 |   -0.095 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin sb_1b/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/in_1_4[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.097
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.203
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |              |               |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------------+-------+-------+---------+----------| 
     | sb_1b                    | in_1_4[0] v  | sb_unq2       |       |       |   0.000 |    0.053 | 
     | sb_1b/U31                |              | INR2D2BWP40   | 0.039 | 0.000 |   0.000 |    0.053 | 
     | sb_1b/U31                | A1 v -> ZN v | INR2D2BWP40   | 0.044 | 0.045 |   0.045 |    0.097 | 
     | sb_1b/U26                |              | AOI211D1BWP40 | 0.044 | 0.000 |   0.045 |    0.097 | 
     | sb_1b/U26                | C v -> ZN ^  | AOI211D1BWP40 | 0.120 | 0.101 |   0.146 |    0.199 | 
     | sb_1b/U7                 |              | AOI21D2BWP40  | 0.120 | 0.000 |   0.146 |    0.199 | 
     | sb_1b/U7                 | B ^ -> ZN v  | AOI21D2BWP40  | 0.057 | 0.057 |   0.203 |    0.255 | 
     | sb_1b/out_0_4_id1_reg_0_ |              | EDFQD0BWP40   | 0.057 | 0.000 |   0.203 |    0.255 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.044 |       |  -0.139 |   -0.191 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.044 | 0.002 |  -0.137 |   -0.189 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.033 | 0.038 |  -0.099 |   -0.152 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.034 | 0.004 |  -0.095 |   -0.147 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.070 | 0.052 |  -0.043 |   -0.095 | 
     | sb_1b/out_0_4_id1_reg_0_ |            | EDFQD0BWP40 | 0.070 | 0.004 |  -0.038 |   -0.091 | 
     +------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin sb_wide/out_2_3_id1_reg_0_/CP 
Endpoint:   sb_wide/out_2_3_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_3[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.024
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.196
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_3[0] v  | sb_unq1      |       |       |   0.000 |    0.053 | 
     | sb_wide/U1316              |              | AOI22D0BWP40 | 0.041 | 0.000 |   0.000 |    0.053 | 
     | sb_wide/U1316              | B1 v -> ZN ^ | AOI22D0BWP40 | 0.122 | 0.106 |   0.106 |    0.159 | 
     | sb_wide/U1317              |              | ND2D1BWP40   | 0.122 | 0.000 |   0.106 |    0.159 | 
     | sb_wide/U1317              | A2 ^ -> ZN v | ND2D1BWP40   | 0.078 | 0.089 |   0.195 |    0.248 | 
     | sb_wide/out_2_3_id1_reg_0_ |              | DFQD2BWP40   | 0.078 | 0.000 |   0.196 |    0.248 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.190 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.152 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.005 |  -0.094 |   -0.147 | 
     | sb_wide/clk_gate_out_2_3_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.043 |   -0.096 | 
     | sb_wide/out_2_3_id1_reg_0_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.095 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin sb_wide/out_0_2_id1_reg_4_/CP 
Endpoint:   sb_wide/out_0_2_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_2[4]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.034
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.254
- Arrival Time                  0.201
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_2[4] v  | sb_unq1      |       |       |   0.000 |    0.053 | 
     | sb_wide/U358               |              | AOI22D0BWP40 | 0.029 | 0.000 |   0.000 |    0.053 | 
     | sb_wide/U358               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.151 | 0.122 |   0.122 |    0.175 | 
     | sb_wide/U360               |              | ND2D1BWP40   | 0.151 | 0.000 |   0.122 |    0.175 | 
     | sb_wide/U360               | A1 ^ -> ZN v | ND2D1BWP40   | 0.079 | 0.079 |   0.201 |    0.253 | 
     | sb_wide/out_0_2_id1_reg_4_ |              | DFQD2BWP40   | 0.079 | 0.000 |   0.201 |    0.254 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.190 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.149 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.137 | 
     | sb_wide/clk_gate_out_0_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.040 | 0.050 |  -0.034 |   -0.087 | 
     | sb_wide/out_0_2_id1_reg_4_             |             | DFQD2BWP40   | 0.040 | 0.001 |  -0.034 |   -0.086 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin sb_wide/out_1_1_id1_reg_2_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_2_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[2]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.040
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.238
- Arrival Time                  0.184
= Slack Time                    0.053
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[2] v  | sb_unq1      |       |       |   0.000 |    0.053 | 
     | sb_wide/U863               |              | AOI22D0BWP40 | 0.022 | 0.000 |   0.000 |    0.053 | 
     | sb_wide/U863               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.100 | 0.070 |   0.070 |    0.124 | 
     | sb_wide/U865               |              | ND2D0BWP40   | 0.100 | 0.000 |   0.070 |    0.124 | 
     | sb_wide/U865               | A1 ^ -> ZN v | ND2D0BWP40   | 0.132 | 0.114 |   0.184 |    0.237 | 
     | sb_wide/out_1_1_id1_reg_2_ |              | DFQD2BWP40   | 0.132 | 0.000 |   0.184 |    0.238 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.190 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.150 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.047 | 0.005 |  -0.092 |   -0.145 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.054 |  -0.038 |   -0.091 | 
     | sb_wide/out_1_1_id1_reg_2_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.038 |   -0.091 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin sb_wide/out_2_1_id1_reg_8_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_8_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[8]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.034
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.188
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_1[8] v  | sb_unq1      |       |       |   0.000 |    0.054 | 
     | sb_wide/U831               |              | AOI22D0BWP40 | 0.043 | 0.000 |   0.000 |    0.054 | 
     | sb_wide/U831               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.129 | 0.105 |   0.105 |    0.159 | 
     | sb_wide/U832               |              | ND2D1BWP40   | 0.129 | 0.000 |   0.105 |    0.159 | 
     | sb_wide/U832               | A2 ^ -> ZN v | ND2D1BWP40   | 0.075 | 0.083 |   0.188 |    0.242 | 
     | sb_wide/out_2_1_id1_reg_8_ |              | DFQD0BWP40   | 0.075 | 0.000 |   0.188 |    0.242 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.150 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.094 |   -0.147 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.039 |   -0.093 | 
     | sb_wide/out_2_1_id1_reg_8_             |             | DFQD0BWP40   | 0.052 | 0.001 |  -0.039 |   -0.092 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin sb_wide/out_0_4_id1_reg_0_/CP 
Endpoint:   sb_wide/out_0_4_id1_reg_0_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_4[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.041
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.242
- Arrival Time                  0.188
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_4[0] v  | sb_unq1      |       |       |   0.000 |    0.054 | 
     | sb_wide/U613               |              | AOI22D0BWP40 | 0.018 | 0.000 |   0.000 |    0.054 | 
     | sb_wide/U613               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.108 | 0.068 |   0.068 |    0.122 | 
     | sb_wide/U615               |              | ND2D0BWP40   | 0.108 | 0.000 |   0.068 |    0.122 | 
     | sb_wide/U615               | A1 ^ -> ZN v | ND2D0BWP40   | 0.126 | 0.119 |   0.187 |    0.241 | 
     | sb_wide/out_0_4_id1_reg_0_ |              | DFQD2BWP40   | 0.126 | 0.000 |   0.188 |    0.242 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.193 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.151 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch |             | CKLNQD4BWP40 | 0.049 | 0.012 |  -0.084 |   -0.138 | 
     | sb_wide/clk_gate_out_0_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD4BWP40 | 0.041 | 0.051 |  -0.033 |   -0.087 | 
     | sb_wide/out_0_4_id1_reg_0_             |             | DFQD2BWP40   | 0.041 | 0.001 |  -0.032 |   -0.086 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_9_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_2[9]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.031
- Setup                         0.036
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.248
- Arrival Time                  0.194
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_2_2[9] v  | sb_unq1      |       |       |   0.000 |    0.054 | 
     | sb_wide/U523               |              | AOI22D0BWP40 | 0.034 | 0.000 |   0.000 |    0.054 | 
     | sb_wide/U523               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.135 | 0.113 |   0.113 |    0.167 | 
     | sb_wide/U525               |              | CKND2D2BWP40 | 0.135 | 0.000 |   0.113 |    0.168 | 
     | sb_wide/U525               | A1 ^ -> ZN v | CKND2D2BWP40 | 0.078 | 0.080 |   0.193 |    0.248 | 
     | sb_wide/out_3_2_id1_reg_9_ |              | DFQD0BWP40   | 0.078 | 0.001 |   0.194 |    0.248 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.193 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.191 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.151 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.139 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.085 | 
     | sb_wide/out_3_2_id1_reg_9_             |             | DFQD0BWP40   | 0.049 | 0.000 |  -0.031 |   -0.085 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin sb_1b/out_3_2_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_2_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/in_0_2[0]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.098
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.253
- Arrival Time                  0.198
= Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |              |               |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------------+-------+-------+---------+----------| 
     | sb_1b                    | in_0_2[0] ^  | sb_unq2       |       |       |   0.000 |    0.054 | 
     | sb_1b/U43                |              | INR2D0BWP40   | 0.037 | 0.000 |   0.000 |    0.054 | 
     | sb_1b/U43                | A1 ^ -> ZN ^ | INR2D0BWP40   | 0.074 | 0.075 |   0.075 |    0.130 | 
     | sb_1b/U38                |              | AOI211D1BWP40 | 0.074 | 0.000 |   0.075 |    0.130 | 
     | sb_1b/U38                | C ^ -> ZN v  | AOI211D1BWP40 | 0.041 | 0.037 |   0.112 |    0.167 | 
     | sb_1b/U58                |              | AOI21D1BWP40  | 0.041 | 0.000 |   0.112 |    0.167 | 
     | sb_1b/U58                | B v -> ZN ^  | AOI21D1BWP40  | 0.104 | 0.086 |   0.198 |    0.253 | 
     | sb_1b/out_3_2_id1_reg_0_ |              | EDFQD1BWP40   | 0.104 | 0.000 |   0.198 |    0.253 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.044 |       |  -0.139 |   -0.193 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.044 | 0.002 |  -0.137 |   -0.191 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.033 | 0.038 |  -0.099 |   -0.154 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.034 | 0.004 |  -0.095 |   -0.149 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.070 | 0.052 |  -0.043 |   -0.097 | 
     | sb_1b/out_3_2_id1_reg_0_ |            | EDFQD1BWP40 | 0.070 | 0.003 |  -0.039 |   -0.094 | 
     +------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin sb_1b/out_0_3_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_3_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/in_1_3[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.096
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.256
- Arrival Time                  0.201
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |              |               |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------------+-------+-------+---------+----------| 
     | sb_1b                    | in_1_3[0] v  | sb_unq2       |       |       |   0.000 |    0.055 | 
     | sb_1b/U20                |              | INR2D1BWP40   | 0.033 | 0.000 |   0.000 |    0.055 | 
     | sb_1b/U20                | A1 v -> ZN v | INR2D1BWP40   | 0.053 | 0.046 |   0.046 |    0.100 | 
     | sb_1b/U16                |              | AOI211D1BWP40 | 0.053 | 0.000 |   0.046 |    0.100 | 
     | sb_1b/U16                | C v -> ZN ^  | AOI211D1BWP40 | 0.122 | 0.105 |   0.151 |    0.205 | 
     | sb_1b/U27                |              | AOI21D2BWP40  | 0.122 | 0.000 |   0.151 |    0.205 | 
     | sb_1b/U27                | B ^ -> ZN v  | AOI21D2BWP40  | 0.055 | 0.050 |   0.201 |    0.255 | 
     | sb_1b/out_0_3_id1_reg_0_ |              | EDFQD0BWP40   | 0.055 | 0.000 |   0.201 |    0.256 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.044 |       |  -0.139 |   -0.193 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.044 | 0.002 |  -0.137 |   -0.192 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.033 | 0.038 |  -0.099 |   -0.154 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.034 | 0.004 |  -0.095 |   -0.149 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.070 | 0.052 |  -0.043 |   -0.097 | 
     | sb_1b/out_0_3_id1_reg_0_ |            | EDFQD0BWP40 | 0.070 | 0.004 |  -0.038 |   -0.093 | 
     +------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin sb_wide/out_3_2_id1_reg_14_/CP 
Endpoint:   sb_wide/out_3_2_id1_reg_14_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_2_2[14]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.030
- Setup                         0.038
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.246
- Arrival Time                  0.192
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_2_2[14] v | sb_unq1      |       |       |   0.000 |    0.055 | 
     | sb_wide/U1169               |              | AOI22D0BWP40 | 0.034 | 0.000 |   0.000 |    0.055 | 
     | sb_wide/U1169               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.138 | 0.103 |   0.103 |    0.157 | 
     | sb_wide/U1171               |              | CKND2D2BWP40 | 0.138 | 0.000 |   0.103 |    0.158 | 
     | sb_wide/U1171               | A1 ^ -> ZN v | CKND2D2BWP40 | 0.084 | 0.088 |   0.191 |    0.246 | 
     | sb_wide/out_3_2_id1_reg_14_ |              | DFQD0BWP40   | 0.084 | 0.001 |   0.192 |    0.246 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.193 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.151 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.012 |  -0.085 |   -0.139 | 
     | sb_wide/clk_gate_out_3_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.049 | 0.054 |  -0.031 |   -0.086 | 
     | sb_wide/out_3_2_id1_reg_14_            |             | DFQD0BWP40   | 0.049 | 0.001 |  -0.030 |   -0.085 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin sb_wide/out_3_1_id1_reg_13_/CP 
Endpoint:   sb_wide/out_3_1_id1_reg_13_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_1[13]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.021
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.262
- Arrival Time                  0.207
= Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |              |              |       |       |  Time   |   Time   | 
     |-----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                     | in_1_1[13] v | sb_unq1      |       |       |   0.000 |    0.055 | 
     | sb_wide/U1122               |              | AOI22D0BWP40 | 0.043 | 0.000 |   0.000 |    0.055 | 
     | sb_wide/U1122               | B2 v -> ZN ^ | AOI22D0BWP40 | 0.134 | 0.123 |   0.123 |    0.178 | 
     | sb_wide/U1123               |              | ND2D1BWP40   | 0.134 | 0.000 |   0.124 |    0.179 | 
     | sb_wide/U1123               | A2 ^ -> ZN v | ND2D1BWP40   | 0.071 | 0.083 |   0.207 |    0.262 | 
     | sb_wide/out_3_1_id1_reg_13_ |              | DFQD2BWP40   | 0.071 | 0.000 |   0.207 |    0.262 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.192 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.152 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.049 | 0.009 |  -0.087 |   -0.142 | 
     | sb_wide/clk_gate_out_3_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.055 |  -0.032 |   -0.087 | 
     | sb_wide/out_3_1_id1_reg_13_            |             | DFQD2BWP40   | 0.052 | 0.000 |  -0.032 |   -0.087 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin sb_wide/out_2_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_2_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_3_1[6]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.042
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.235
- Arrival Time                  0.179
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_3_1[6] v  | sb_unq1      |       |       |   0.000 |    0.056 | 
     | sb_wide/U461               |              | AOI22D0BWP40 | 0.023 | 0.000 |   0.000 |    0.056 | 
     | sb_wide/U461               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.096 | 0.058 |   0.058 |    0.114 | 
     | sb_wide/U886               |              | ND2D0BWP40   | 0.096 | 0.000 |   0.058 |    0.114 | 
     | sb_wide/U886               | A1 ^ -> ZN v | ND2D0BWP40   | 0.141 | 0.121 |   0.179 |    0.235 | 
     | sb_wide/out_2_1_id1_reg_6_ |              | DFQD2BWP40   | 0.141 | 0.000 |   0.179 |    0.235 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.193 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.152 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.046 | 0.003 |  -0.094 |   -0.149 | 
     | sb_wide/clk_gate_out_2_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.052 | 0.054 |  -0.039 |   -0.095 | 
     | sb_wide/out_2_1_id1_reg_6_             |             | DFQD2BWP40   | 0.052 | 0.001 |  -0.039 |   -0.094 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin sb_1b/out_3_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_3_0_id1_reg_0_/D (v) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/in_0_0[0]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.039
- Setup                         0.083
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.268
- Arrival Time                  0.213
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |              |               |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------------+-------+-------+---------+----------| 
     | sb_1b                    | in_0_0[0] v  | sb_unq2       |       |       |   0.000 |    0.056 | 
     | sb_1b/U56                |              | INR2D0BWP40   | 0.023 | 0.000 |   0.000 |    0.056 | 
     | sb_1b/U56                | A1 v -> ZN v | INR2D0BWP40   | 0.053 | 0.043 |   0.043 |    0.099 | 
     | sb_1b/U51                |              | AOI211D1BWP40 | 0.053 | 0.000 |   0.043 |    0.099 | 
     | sb_1b/U51                | C v -> ZN ^  | AOI211D1BWP40 | 0.130 | 0.111 |   0.154 |    0.210 | 
     | sb_1b/U52                |              | AOI21D2BWP40  | 0.130 | 0.000 |   0.154 |    0.210 | 
     | sb_1b/U52                | B ^ -> ZN v  | AOI21D2BWP40  | 0.055 | 0.058 |   0.212 |    0.268 | 
     | sb_1b/out_3_0_id1_reg_0_ |              | EDFQD1BWP40   | 0.055 | 0.000 |   0.213 |    0.268 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.044 |       |  -0.139 |   -0.195 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.044 | 0.002 |  -0.137 |   -0.193 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.033 | 0.038 |  -0.099 |   -0.155 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.034 | 0.004 |  -0.095 |   -0.151 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.070 | 0.052 |  -0.043 |   -0.098 | 
     | sb_1b/out_3_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.070 | 0.004 |  -0.039 |   -0.095 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin sb_1b/out_0_0_id1_reg_0_/CP 
Endpoint:   sb_1b/out_0_0_id1_reg_0_/D (^) checked with  leading edge of 'ideal_
clock'
Beginpoint: sb_1b/in_1_0[0]            (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.038
- Setup                         0.097
+ Path Delay                    0.390
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.199
= Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |     Cell      |  Slew | Delay | Arrival | Required | 
     |                          |              |               |       |       |  Time   |   Time   | 
     |--------------------------+--------------+---------------+-------+-------+---------+----------| 
     | sb_1b                    | in_1_0[0] ^  | sb_unq2       |       |       |   0.000 |    0.056 | 
     | sb_1b/U25                |              | INR2D0BWP40   | 0.054 | 0.000 |   0.000 |    0.056 | 
     | sb_1b/U25                | A1 ^ -> ZN ^ | INR2D0BWP40   | 0.060 | 0.068 |   0.069 |    0.125 | 
     | sb_1b/U21                |              | AOI211D0BWP40 | 0.060 | 0.000 |   0.069 |    0.125 | 
     | sb_1b/U21                | C ^ -> ZN v  | AOI211D0BWP40 | 0.056 | 0.042 |   0.111 |    0.167 | 
     | sb_1b/U12                |              | AOI21D1BWP40  | 0.056 | 0.000 |   0.111 |    0.167 | 
     | sb_1b/U12                | B v -> ZN ^  | AOI21D1BWP40  | 0.101 | 0.088 |   0.199 |    0.255 | 
     | sb_1b/out_0_0_id1_reg_0_ |              | EDFQD1BWP40   | 0.101 | 0.000 |   0.199 |    0.255 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                          |            |             |       |       |  Time   |   Time   | 
     |--------------------------+------------+-------------+-------+-------+---------+----------| 
     |                          | clk_in ^   |             | 0.044 |       |  -0.139 |   -0.195 | 
     | CTS_ccl_a_buf_00011      |            | CKBD20BWP40 | 0.044 | 0.002 |  -0.137 |   -0.193 | 
     | CTS_ccl_a_buf_00011      | I ^ -> Z ^ | CKBD20BWP40 | 0.033 | 0.038 |  -0.099 |   -0.155 | 
     | CTS_ccl_a_buf_00006      |            | CKBD4BWP40  | 0.034 | 0.004 |  -0.095 |   -0.151 | 
     | CTS_ccl_a_buf_00006      | I ^ -> Z ^ | CKBD4BWP40  | 0.070 | 0.052 |  -0.043 |   -0.099 | 
     | sb_1b/out_0_0_id1_reg_0_ |            | EDFQD1BWP40 | 0.070 | 0.004 |  -0.038 |   -0.094 | 
     +------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin sb_wide/out_2_2_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_2_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_2[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.043
- Setup                         0.023
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.249
- Arrival Time                  0.192
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_2[5] v  | sb_unq1      |       |       |   0.000 |    0.057 | 
     | sb_wide/U768               |              | AOI22D0BWP40 | 0.037 | 0.000 |   0.000 |    0.057 | 
     | sb_wide/U768               | B1 v -> ZN ^ | AOI22D0BWP40 | 0.126 | 0.109 |   0.109 |    0.166 | 
     | sb_wide/U769               |              | ND2D1BWP40   | 0.126 | 0.000 |   0.109 |    0.166 | 
     | sb_wide/U769               | A2 ^ -> ZN v | ND2D1BWP40   | 0.076 | 0.082 |   0.192 |    0.248 | 
     | sb_wide/out_2_2_id1_reg_5_ |              | DFQD2BWP40   | 0.076 | 0.000 |   0.192 |    0.249 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.196 | 
     | CTS_ccl_a_buf_00011                    |             | CKBD20BWP40  | 0.044 | 0.002 |  -0.137 |   -0.194 | 
     | CTS_ccl_a_buf_00011                    | I ^ -> Z ^  | CKBD20BWP40  | 0.033 | 0.038 |  -0.099 |   -0.156 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch |             | CKLNQD3BWP40 | 0.034 | 0.004 |  -0.095 |   -0.152 | 
     | sb_wide/clk_gate_out_2_2_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.050 | 0.051 |  -0.044 |   -0.101 | 
     | sb_wide/out_2_2_id1_reg_5_             |             | DFQD2BWP40   | 0.050 | 0.000 |  -0.043 |   -0.100 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_3_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_3_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[3]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.028
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.198
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[3] v  | sb_unq1      |       |       |   0.000 |    0.057 | 
     | sb_wide/U1331              |              | AOI22D0BWP40 | 0.047 | 0.000 |   0.000 |    0.057 | 
     | sb_wide/U1331              | B1 v -> ZN ^ | AOI22D0BWP40 | 0.101 | 0.084 |   0.084 |    0.141 | 
     | sb_wide/U1332              |              | ND2D2BWP40   | 0.101 | 0.000 |   0.084 |    0.141 | 
     | sb_wide/U1332              | A2 ^ -> ZN v | ND2D2BWP40   | 0.096 | 0.113 |   0.197 |    0.254 | 
     | sb_wide/out_2_4_id1_reg_3_ |              | DFQD2BWP40   | 0.096 | 0.001 |   0.198 |    0.255 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.196 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.154 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.146 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.090 | 
     | sb_wide/out_2_4_id1_reg_3_             |             | DFQD2BWP40   | 0.054 | 0.001 |  -0.032 |   -0.089 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin sb_wide/out_2_4_id1_reg_5_/CP 
Endpoint:   sb_wide/out_2_4_id1_reg_5_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: sb_wide/in_1_4[5]            (v) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: analysis_default
Other End Arrival Time         -0.032
- Setup                         0.027
+ Path Delay                    0.315
+ CPPR Adjustment               0.000
= Required Time                 0.255
- Arrival Time                  0.198
= Slack Time                    0.057
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc      |     Cell     |  Slew | Delay | Arrival | Required | 
     |                            |              |              |       |       |  Time   |   Time   | 
     |----------------------------+--------------+--------------+-------+-------+---------+----------| 
     | sb_wide                    | in_1_4[5] v  | sb_unq1      |       |       |   0.000 |    0.057 | 
     | sb_wide/U1343              |              | AOI22D0BWP40 | 0.046 | 0.000 |   0.000 |    0.057 | 
     | sb_wide/U1343              | B1 v -> ZN ^ | AOI22D0BWP40 | 0.097 | 0.081 |   0.081 |    0.138 | 
     | sb_wide/U1344              |              | CKND2D2BWP40 | 0.097 | 0.000 |   0.081 |    0.138 | 
     | sb_wide/U1344              | A2 ^ -> ZN v | CKND2D2BWP40 | 0.095 | 0.116 |   0.196 |    0.254 | 
     | sb_wide/out_2_4_id1_reg_5_ |              | DFQD2BWP40   | 0.094 | 0.001 |   0.198 |    0.255 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.022
     + Source Insertion Delay            -0.161
     = Beginpoint Arrival Time           -0.139
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.044 |       |  -0.139 |   -0.196 | 
     | sb_wide/CTS_ccl_a_buf_00013            |             | CKBD16BWP40  | 0.044 | 0.002 |  -0.137 |   -0.194 | 
     | sb_wide/CTS_ccl_a_buf_00013            | I ^ -> Z ^  | CKBD16BWP40  | 0.044 | 0.041 |  -0.097 |   -0.154 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch |             | CKLNQD3BWP40 | 0.048 | 0.008 |  -0.089 |   -0.146 | 
     | sb_wide/clk_gate_out_2_4_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.054 | 0.056 |  -0.033 |   -0.090 | 
     | sb_wide/out_2_4_id1_reg_5_             |             | DFQD2BWP40   | 0.054 | 0.000 |  -0.032 |   -0.090 | 
     +----------------------------------------------------------------------------------------------------------+ 

