Quartus II 32-bit
Version 11.1 Build 173 11/01/2011 SJ Full Version
47
4020
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --
|hari|study|masters_thesis|needtosee|altera_netfpga_08_08_11|danai_proj|simulation_test|danai_singlecore|de4_ethernet_2|sources_ngnp_multicore|src|plasma|
|hari|study|masters_thesis|needtosee|altera_netfpga_08_08_11|danai_proj|simulation_test|de4_ethernet_2|
sources_ngnp_multicore|src|yf32|
sources_ngnp_multicore|include|
sources_ngnp_multicore|src|
sources_ngnp_multicore|
triple_speed_ethernet-library|

ip_compiler_for_pci_express-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
DE4_Ethernet
# storage
db|DE4_Ethernet.(0).cnf
db|DE4_Ethernet.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de4_ethernet.v
c1ea95a6a81c1df5faea5de8b74915
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence
NET0NET1NET2NET3_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
ext_pll_ctrl
# storage
db|DE4_Ethernet.(1).cnf
db|DE4_Ethernet.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
ext_pll_ctrl.v
d791482ca4168ab4a772a3eb04ae83
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ext_pll_ctrl:ext_pll_ctrl_Inst
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
pll_125
# storage
db|DE4_Ethernet.(2).cnf
db|DE4_Ethernet.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pll_125.v
58b554e63723e97a9e1c5090cd93dc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pll_125:pll_125_ins
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altpll
# storage
db|DE4_Ethernet.(3).cnf
db|DE4_Ethernet.(3).cnf
# case_insensitive
# source_file
altpll.tdf
5bea4c8effe947aec6dd7d3c61b65b1f
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
LPM_HINT
CBX_MODULE_PREFIX=pll_125
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
3
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
5
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK2_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
4
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
pll_125_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
10
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# include_file {
stratix_pll.inc
a9a94c5be18105f7ae8c218a67ec9f7
stratixii_pll.inc
6797ab505ed70f1a221e4a213e16a6
cycloneii_pll.inc
c2ee779f89b3bc181df753ea85b3ef
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
pll_125:pll_125_ins|altpll:altpll_component
}
# macro_sequence

# end
# entity
pll_125_altpll
# storage
db|DE4_Ethernet.(4).cnf
db|DE4_Ethernet.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|pll_125_altpll.v
f0eb7812e6de8b6cf741b5375e8a50
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pll_125:pll_125_ins|altpll:altpll_component|pll_125_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
gen_reset_n
# storage
db|DE4_Ethernet.(5).cnf
db|DE4_Ethernet.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
gen_reset_n.v
a65c7b55cce90e32d4063513a3101
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ctr_width
20
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
gen_reset_n:system_gen_reset_n
gen_reset_n:net_gen_reset_n
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altgx_reconfig
# storage
db|DE4_Ethernet.(6).cnf
db|DE4_Ethernet.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altgx_reconfig.v
a75e9d544743fb7e2fb474b2003c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altgx_reconfig_alt2gxb_reconfig_v3p
# storage
db|DE4_Ethernet.(7).cnf
db|DE4_Ethernet.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altgx_reconfig.v
a75e9d544743fb7e2fb474b2003c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
alt_cal
# storage
db|DE4_Ethernet.(8).cnf
db|DE4_Ethernet.(8).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_cal.v
4afecf0d19cf76b634bd14bb418b425
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
sim_model_mode
FALSE
PARAMETER_STRING
USR
lpm_type
alt_cal
PARAMETER_STRING
USR
lpm_hint
UNUSED
PARAMETER_STRING
DEF
number_of_channels
1
PARAMETER_SIGNED_DEC
USR
channel_address_width
0
PARAMETER_SIGNED_DEC
USR
sample_length
01100100
PARAMETER_UNSIGNED_BIN
DEF
IDLE
00000
PARAMETER_UNSIGNED_BIN
DEF
CH_WAIT
00001
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_SET
00010
PARAMETER_UNSIGNED_BIN
DEF
OFFSETS_PDEN_RD
00011
PARAMETER_UNSIGNED_BIN
DEF
OFFSETS_PDEN_WR
00100
PARAMETER_UNSIGNED_BIN
DEF
CAL_PD_WR
00101
PARAMETER_UNSIGNED_BIN
DEF
CAL_RX_RD
00110
PARAMETER_UNSIGNED_BIN
DEF
CAL_RX_WR
00111
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_WAIT
01000
PARAMETER_UNSIGNED_BIN
DEF
SAMPLE_TB
01001
PARAMETER_UNSIGNED_BIN
DEF
TEST_INPUT
01010
PARAMETER_UNSIGNED_BIN
DEF
CH_ADV
01100
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_READ
01110
PARAMETER_UNSIGNED_BIN
DEF
DPRIO_WRITE
01111
PARAMETER_UNSIGNED_BIN
DEF
KICK_SETWAIT
01011
PARAMETER_UNSIGNED_BIN
DEF
KICK_START_RD
01101
PARAMETER_UNSIGNED_BIN
DEF
KICK_START_WR
10000
PARAMETER_UNSIGNED_BIN
DEF
KICK_PAUSE
10001
PARAMETER_UNSIGNED_BIN
DEF
KICK_DELAY_OC
10010
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_ON_RD
10011
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_ON_WR
10100
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_OFF_RD
10101
PARAMETER_UNSIGNED_BIN
DEF
TESTBUS_OFF_WR
10110
PARAMETER_UNSIGNED_BIN
DEF
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
alt_cal_edge_detect
# storage
db|DE4_Ethernet.(9).cnf
db|DE4_Ethernet.(9).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
alt_cal.v
4afecf0d19cf76b634bd14bb418b425
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|alt_cal_edge_detect:pd0_det
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|alt_cal_edge_detect:pd90_det
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|alt_cal_edge_detect:pd180_det
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|alt_cal_edge_detect:pd270_det
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altgx_reconfig_alt_dprio_vcj
# storage
db|DE4_Ethernet.(10).cnf
db|DE4_Ethernet.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
altgx_reconfig.v
a75e9d544743fb7e2fb474b2003c74
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
lpm_compare
# storage
db|DE4_Ethernet.(11).cnf
db|DE4_Ethernet.(11).cnf
# case_insensitive
# source_file
lpm_compare.tdf
705288e650b92cbf9e4aa17d1e1a1e93
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_b0e
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
agb
-1
3
aeb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:pre_amble_cmpr
}
# macro_sequence

# end
# entity
cmpr_b0e
# storage
db|DE4_Ethernet.(12).cnf
db|DE4_Ethernet.(12).cnf
# case_insensitive
# source_file
db|cmpr_b0e.tdf
fe54ad568f62d4b43b9885bb83f39d16
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
agb
-1
3
aeb
-1
3
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:pre_amble_cmpr|cmpr_b0e:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE4_Ethernet.(13).cnf
db|DE4_Ethernet.(13).cnf
# case_insensitive
# source_file
lpm_compare.tdf
705288e650b92cbf9e4aa17d1e1a1e93
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_n3e
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
datab
-1
3
dataa
-1
3
alb
-1
3
ageb
-1
3
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:rd_data_output_cmpr
}
# macro_sequence

# end
# entity
cmpr_n3e
# storage
db|DE4_Ethernet.(14).cnf
db|DE4_Ethernet.(14).cnf
# case_insensitive
# source_file
db|cmpr_n3e.tdf
5eb5758f6ad687af57b234de2bd85e0
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
alb
-1
3
ageb
-1
3
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:rd_data_output_cmpr|cmpr_n3e:auto_generated
}
# macro_sequence

# end
# entity
lpm_compare
# storage
db|DE4_Ethernet.(15).cnf
db|DE4_Ethernet.(15).cnf
# case_insensitive
# source_file
lpm_compare.tdf
705288e650b92cbf9e4aa17d1e1a1e93
7
# user_parameter {
lpm_width
6
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CHAIN_SIZE
8
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
CASCADE_CHAIN_LENGTH
2
CASCADE_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
cmpr_1md
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
dataa
-1
3
aeb
-1
3
datab
-1
2
}
# include_file {
comptree.inc
17f2438ef7f3db194fa362eabd6d61a
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:state_mc_cmpr
}
# macro_sequence

# end
# entity
cmpr_1md
# storage
db|DE4_Ethernet.(16).cnf
db|DE4_Ethernet.(16).cnf
# case_insensitive
# source_file
db|cmpr_1md.tdf
c7c1f76ab4d1b4375398eab52db5baa
7
# used_port {
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_compare:state_mc_cmpr|cmpr_1md:auto_generated
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_Ethernet.(17).cnf
db|DE4_Ethernet.(17).cnf
# case_insensitive
# source_file
lpm_counter.tdf
f5f9eadcf23402b6b654333b9b780ef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
6
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_hjg
PARAMETER_UNKNOWN
USR
}
# used_port {
q
-1
3
cnt_en
-1
3
clock
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_counter:state_mc_counter
}
# macro_sequence

# end
# entity
cntr_hjg
# storage
db|DE4_Ethernet.(18).cnf
db|DE4_Ethernet.(18).cnf
# case_insensitive
# source_file
db|cntr_hjg.tdf
b1e274cc20dcad7c629a8f80de71e83a
7
# used_port {
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_counter:state_mc_counter|cntr_hjg:auto_generated
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|DE4_Ethernet.(19).cnf
db|DE4_Ethernet.(19).cnf
# case_insensitive
# source_file
lpm_decode.tdf
5df6cbf724b72df12440a1f68cfa8071
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DECODES
8
PARAMETER_SIGNED_DEC
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_b8f
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq
-1
3
data
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
declut.inc
64cd55cba1c61523c3f4c888e3932d1
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_decode:state_mc_decode
}
# macro_sequence

# end
# entity
decode_b8f
# storage
db|DE4_Ethernet.(20).cnf
db|DE4_Ethernet.(20).cnf
# case_insensitive
# source_file
db|decode_b8f.tdf
cca353fba4d2fba6995fd1e8048e7bd
7
# used_port {
eq7
-1
3
eq6
-1
3
eq5
-1
3
eq4
-1
3
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|altgx_reconfig_alt_dprio_vcj:dprio|lpm_decode:state_mc_decode|decode_b8f:auto_generated
}
# macro_sequence

# end
# entity
ethernet_port_interface
# storage
db|DE4_Ethernet.(21).cnf
db|DE4_Ethernet.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|ethernet_port_interface.v
6f21726d80dcb995f6622d484b5665f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
nf2_core
# storage
db|DE4_Ethernet.(22).cnf
db|DE4_Ethernet.(22).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|nf2_core.v
75be5533e6304110952f2d753b2c309d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core
}
# macro_sequence
SRAM_ADDR_WIDTH13SRAM_ADDR_WIDTH13SRAM_ADDR_WIDTH13CPCI_NF2_ADDR_WIDTH27CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CORE_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32BLOCK_SIZE_1M_REG_ADDR_WIDTH20CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32BLOCK_SIZE_64k_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32SRAM_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32DRAM_REG_ADDR_WIDTH24CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPU_QUEUE_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32DMA_DATA_WIDTH32DMA_CTRL_WIDTH4DMA_DATA_WIDTH32DMA_CTRL_WIDTH4IO_QUEUE_STAGE_NUM8'hffWORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8WORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8WORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8WORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8BLOCK_SIZE_64k_REG_ADDR_WIDTH16BLOCK_SIZE_64k_REG_ADDR_WIDTH16WORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)MAC_GRP_0_BLOCK_ADDR4'h8CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CORE_REG_ADDR_WIDTH22CORE_REG_ADDR_WIDTH22WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)BLOCK_SIZE_1M_REG_ADDR_WIDTH20BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0DEV_ID_REG_ADDR_WIDTH16DEV_ID_REG_ADDR_WIDTH16WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)DEV_ID_BLOCK_ADDR4'h0CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)BLOCK_SIZE_1M_REG_ADDR_WIDTH20BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)BLOCK_SIZE_1M_REG_ADDR_WIDTH20BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)BLOCK_SIZE_1M_REG_ADDR_WIDTH20BLOCK_SIZE_1M_REG_ADDR_WIDTH20WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32MAC_GRP_0_BLOCK_ADDR4'h8MAC_GRP_0_BLOCK_ADDR4'h8CPU_QUEUE_0_BLOCK_ADDR4'hcCPU_QUEUE_0_BLOCK_ADDR4'hcDEV_ID_BLOCK_ADDR4'h0DMA_BLOCK_ADDR4'h4MDIO_BLOCK_ADDR4'h1BLOCK_SIZE_64k_REG_ADDR_WIDTH16WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)WORDword,width(word) * (width) +: (width)BLOCK_SIZE_64k_REG_ADDR_WIDTH16BLOCK_SIZE_64k_REG_ADDR_WIDTH16WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32WORDword,width(word) * (width) +: (width)CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
nf2_mac_grp
# storage
db|DE4_Ethernet.(23).cnf
db|DE4_Ethernet.(23).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|nf2_mac_grp.v
64e116c039facd230e515bbdeb1e15c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp
}
# macro_sequence
MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rx_queue
# storage
db|DE4_Ethernet.(24).cnf
db|DE4_Ethernet.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|rx_queue.v
1faca88435dbfe2da26fd64a2b475b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
0
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue
}
# macro_sequence
IOQ_WORD_LEN_POS32IOQ_SRC_PORT_POS16IOQ_SRC_PORT_POS16_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rxfifo_8kx9_to_72
# storage
db|DE4_Ethernet.(25).cnf
db|DE4_Ethernet.(25).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|megafunctions|rxfifo_8kx9_to_72.v
d3f5ad1ffd9ed43c45226f35bb321aa
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
dcfifo_mixed_widths
# storage
db|DE4_Ethernet.(26).cnf
db|DE4_Ethernet.(26).cnf
# case_insensitive
# source_file
dcfifo_mixed_widths.tdf
e6a3bd771f97ad966bae6a2b7c3e7b27
7
# user_parameter {
ACF_DISABLE_MLAB_RAM_USE
FALSE
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
LPM_NUMWORDS
32768
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
LPM_WIDTH
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTH_R
72
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
15
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU_R
12
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
dcfifo_1ep1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
}
# macro_sequence

# end
# entity
dcfifo_1ep1
# storage
db|DE4_Ethernet.(27).cnf
db|DE4_Ethernet.(27).cnf
# case_insensitive
# source_file
db|dcfifo_1ep1.tdf
6e781f97d2133ff0d4dad25de6ff56a
7
# used_port {
wrusedw9
-1
3
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw14
-1
3
wrusedw13
-1
3
wrusedw12
-1
3
wrusedw11
-1
3
wrusedw10
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_6fb
# storage
db|DE4_Ethernet.(28).cnf
db|DE4_Ethernet.(28).cnf
# case_insensitive
# source_file
db|a_gray2bin_6fb.tdf
c73c0ab8ae72a6404448e8725858
7
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray12
-1
3
gray11
-1
3
gray10
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin12
-1
3
bin11
-1
3
bin10
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_gray2bin_6fb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_547
# storage
db|DE4_Ethernet.(29).cnf
db|DE4_Ethernet.(29).cnf
# case_insensitive
# source_file
db|a_graycounter_547.tdf
84487461c1b3f138883363441c685598
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_547:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_547:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_547:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_547:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_0ic
# storage
db|DE4_Ethernet.(30).cnf
db|DE4_Ethernet.(30).cnf
# case_insensitive
# source_file
db|a_graycounter_0ic.tdf
61c58abf7e4c6c24d49d4995f8913d4
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_0ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_0ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_0ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|a_graycounter_0ic:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_40a1
# storage
db|DE4_Ethernet.(31).cnf
db|DE4_Ethernet.(31).cnf
# case_insensitive
# source_file
db|altsyncram_40a1.tdf
87fd1e45522d4f75ab88cfab7923966a
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a14
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram
}
# macro_sequence

# end
# entity
decode_a57
# storage
db|DE4_Ethernet.(32).cnf
db|DE4_Ethernet.(32).cnf
# case_insensitive
# source_file
db|decode_a57.tdf
9495ea1a64ebdf894391993f07c1fdb
7
# used_port {
eq3
-1
3
eq2
-1
3
eq1
-1
3
eq0
-1
3
enable
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:decode14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:wren_decode_a
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:decode14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:wren_decode_a
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:decode14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:wren_decode_a
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:decode14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|decode_a57:wren_decode_a
}
# macro_sequence

# end
# entity
mux_b18
# storage
db|DE4_Ethernet.(33).cnf
db|DE4_Ethernet.(33).cnf
# case_insensitive
# source_file
db|mux_b18.tdf
b33e516e2fac1f38a48ef7fa2d25ea66
7
# used_port {
sel1
-1
3
sel0
-1
3
result9
-1
3
result8
-1
3
result71
-1
3
result70
-1
3
result7
-1
3
result69
-1
3
result68
-1
3
result67
-1
3
result66
-1
3
result65
-1
3
result64
-1
3
result63
-1
3
result62
-1
3
result61
-1
3
result60
-1
3
result6
-1
3
result59
-1
3
result58
-1
3
result57
-1
3
result56
-1
3
result55
-1
3
result54
-1
3
result53
-1
3
result52
-1
3
result51
-1
3
result50
-1
3
result5
-1
3
result49
-1
3
result48
-1
3
result47
-1
3
result46
-1
3
result45
-1
3
result44
-1
3
result43
-1
3
result42
-1
3
result41
-1
3
result40
-1
3
result4
-1
3
result39
-1
3
result38
-1
3
result37
-1
3
result36
-1
3
result35
-1
3
result34
-1
3
result33
-1
3
result32
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data99
-1
3
data98
-1
3
data97
-1
3
data96
-1
3
data95
-1
3
data94
-1
3
data93
-1
3
data92
-1
3
data91
-1
3
data90
-1
3
data9
-1
3
data89
-1
3
data88
-1
3
data87
-1
3
data86
-1
3
data85
-1
3
data84
-1
3
data83
-1
3
data82
-1
3
data81
-1
3
data80
-1
3
data8
-1
3
data79
-1
3
data78
-1
3
data77
-1
3
data76
-1
3
data75
-1
3
data74
-1
3
data73
-1
3
data72
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data287
-1
3
data286
-1
3
data285
-1
3
data284
-1
3
data283
-1
3
data282
-1
3
data281
-1
3
data280
-1
3
data28
-1
3
data279
-1
3
data278
-1
3
data277
-1
3
data276
-1
3
data275
-1
3
data274
-1
3
data273
-1
3
data272
-1
3
data271
-1
3
data270
-1
3
data27
-1
3
data269
-1
3
data268
-1
3
data267
-1
3
data266
-1
3
data265
-1
3
data264
-1
3
data263
-1
3
data262
-1
3
data261
-1
3
data260
-1
3
data26
-1
3
data259
-1
3
data258
-1
3
data257
-1
3
data256
-1
3
data255
-1
3
data254
-1
3
data253
-1
3
data252
-1
3
data251
-1
3
data250
-1
3
data25
-1
3
data249
-1
3
data248
-1
3
data247
-1
3
data246
-1
3
data245
-1
3
data244
-1
3
data243
-1
3
data242
-1
3
data241
-1
3
data240
-1
3
data24
-1
3
data239
-1
3
data238
-1
3
data237
-1
3
data236
-1
3
data235
-1
3
data234
-1
3
data233
-1
3
data232
-1
3
data231
-1
3
data230
-1
3
data23
-1
3
data229
-1
3
data228
-1
3
data227
-1
3
data226
-1
3
data225
-1
3
data224
-1
3
data223
-1
3
data222
-1
3
data221
-1
3
data220
-1
3
data22
-1
3
data219
-1
3
data218
-1
3
data217
-1
3
data216
-1
3
data215
-1
3
data214
-1
3
data213
-1
3
data212
-1
3
data211
-1
3
data210
-1
3
data21
-1
3
data209
-1
3
data208
-1
3
data207
-1
3
data206
-1
3
data205
-1
3
data204
-1
3
data203
-1
3
data202
-1
3
data201
-1
3
data200
-1
3
data20
-1
3
data2
-1
3
data199
-1
3
data198
-1
3
data197
-1
3
data196
-1
3
data195
-1
3
data194
-1
3
data193
-1
3
data192
-1
3
data191
-1
3
data190
-1
3
data19
-1
3
data189
-1
3
data188
-1
3
data187
-1
3
data186
-1
3
data185
-1
3
data184
-1
3
data183
-1
3
data182
-1
3
data181
-1
3
data180
-1
3
data18
-1
3
data179
-1
3
data178
-1
3
data177
-1
3
data176
-1
3
data175
-1
3
data174
-1
3
data173
-1
3
data172
-1
3
data171
-1
3
data170
-1
3
data17
-1
3
data169
-1
3
data168
-1
3
data167
-1
3
data166
-1
3
data165
-1
3
data164
-1
3
data163
-1
3
data162
-1
3
data161
-1
3
data160
-1
3
data16
-1
3
data159
-1
3
data158
-1
3
data157
-1
3
data156
-1
3
data155
-1
3
data154
-1
3
data153
-1
3
data152
-1
3
data151
-1
3
data150
-1
3
data15
-1
3
data149
-1
3
data148
-1
3
data147
-1
3
data146
-1
3
data145
-1
3
data144
-1
3
data143
-1
3
data142
-1
3
data141
-1
3
data140
-1
3
data14
-1
3
data139
-1
3
data138
-1
3
data137
-1
3
data136
-1
3
data135
-1
3
data134
-1
3
data133
-1
3
data132
-1
3
data131
-1
3
data130
-1
3
data13
-1
3
data129
-1
3
data128
-1
3
data127
-1
3
data126
-1
3
data125
-1
3
data124
-1
3
data123
-1
3
data122
-1
3
data121
-1
3
data120
-1
3
data12
-1
3
data119
-1
3
data118
-1
3
data117
-1
3
data116
-1
3
data115
-1
3
data114
-1
3
data113
-1
3
data112
-1
3
data111
-1
3
data110
-1
3
data11
-1
3
data109
-1
3
data108
-1
3
data107
-1
3
data106
-1
3
data105
-1
3
data104
-1
3
data103
-1
3
data102
-1
3
data101
-1
3
data100
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|mux_b18:mux15
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|mux_b18:mux15
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|mux_b18:mux15
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|altsyncram_40a1:fifo_ram|mux_b18:mux15
}
# macro_sequence

# end
# entity
alt_synch_pipe_vld
# storage
db|DE4_Ethernet.(34).cnf
db|DE4_Ethernet.(34).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_vld.tdf
a1675d14deeb848924626eb641e8b61b
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_ve9
# storage
db|DE4_Ethernet.(35).cnf
db|DE4_Ethernet.(35).cnf
# case_insensitive
# source_file
db|dffpipe_ve9.tdf
785fa049d438c3c2f9399685c26345a
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe16
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe16
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe16
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_vld:rs_dgwp|dffpipe_ve9:dffpipe16
}
# macro_sequence

# end
# entity
dffpipe_0f9
# storage
db|DE4_Ethernet.(36).cnf
db|DE4_Ethernet.(36).cnf
# case_insensitive
# source_file
db|dffpipe_0f9.tdf
1737262cf55776ce7c64b64dd55b42e
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_0f9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_0f9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_0f9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_0f9:ws_brp
}
# macro_sequence

# end
# entity
dffpipe_1f9
# storage
db|DE4_Ethernet.(37).cnf
db|DE4_Ethernet.(37).cnf
# case_insensitive
# source_file
db|dffpipe_1f9.tdf
ec5b9529b1c4e7acdb64d5ccd854e
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d15
-1
3
d14
-1
3
d13
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_1f9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_1f9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_1f9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|dffpipe_1f9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_0md
# storage
db|DE4_Ethernet.(38).cnf
db|DE4_Ethernet.(38).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_0md.tdf
295b2138a18f7e67dd9f03b37042ee
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_2f9
# storage
db|DE4_Ethernet.(39).cnf
db|DE4_Ethernet.(39).cnf
# case_insensitive
# source_file
db|dffpipe_2f9.tdf
378d938ddc5c1242cd1f2aa3c317df2f
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d12
-1
3
d11
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe21
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe21
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe21
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|alt_synch_pipe_0md:ws_dgrp|dffpipe_2f9:dffpipe21
}
# macro_sequence

# end
# entity
cmpr_n46
# storage
db|DE4_Ethernet.(40).cnf
db|DE4_Ethernet.(40).cnf
# case_insensitive
# source_file
db|cmpr_n46.tdf
d36f45b357acbc822344c2842f389eb
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cmpr_n46:wrfull_eq_comp
}
# macro_sequence

# end
# entity
cntr_41e
# storage
db|DE4_Ethernet.(41).cnf
db|DE4_Ethernet.(41).cnf
# case_insensitive
# source_file
db|cntr_41e.tdf
1b65833b2cf031693407b58101118
7
# used_port {
q2
-1
3
q1
-1
3
q0
-1
3
cout
-1
3
cnt_en
-1
3
clock
-1
3
aset
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxfifo_8kx9_to_72:rx_fifo_64.gmac_rx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_1ep1:auto_generated|cntr_41e:cntr_b
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cntr_41e:cntr_b
}
# macro_sequence

# end
# entity
rxlengthfifo_128x13
# storage
db|DE4_Ethernet.(42).cnf
db|DE4_Ethernet.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|megafunctions|rxlengthfifo_128x13.v
9259c1bf3274f6fdb36556342a3b9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
dcfifo_mixed_widths
# storage
db|DE4_Ethernet.(43).cnf
db|DE4_Ethernet.(43).cnf
# case_insensitive
# source_file
dcfifo_mixed_widths.tdf
e6a3bd771f97ad966bae6a2b7c3e7b27
7
# user_parameter {
ACF_DISABLE_MLAB_RAM_USE
FALSE
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
LPM_NUMWORDS
512
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
LPM_WIDTH
15
PARAMETER_SIGNED_DEC
USR
LPM_WIDTH_R
15
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU_R
9
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
dcfifo_hfo1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
}
# macro_sequence

# end
# entity
dcfifo_hfo1
# storage
db|DE4_Ethernet.(44).cnf
db|DE4_Ethernet.(44).cnf
# case_insensitive
# source_file
db|dcfifo_hfo1.tdf
1ccec14bc86de0abc8b860281447c2e4
7
# used_port {
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated
}
# macro_sequence

# end
# entity
a_graycounter_447
# storage
db|DE4_Ethernet.(45).cnf
db|DE4_Ethernet.(45).cnf
# case_insensitive
# source_file
db|a_graycounter_447.tdf
b334fdd76e78b17b364eaefcca883
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_447:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_447:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_447:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_447:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_1ic
# storage
db|DE4_Ethernet.(46).cnf
db|DE4_Ethernet.(46).cnf
# case_insensitive
# source_file
db|a_graycounter_1ic.tdf
611db8a390d5684312737dc5a08bf17f
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_1ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_1ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_1ic:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|a_graycounter_1ic:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_nu91
# storage
db|DE4_Ethernet.(47).cnf
db|DE4_Ethernet.(47).cnf
# case_insensitive
# source_file
db|altsyncram_nu91.tdf
36b2f1945f97f0fadbc024a79323f5bc
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|altsyncram_nu91:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|altsyncram_nu91:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|altsyncram_nu91:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|altsyncram_nu91:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_qld
# storage
db|DE4_Ethernet.(48).cnf
db|DE4_Ethernet.(48).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_qld.tdf
833deda6a3a376ffcfdeed3a7039f07c
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_3f9
# storage
db|DE4_Ethernet.(49).cnf
db|DE4_Ethernet.(49).cnf
# case_insensitive
# source_file
db|dffpipe_3f9.tdf
9c0c99cdd44408f9e658de93c30ed70
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_3f9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_3f9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_3f9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_qld:rs_dgwp|dffpipe_3f9:dffpipe14
}
# macro_sequence

# end
# entity
alt_synch_pipe_1md
# storage
db|DE4_Ethernet.(50).cnf
db|DE4_Ethernet.(50).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_1md.tdf
43608b86e7e463f89586277f75cc43
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_4f9
# storage
db|DE4_Ethernet.(51).cnf
db|DE4_Ethernet.(51).cnf
# case_insensitive
# source_file
db|dffpipe_4f9.tdf
a92a87f3a2ce7c855c542cd2bca01e47
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_4f9:dffpipe17
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_4f9:dffpipe17
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_4f9:dffpipe17
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|alt_synch_pipe_1md:ws_dgrp|dffpipe_4f9:dffpipe17
}
# macro_sequence

# end
# entity
cmpr_k46
# storage
db|DE4_Ethernet.(52).cnf
db|DE4_Ethernet.(52).cnf
# case_insensitive
# source_file
db|cmpr_k46.tdf
c5b74f4a2c24df757614c4e1141d5
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rxlengthfifo_128x13:pkt_chk_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_hfo1:auto_generated|cmpr_k46:wrfull_eq_comp
}
# macro_sequence

# end
# entity
pulse_synchronizer
# storage
db|DE4_Ethernet.(53).cnf
db|DE4_Ethernet.(53).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|pulse_synchronizer.v
20d9d652f6d7a40cde3a0f88d0f0f2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_bad_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_good_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_dropped_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_stored_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_sent_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_bad_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_good_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_dropped_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_stored_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_sent_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_bad_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_good_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_dropped_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_stored_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_sent_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_bad_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_good_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|pulse_synchronizer:rx_pkt_dropped_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_stored_sync
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|pulse_synchronizer:tx_pkt_sent_sync
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
tx_queue
# storage
db|DE4_Ethernet.(54).cnf
db|DE4_Ethernet.(54).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|tx_queue.v
6aa8eb8b5cada8b9fd648ecbfdef5491
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue
}
# macro_sequence
IOQ_BYTE_LEN_POS0IOQ_WORD_LEN_POS32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
txfifo_512x72_to_9
# storage
db|DE4_Ethernet.(55).cnf
db|DE4_Ethernet.(55).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|megafunctions|txfifo_512x72_to_9.v
6e4ca8478c19cbd440d2e283a338cf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
dcfifo_mixed_widths
# storage
db|DE4_Ethernet.(56).cnf
db|DE4_Ethernet.(56).cnf
# case_insensitive
# source_file
dcfifo_mixed_widths.tdf
e6a3bd771f97ad966bae6a2b7c3e7b27
7
# user_parameter {
ACF_DISABLE_MLAB_RAM_USE
FALSE
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
DEF
ADD_USEDW_MSB_BIT
OFF
PARAMETER_UNKNOWN
DEF
CLOCKS_ARE_SYNCHRONIZED
FALSE
PARAMETER_UNKNOWN
DEF
DELAY_RDUSEDW
1
PARAMETER_UNKNOWN
DEF
DELAY_WRUSEDW
1
PARAMETER_UNKNOWN
DEF
LPM_NUMWORDS
1024
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
LPM_WIDTH
72
PARAMETER_SIGNED_DEC
USR
LPM_WIDTH_R
9
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
10
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU_R
13
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
RDSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
READ_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
DEF
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
WRITE_ACLR_SYNCH
OFF
PARAMETER_UNKNOWN
USR
WRSYNC_DELAYPIPE
4
PARAMETER_SIGNED_DEC
USR
CBXI_PARAMETER
dcfifo_qbp1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrusedw
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q
-1
3
data
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
}
# macro_sequence

# end
# entity
dcfifo_qbp1
# storage
db|DE4_Ethernet.(57).cnf
db|DE4_Ethernet.(57).cnf
# case_insensitive
# source_file
db|dcfifo_qbp1.tdf
445a9d90a186a04b9b81ccfd82b88e52
7
# used_port {
wrusedw9
-1
3
wrusedw8
-1
3
wrusedw7
-1
3
wrusedw6
-1
3
wrusedw5
-1
3
wrusedw4
-1
3
wrusedw3
-1
3
wrusedw2
-1
3
wrusedw1
-1
3
wrusedw0
-1
3
wrreq
-1
3
wrfull
-1
3
wrclk
-1
3
rdreq
-1
3
rdempty
-1
3
rdclk
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated
}
# macro_sequence

# end
# entity
a_gray2bin_4fb
# storage
db|DE4_Ethernet.(58).cnf
db|DE4_Ethernet.(58).cnf
# case_insensitive
# source_file
db|a_gray2bin_4fb.tdf
541872cb1bd787d4b176fc161e6cba
7
# used_port {
gray9
-1
3
gray8
-1
3
gray7
-1
3
gray6
-1
3
gray5
-1
3
gray4
-1
3
gray3
-1
3
gray2
-1
3
gray10
-1
3
gray1
-1
3
gray0
-1
3
bin9
-1
3
bin8
-1
3
bin7
-1
3
bin6
-1
3
bin5
-1
3
bin4
-1
3
bin3
-1
3
bin2
-1
3
bin10
-1
3
bin1
-1
3
bin0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:ws_dgrp_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:wrptr_g_gray2bin
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_gray2bin_4fb:ws_dgrp_gray2bin
}
# macro_sequence

# end
# entity
a_graycounter_247
# storage
db|DE4_Ethernet.(59).cnf
db|DE4_Ethernet.(59).cnf
# case_insensitive
# source_file
db|a_graycounter_247.tdf
1fd41d7fadca7bd4ffb3d9b5ebbc6e
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_247:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_247:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_247:rdptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_247:rdptr_g1p
}
# macro_sequence

# end
# entity
a_graycounter_vhc
# storage
db|DE4_Ethernet.(60).cnf
db|DE4_Ethernet.(60).cnf
# case_insensitive
# source_file
db|a_graycounter_vhc.tdf
68f5d11cf7e6636db22dd4a516f88c
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_vhc:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_vhc:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_vhc:wrptr_g1p
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|a_graycounter_vhc:wrptr_g1p
}
# macro_sequence

# end
# entity
altsyncram_10a1
# storage
db|DE4_Ethernet.(61).cnf
db|DE4_Ethernet.(61).cnf
# case_insensitive
# source_file
db|altsyncram_10a1.tdf
84453f4b274b45a6c60b2a28bf2ff40
7
# used_port {
wren_a
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
addressstall_b
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
aclr1
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|altsyncram_10a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|altsyncram_10a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|altsyncram_10a1:fifo_ram
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|altsyncram_10a1:fifo_ram
}
# macro_sequence

# end
# entity
alt_synch_pipe_rld
# storage
db|DE4_Ethernet.(62).cnf
db|DE4_Ethernet.(62).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_rld.tdf
47c6d4edc4adb66ef1698cd09c3781bc
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp
}
# macro_sequence

# end
# entity
dffpipe_qe9
# storage
db|DE4_Ethernet.(63).cnf
db|DE4_Ethernet.(63).cnf
# case_insensitive
# source_file
db|dffpipe_qe9.tdf
987883c5ae4158f599e29f342522ec6
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe14
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_qe9:dffpipe14
}
# macro_sequence

# end
# entity
dffpipe_pe9
# storage
db|DE4_Ethernet.(64).cnf
db|DE4_Ethernet.(64).cnf
# case_insensitive
# source_file
db|dffpipe_pe9.tdf
57d25b5f4a645835caa12dbecdbbd5b7
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_bwp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_brp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|dffpipe_pe9:ws_bwp
}
# macro_sequence

# end
# entity
alt_synch_pipe_sld
# storage
db|DE4_Ethernet.(65).cnf
db|DE4_Ethernet.(65).cnf
# case_insensitive
# source_file
db|alt_synch_pipe_sld.tdf
eaf827ec0886f621d5564a4bebf5aa2
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp
}
# macro_sequence

# end
# entity
dffpipe_re9
# storage
db|DE4_Ethernet.(66).cnf
db|DE4_Ethernet.(66).cnf
# case_insensitive
# source_file
db|dffpipe_re9.tdf
e3b873a952a9726571c304122f797aa
7
# used_port {
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
d9
-1
3
d8
-1
3
d7
-1
3
d6
-1
3
d5
-1
3
d4
-1
3
d3
-1
3
d2
-1
3
d10
-1
3
d1
-1
3
d0
-1
3
clrn
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe18
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe18
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe18
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe18
}
# macro_sequence

# end
# entity
cmpr_l46
# storage
db|DE4_Ethernet.(67).cnf
db|DE4_Ethernet.(67).cnf
# case_insensitive
# source_file
db|cmpr_l46.tdf
49218d666eec3f32c4e36d16454b97
7
# used_port {
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:wrfull_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:rdempty_eq_comp
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|txfifo_512x72_to_9:tx_fifo_64.gmac_tx_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_qbp1:auto_generated|cmpr_l46:wrfull_eq_comp
}
# macro_sequence

# end
# entity
mac_grp_regs
# storage
db|DE4_Ethernet.(68).cnf
db|DE4_Ethernet.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|mac_grp_regs.v
fd1eb5c21c85fe0cc6ed4fbb2610fd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|mac_grp_regs:mac_grp_regs
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|mac_grp_regs:mac_grp_regs
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|mac_grp_regs:mac_grp_regs
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|mac_grp_regs:mac_grp_regs
}
# macro_sequence
MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32MAC_GRP_RX_QUEUE_NUM_PKTS_DROPPED_FULL16'h3MAC_GRP_RX_QUEUE_NUM_PKTS_DROPPED_BAD16'h4MAC_GRP_RX_QUEUE_NUM_PKTS_STORED16'h2MAC_GRP_RX_QUEUE_NUM_WORDS_PUSHED16'h6MAC_GRP_RX_QUEUE_NUM_BYTES_PUSHED16'h7MAC_GRP_TX_QUEUE_NUM_PKTS_SENT16'haMAC_GRP_TX_QUEUE_NUM_WORDS_PUSHED16'hbMAC_GRP_TX_QUEUE_NUM_BYTES_PUSHED16'hcMAC_GRP_TX_QUEUE_NUM_PKTS_IN_QUEUE16'h8MAC_GRP_TX_QUEUE_NUM_PKTS_ENQUEUED16'h9MAC_GRP_RX_QUEUE_NUM_PKTS_DEQUEUED16'h5MAC_GRP_RX_QUEUE_NUM_PKTS_IN_QUEUE16'h1MAC_GRP_RX_QUEUE_DISABLE_BIT_NUM1MAC_GRP_TX_QUEUE_DISABLE_BIT_NUM0MAC_GRP_RESET_MAC_BIT_NUM2MAC_GRP_MAC_DIS_JUMBO_TX_BIT_NUM5MAC_GRP_MAC_DIS_JUMBO_RX_BIT_NUM6MAC_GRP_MAC_DIS_CRC_CHECK_BIT_NUM7MAC_GRP_MAC_DIS_CRC_GEN_BIT_NUM8MAC_GRP_MAC_DISABLE_RX_BIT_NUM4MAC_GRP_MAC_DISABLE_TX_BIT_NUM3MAC_GRP_REG_ADDR_WIDTH16MAC_GRP_CONTROL16'h0MAC_GRP_RX_QUEUE_NUM_PKTS_DROPPED_FULL16'h3MAC_GRP_RX_QUEUE_NUM_PKTS_DROPPED_BAD16'h4MAC_GRP_RX_QUEUE_NUM_PKTS_STORED16'h2MAC_GRP_RX_QUEUE_NUM_WORDS_PUSHED16'h6MAC_GRP_RX_QUEUE_NUM_BYTES_PUSHED16'h7MAC_GRP_TX_QUEUE_NUM_PKTS_SENT16'haMAC_GRP_TX_QUEUE_NUM_WORDS_PUSHED16'hbMAC_GRP_TX_QUEUE_NUM_BYTES_PUSHED16'hcMAC_GRP_CONTROL16'h0MAC_GRP_TX_QUEUE_NUM_PKTS_IN_QUEUE16'h8MAC_GRP_TX_QUEUE_NUM_PKTS_ENQUEUED16'h9MAC_GRP_RX_QUEUE_NUM_PKTS_DEQUEUED16'h5MAC_GRP_RX_QUEUE_NUM_PKTS_IN_QUEUE16'h1CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
nf2_mac_grp
# storage
db|DE4_Ethernet.(69).cnf
db|DE4_Ethernet.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|nf2_mac_grp.v
64e116c039facd230e515bbdeb1e15c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp
}
# macro_sequence
MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rx_queue
# storage
db|DE4_Ethernet.(70).cnf
db|DE4_Ethernet.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|rx_queue.v
1faca88435dbfe2da26fd64a2b475b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue
}
# macro_sequence
IOQ_WORD_LEN_POS32IOQ_SRC_PORT_POS16IOQ_SRC_PORT_POS16_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
nf2_mac_grp
# storage
db|DE4_Ethernet.(71).cnf
db|DE4_Ethernet.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|nf2_mac_grp.v
64e116c039facd230e515bbdeb1e15c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp
}
# macro_sequence
MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rx_queue
# storage
db|DE4_Ethernet.(72).cnf
db|DE4_Ethernet.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|rx_queue.v
1faca88435dbfe2da26fd64a2b475b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue
}
# macro_sequence
IOQ_WORD_LEN_POS32IOQ_SRC_PORT_POS16IOQ_SRC_PORT_POS16_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
nf2_mac_grp
# storage
db|DE4_Ethernet.(73).cnf
db|DE4_Ethernet.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|nf2_mac_grp.v
64e116c039facd230e515bbdeb1e15c
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
6
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp
}
# macro_sequence
MAC_GRP_REG_ADDR_WIDTH16CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rx_queue
# storage
db|DE4_Ethernet.(74).cnf
db|DE4_Ethernet.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|rx_tx_queues|rx_queue.v
1faca88435dbfe2da26fd64a2b475b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
ENABLE_HEADER
1
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
11111111
PARAMETER_UNSIGNED_BIN
USR
PORT_NUMBER
6
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue
}
# macro_sequence
IOQ_WORD_LEN_POS32IOQ_SRC_PORT_POS16IOQ_SRC_PORT_POS16_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
jtag_bus
# storage
db|DE4_Ethernet.(75).cnf
db|DE4_Ethernet.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|jtag_interface|jtag_bus.v
69622923de479b958b2ab0a116d1e667
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
CPCI_NF2_ADDR_WIDTH
27
PARAMETER_SIGNED_DEC
DEF
CPCI_NF2_DATA_WIDTH
32
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
pci2net_16x60
# storage
db|DE4_Ethernet.(76).cnf
db|DE4_Ethernet.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|jtag_interface|megafunctions|pci2net_16x60.v
668564b6d692a2da9e849756fbb18f6b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
scfifo
# storage
db|DE4_Ethernet.(77).cnf
db|DE4_Ethernet.(77).cnf
# case_insensitive
# source_file
scfifo.tdf
e6eefb57de75509bccfc31239acb7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
60
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
16
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
4
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
11
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
2
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_1sg1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
aclr
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component
}
# macro_sequence

# end
# entity
scfifo_1sg1
# storage
db|DE4_Ethernet.(78).cnf
db|DE4_Ethernet.(78).cnf
# case_insensitive
# source_file
db|scfifo_1sg1.tdf
88583d738c9389b82f626da84790121d
7
# used_port {
wrreq
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
almost_empty
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_2ia1
# storage
db|DE4_Ethernet.(79).cnf
db|DE4_Ethernet.(79).cnf
# case_insensitive
# source_file
db|a_dpfifo_2ia1.tdf
5cbdca5811fdd594e49563ddcc7add5
7
# used_port {
wreq
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_66f
# storage
db|DE4_Ethernet.(80).cnf
db|DE4_Ethernet.(80).cnf
# case_insensitive
# source_file
db|a_fefifo_66f.tdf
694f875dd6d191295ddf1e5ce2d9c7b0
7
# used_port {
wreq
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|a_fefifo_66f:fifo_state
}
# macro_sequence

# end
# entity
cntr_8l7
# storage
db|DE4_Ethernet.(81).cnf
db|DE4_Ethernet.(81).cnf
# case_insensitive
# source_file
db|cntr_8l7.tdf
3c287e4b6905d5eaf8bf782a1455b8
7
# used_port {
updown
-1
3
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|a_fefifo_66f:fifo_state|cntr_8l7:count_usedw
}
# macro_sequence

# end
# entity
dpram_6g71
# storage
db|DE4_Ethernet.(82).cnf
db|DE4_Ethernet.(82).cnf
# case_insensitive
# source_file
db|dpram_6g71.tdf
1875fcc2f295e2ff681da67c4a912d27
7
# used_port {
wren
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|dpram_6g71:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_neq1
# storage
db|DE4_Ethernet.(83).cnf
db|DE4_Ethernet.(83).cnf
# case_insensitive
# source_file
db|altsyncram_neq1.tdf
ffbd058b04adb74accbc889ed3f46da
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|dpram_6g71:FIFOram|altsyncram_neq1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_skb
# storage
db|DE4_Ethernet.(84).cnf
db|DE4_Ethernet.(84).cnf
# case_insensitive
# source_file
db|cntr_skb.tdf
ad1ccc4fe69a5125e87ba32b299cb56
7
# used_port {
sclr
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|cntr_skb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|pci2net_16x60:pci2net_fifo|scfifo:scfifo_component|scfifo_1sg1:auto_generated|a_dpfifo_2ia1:dpfifo|cntr_skb:wr_ptr
}
# macro_sequence

# end
# entity
user_data_path
# storage
db|DE4_Ethernet.(85).cnf
db|DE4_Ethernet.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|user_data_path.v
74309222917e115f418547a43dbba89d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_INPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
SRAM_DATA_WIDTH
72
PARAMETER_SIGNED_DEC
DEF
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
input_arbiter
# storage
db|DE4_Ethernet.(86).cnf
db|DE4_Ethernet.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|input_arbiter.v
85fc3cadf6a606e243193cdc6f767
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
STAGE_NUMBER
2
PARAMETER_SIGNED_DEC
USR
NUM_QUEUES
8
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
small_fifo
# storage
db|DE4_Ethernet.(87).cnf
db|DE4_Ethernet.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|small_fifo_v3.v
49bd27d6fe413fc421e26f7ec272dafd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
72
PARAMETER_SIGNED_DEC
USR
MAX_DEPTH_BITS
2
PARAMETER_SIGNED_DEC
USR
PROG_FULL_THRESHOLD
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[0].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[1].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[2].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[3].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[4].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[5].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[6].in_arb_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|small_fifo:in_arb_queues[7].in_arb_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
in_arb_regs
# storage
db|DE4_Ethernet.(88).cnf
db|DE4_Ethernet.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|in_arb_regs.v
6efab515a2e696bafbd4fae67b6fc8df
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|input_arbiter:input_arbiter|in_arb_regs:in_arb_regs
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32IN_ARB_REG_ADDR_WIDTH6UDP_REG_ADDR_WIDTH23IN_ARB_REG_ADDR_WIDTH6CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32IN_ARB_REG_ADDR_WIDTH6UDP_REG_ADDR_WIDTH23IN_ARB_REG_ADDR_WIDTH6IN_ARB_REG_ADDR_WIDTH6IN_ARB_BLOCK_ADDR17'h00002IN_ARB_NUM_PKTS_SENT6'h0IN_ARB_NUM_PKTS_SENT6'h0IN_ARB_STATE6'h7CPCI_NF2_DATA_WIDTH32IN_ARB_LAST_PKT_WORD_0_LO6'h2IN_ARB_LAST_PKT_WORD_0_HI6'h1IN_ARB_LAST_PKT_CTRL_06'h3IN_ARB_LAST_PKT_WORD_1_LO6'h5IN_ARB_LAST_PKT_WORD_1_HI6'h4IN_ARB_LAST_PKT_CTRL_16'h6_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
flow_classification
# storage
db|DE4_Ethernet.(90).cnf
db|DE4_Ethernet.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|flow_classification.v
ddba5cdf9412ba997cf7cd24ce1df7ff
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
PRO_IDLE
000
PARAMETER_UNSIGNED_BIN
DEF
PRO_FIND1
001
PARAMETER_UNSIGNED_BIN
DEF
PRO_FIND2
010
PARAMETER_UNSIGNED_BIN
DEF
PRO_FIND3
011
PARAMETER_UNSIGNED_BIN
DEF
PRO_FIND4
100
PARAMETER_UNSIGNED_BIN
DEF
FC_IDLE
001
PARAMETER_UNSIGNED_BIN
DEF
FC_LOOKUP_ROUTE
010
PARAMETER_UNSIGNED_BIN
DEF
FC_REQ
011
PARAMETER_UNSIGNED_BIN
DEF
FC_ACK
100
PARAMETER_UNSIGNED_BIN
DEF
FC_TX
101
PARAMETER_UNSIGNED_BIN
DEF
FC_CANCEL_REQ
110
PARAMETER_UNSIGNED_BIN
DEF
FC_WAIT_ACK
111
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
in_switch
# storage
db|DE4_Ethernet.(92).cnf
db|DE4_Ethernet.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|in_switch.v
6fb3c01f516171ac7f048c78bec99e0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
EMPTY_BUFF_LOOKUP
00
PARAMETER_UNSIGNED_BIN
DEF
EMPTY_BUFF_GRANT
01
PARAMETER_UNSIGNED_BIN
DEF
EMPTY_BUFF_WAIT1
10
PARAMETER_UNSIGNED_BIN
DEF
EMPTY_BUFF_WAIT2
11
PARAMETER_UNSIGNED_BIN
DEF
BYPASS_BUFF_LOOKUP
00
PARAMETER_UNSIGNED_BIN
DEF
BYPASS_BUFF_GRANT
01
PARAMETER_UNSIGNED_BIN
DEF
BYPASS_BUFF_WAIT1
10
PARAMETER_UNSIGNED_BIN
DEF
BYPASS_BUFF_WAIT2
11
PARAMETER_UNSIGNED_BIN
DEF
PORT_STATE_IDLE
001
PARAMETER_UNSIGNED_BIN
DEF
PORT_STATE_BUFF_LOOKUP
010
PARAMETER_UNSIGNED_BIN
DEF
PORT_STATE_BUFF_REQ
011
PARAMETER_UNSIGNED_BIN
DEF
PORT_STATE_TX
100
PARAMETER_UNSIGNED_BIN
DEF
PORT_STATE_CANCEL_BUFF_REQ
101
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
out_switch
# storage
db|DE4_Ethernet.(93).cnf
db|DE4_Ethernet.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|out_switch.v
e67c5feb954b339697269140c8f3252a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
OS_IDLE
001
PARAMETER_UNSIGNED_BIN
DEF
OS_LOOKUP_BUFF
010
PARAMETER_UNSIGNED_BIN
DEF
OS_PORT_REQ
011
PARAMETER_UNSIGNED_BIN
DEF
OS_TX
100
PARAMETER_UNSIGNED_BIN
DEF
OS_CANCEL
101
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
packet_buffer
# storage
db|DE4_Ethernet.(94).cnf
db|DE4_Ethernet.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|packet_buffer.v
b92f41b5dea5aa123c7af17ce2bf540
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BUFF_EMPTY
001
PARAMETER_UNSIGNED_BIN
DEF
BUFF_RECV_PKT
010
PARAMETER_UNSIGNED_BIN
DEF
BUFF_PROC_PKT
011
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_REQ
100
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_PKT
101
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_CANCEL
110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
RAM16_s36_s36_altera
# storage
db|DE4_Ethernet.(95).cnf
db|DE4_Ethernet.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ram16_s36_s36_altera.v
ef90885919378e5b9278e6247cf1460
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(96).cnf
db|DE4_Ethernet.(96).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
512
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
9
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
512
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_m3d2
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b
-1
3
q_a
-1
3
data_b
-1
3
data_a
-1
3
clock1
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_m3d2
# storage
db|DE4_Ethernet.(97).cnf
db|DE4_Ethernet.(97).cnf
# case_insensitive
# source_file
db|altsyncram_m3d2.tdf
e6a5cbea8bb11773fce4c8f6a5f8ade
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb4|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb5|RAM16_s36_s36_altera:pm|altsyncram:altsyncram_component|altsyncram_m3d2:auto_generated
}
# macro_sequence

# end
# entity
packet_buffer_bypass
# storage
db|DE4_Ethernet.(98).cnf
db|DE4_Ethernet.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|packet_buffer_bypass.v
bc2a4f1f2fe41c24bdb37c436afedcf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
BUFF_EMPTY
001
PARAMETER_UNSIGNED_BIN
DEF
BUFF_RECV_PKT
010
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_REQ
100
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_PKT
101
PARAMETER_UNSIGNED_BIN
DEF
BUFF_SEND_CANCEL
110
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb4
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb5
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
lr_old
# storage
db|DE4_Ethernet.(99).cnf
db|DE4_Ethernet.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|lr_old.v
8562c6d98a3a828815339d91c209189
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(100).cnf
db|DE4_Ethernet.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_00.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram0
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(101).cnf
db|DE4_Ethernet.(101).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_00.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_u552
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram0|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_u552
# storage
db|DE4_Ethernet.(102).cnf
db|DE4_Ethernet.(102).cnf
# case_insensitive
# source_file
db|altsyncram_u552.tdf
1e7e4c73cd99b1c13a3e4bb87328a3
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_00.mif
acbf46f8a1b7811d58618b02c7b8a96
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram0|altsyncram:altsyncram_component|altsyncram_u552:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(103).cnf
db|DE4_Ethernet.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_01.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram1
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(104).cnf
db|DE4_Ethernet.(104).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_01.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_v552
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram1|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_v552
# storage
db|DE4_Ethernet.(105).cnf
db|DE4_Ethernet.(105).cnf
# case_insensitive
# source_file
db|altsyncram_v552.tdf
e66f3b6a9a632a57d74a9f2b38e918
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_01.mif
80d0f898d306e9ebfbfda6b37a79b48
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram1|altsyncram:altsyncram_component|altsyncram_v552:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(106).cnf
db|DE4_Ethernet.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_02.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram2
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(107).cnf
db|DE4_Ethernet.(107).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_02.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram2|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_0652
# storage
db|DE4_Ethernet.(108).cnf
db|DE4_Ethernet.(108).cnf
# case_insensitive
# source_file
db|altsyncram_0652.tdf
8839b9d0fb1f4bf9142b6cfbe9f2f989
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_02.mif
8a4a7f84d75138b7b3890c91bd41b15
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram2|altsyncram:altsyncram_component|altsyncram_0652:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(109).cnf
db|DE4_Ethernet.(109).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_03.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram3
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(110).cnf
db|DE4_Ethernet.(110).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_03.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_1652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram3|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_1652
# storage
db|DE4_Ethernet.(111).cnf
db|DE4_Ethernet.(111).cnf
# case_insensitive
# source_file
db|altsyncram_1652.tdf
d22598bef3ac39631ccb1241f7b3af5b
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_03.mif
924b0b5ab72e52bc63d3c3e19f3c14c
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram3|altsyncram:altsyncram_component|altsyncram_1652:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(112).cnf
db|DE4_Ethernet.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_04.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram4
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(113).cnf
db|DE4_Ethernet.(113).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_04.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_2652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram4|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_2652
# storage
db|DE4_Ethernet.(114).cnf
db|DE4_Ethernet.(114).cnf
# case_insensitive
# source_file
db|altsyncram_2652.tdf
ad30384182ec5baf31ed4a1e07ebb
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_04.mif
9d7965aba0482cf2e10abe0f517b20
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram4|altsyncram:altsyncram_component|altsyncram_2652:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(115).cnf
db|DE4_Ethernet.(115).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_05.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram5
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(116).cnf
db|DE4_Ethernet.(116).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_05.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram5|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_3652
# storage
db|DE4_Ethernet.(117).cnf
db|DE4_Ethernet.(117).cnf
# case_insensitive
# source_file
db|altsyncram_3652.tdf
704077584eaa3a1b4e8d658ea76f6f68
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_05.mif
e480818d718d48b53ebfe442ef66358e
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram5|altsyncram:altsyncram_component|altsyncram_3652:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(118).cnf
db|DE4_Ethernet.(118).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_06.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram6
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(119).cnf
db|DE4_Ethernet.(119).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_06.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_4652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram6|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_4652
# storage
db|DE4_Ethernet.(120).cnf
db|DE4_Ethernet.(120).cnf
# case_insensitive
# source_file
db|altsyncram_4652.tdf
fbc88165751d85d9c3a2109d2925a6d0
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_06.mif
7c299a941ab2a526977f8b41bc1aa73e
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram6|altsyncram:altsyncram_component|altsyncram_4652:auto_generated
}
# macro_sequence

# end
# entity
RAMB16_S4_2_altera
# storage
db|DE4_Ethernet.(121).cnf
db|DE4_Ethernet.(121).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ramb16_s4_2_altera.v
44fb6fc8395987edded9243bad43ee6
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
init_file
cm_new_aipv4_07.mif
PARAMETER_STRING
USR
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram7
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(122).cnf
db|DE4_Ethernet.(122).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
4
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
cm_new_aipv4_07.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_5652
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_b
-1
2
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram7|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_5652
# storage
db|DE4_Ethernet.(123).cnf
db|DE4_Ethernet.(123).cnf
# case_insensitive
# source_file
db|altsyncram_5652.tdf
e1a1f120d4fdfdeba51cd264fa1913f
7
# used_port {
wren_a
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
cm_new_aipv4_07.mif
5a30f81aa779d671879c642f2c22640
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|lr_old:lr1|RAMB16_S4_2_altera:localram7|altsyncram:altsyncram_component|altsyncram_5652:auto_generated
}
# macro_sequence

# end
# entity
yf32_core
# storage
db|DE4_Ethernet.(124).cnf
db|DE4_Ethernet.(124).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|yf32_core.v
1b2b143deff96824ca7b76359728b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
mlite_cpu
# storage
db|DE4_Ethernet.(125).cnf
db|DE4_Ethernet.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|mlite_cpu.v
dbb6fddc6fced9b39b15184f83f7fe1b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu
}
# macro_sequence
from_lbranch2'b11from_inc42'b00mlite_cpu_pipeline3_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
pc_next
# storage
db|DE4_Ethernet.(126).cnf
db|DE4_Ethernet.(126).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|pc_next.v
ecff3049fac5ed6bf58e8ae2db7e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pc_next:u1_pc_next
}
# macro_sequence
from_inc42'b00from_opcode25_02'b01_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
mem_ctrl
# storage
db|DE4_Ethernet.(127).cnf
db|DE4_Ethernet.(127).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|mem_ctrl.v
9757f534f280c63eee3f4b75c3a7c7b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ACCURATE_TIMING
0
PARAMETER_UNSIGNED_BIN
DEF
STATE_FETCH
00
PARAMETER_UNSIGNED_BIN
DEF
STATE_ADDR
01
PARAMETER_UNSIGNED_BIN
DEF
STATE_WRITE
10
PARAMETER_UNSIGNED_BIN
DEF
STATE_PAUSE
11
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl
}
# macro_sequence
mem_byte_ordering2'b00ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000mem_read324'b0100mem_read164'b1000mem_read16s4'b1010mem_read164'b1000mem_read84'b1100mem_read8s4'b1110mem_read84'b1100mem_write324'b0101mem_write164'b1001mem_write84'b1101mem_fetch4'b0000ZERO32'b00000000000000000000000000000000_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
control
# storage
db|DE4_Ethernet.(128).cnf
db|DE4_Ethernet.(128).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|control.v
de1c2197f2e653681b8367b20308aad
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|control:u3_control
}
# macro_sequence
alu_nothing4'b0000shift_nothing2'b00mult_nothing4'b0000a_from_reg_source2'b00b_from_reg_target2'b00c_from_null4'b000from_inc42'b00branch_eq3'b010mem_fetch4'b0000a_from_imm10_62'b01c_from_shift4'b001 shift_left_unsigned2'b01a_from_imm10_62'b01c_from_shift4'b001 shift_right_unsigned2'b10a_from_imm10_62'b01c_from_shift4'b001 shift_right_signed2'b11c_from_shift4'b001 shift_left_unsigned2'b01c_from_shift4'b001 shift_right_unsigned2'b10c_from_shift4'b001 shift_right_signed2'b11from_branch2'b10alu_add4'b0001branch_yes3'b110c_from_pc_plus44'b100from_branch2'b10alu_add4'b0001branch_yes3'b110c_from_mult4'b001 mult_read_hi4'b0010mult_write_hi4'b0100c_from_mult4'b001 mult_read_lo4'b0001mult_write_lo4'b0011mult_signed_mult4'b0110mult_mult4'b0101mult_signed_divide4'b1000mult_divide4'b0111c_from_alu4'b001alu_add4'b0001c_from_alu4'b001alu_add4'b0001c_from_alu4'b001alu_subtract4'b0010c_from_alu4'b001alu_subtract4'b0010c_from_alu4'b001alu_and4'b0110c_from_alu4'b001alu_or4'b0101c_from_alu4'b001alu_xor4'b0111c_from_alu4'b001alu_nor4'b1000c_from_alu4'b001alu_less_than_signed4'b0100c_from_alu4'b001alu_less_than4'b0011c_from_alu4'b001alu_add4'b0001a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_branch2'b10branch_gtz3'b101c_from_pc_plus44'b100branch_ltz3'b000branch_ltz3'b000c_from_pc_plus44'b100branch_gez3'b100branch_gez3'b100c_from_pc_plus44'b100from_lbranch2'b11branch_ltz3'b000from_lbranch2'b11branch_ltz3'b000c_from_pc_plus44'b100from_lbranch2'b11branch_gez3'b100from_lbranch2'b11branch_gez3'b100c_from_pc_plus44'b100from_opcode25_02'b01from_opcode25_02'b01a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_branch2'b10branch_eq3'b010a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_branch2'b10branch_ne3'b011a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_branch2'b10branch_lez3'b001a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_branch2'b10branch_gtz3'b101b_from_signed_imm2'b10c_from_alu4'b001alu_add4'b0001b_from_signed_imm2'b10c_from_alu4'b001alu_add4'b0001b_from_signed_imm2'b10c_from_alu4'b001alu_less_than_signed4'b0100b_from_imm2'b01c_from_alu4'b001alu_less_than4'b0011b_from_imm2'b01c_from_alu4'b001alu_and4'b0110b_from_imm2'b01c_from_alu4'b001alu_or4'b0101b_from_imm2'b01c_from_alu4'b001alu_xor4'b0111c_from_imm_shift164'b101alu_or4'b0101c_from_alu4'b001a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_lbranch2'b11branch_eq3'b010a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_lbranch2'b11branch_ne3'b011a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_lbranch2'b11branch_lez3'b001a_from_pc2'b10b_from_immX42'b11alu_add4'b0001from_lbranch2'b11branch_gtz3'b101a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read8s4'b1110a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read16s4'b1010a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read324'b0100a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read324'b0100a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read84'b1100a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001c_from_memory4'b010mem_read164'b1000a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001mem_write84'b1101a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001mem_write164'b1001a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001mem_write324'b0101a_from_reg_source2'b00b_from_signed_imm2'b10alu_add4'b0001mem_write324'b0101c_from_null4'b000alu_or4'b0101shift_nothing2'b00mult_nothing4'b0000branch_yes3'b110a_from_reg_source2'b00b_from_reg_target2'b00c_from_pc4'b011from_lbranch2'b11mem_fetch4'b0000_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
reg_bank
# storage
db|DE4_Ethernet.(129).cnf
db|DE4_Ethernet.(129).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|reg_bank.v
32c6fc6d73941834d6df8499117a1d0
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|reg_bank:u4_reg_bank
}
# macro_sequence
ZERO32'b00000000000000000000000000000000INTERRUPT_VECTOR32'h00000008ZERO32'b00000000000000000000000000000000reg_mem_type_TRI_PORT_MEM_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
bus_mux
# storage
db|DE4_Ethernet.(130).cnf
db|DE4_Ethernet.(130).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|bus_mux.v
4b4b3e16ce6b4e8ed03d75478eca11
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|bus_mux:u5_bus_mux
}
# macro_sequence
a_from_reg_source2'b00a_from_imm10_62'b01b_from_reg_target2'b00b_from_imm2'b01b_from_signed_imm2'b10c_from_alu4'b001c_from_memory4'b010c_from_pc4'b011c_from_pc_plus44'b100c_from_imm_shift164'b101branch_ltz3'b000branch_lez3'b001branch_eq3'b010branch_ne3'b011branch_gez3'b100branch_gtz3'b101branch_yes3'b110_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
alu
# storage
db|DE4_Ethernet.(131).cnf
db|DE4_Ethernet.(131).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|alu.v
236110dd57a6e05e8113c9c559d6de2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|alu:u6_alu
}
# macro_sequence
alu_add4'b0001alu_less_than4'b0011alu_type_GENERICalu_add4'b0001alu_subtract4'b0010alu_less_than4'b0011alu_less_than_signed4'b0100alu_or4'b0101alu_and4'b0110alu_xor4'b0111alu_nor4'b1000alu_adder_type_GENERIC_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
shifter
# storage
db|DE4_Ethernet.(132).cnf
db|DE4_Ethernet.(132).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|shifter.v
273a61e1d2a5523e7d83998ea2c777e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|shifter:u7_shifter
}
# macro_sequence
shift_right_signed2'b11shifter_type_GENERICshift_left_unsigned2'b01shift_right_unsigned2'b10shift_right_signed2'b11ZERO32'b00000000000000000000000000000000_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
mult
# storage
db|DE4_Ethernet.(133).cnf
db|DE4_Ethernet.(133).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|mult.v
ddd45cdba32cfd589a64afbab7aa40db
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mult:u8_mult
}
# macro_sequence
mul_adder_type_GENERICmult_read_lo4'b0001mult_read_hi4'b0010ZERO32'b00000000000000000000000000000000mult_type_GENERICmult_read_lo4'b0001mult_read_hi4'b0010mult_write_lo4'b0011mult_write_hi4'b0100mult_mult4'b0101mult_signed_mult4'b0110mult_divide4'b0111mult_signed_divide4'b1000mult_signed_divide4'b1000mult_signed_divide4'b1000ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000mult_nothing4'b0000_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
pipeline
# storage
db|DE4_Ethernet.(134).cnf
db|DE4_Ethernet.(134).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|yf32|pipeline.v
883b1766a3844f2747d67ddc6384748
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|pipeline:u9_pipeline
}
# macro_sequence
ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000ZERO32'b00000000000000000000000000000000a_from_reg_source2'b00b_from_reg_target2'b00from_inc42'b00from_opcode25_02'b01mem_fetch4'b0000mult_read_lo4'b0001mult_read_hi4'b0010c_from_alu4'b001_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
hash_calculation
# storage
db|DE4_Ethernet.(135).cnf
db|DE4_Ethernet.(135).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|hash_calculation.v
351c8883c57384e61bffb9aa48d6e4a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|hash_calculation:hash_test
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
rom_shared
# storage
db|DE4_Ethernet.(137).cnf
db|DE4_Ethernet.(137).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|rom_shared.v
eca783cf393fd4714e90741c47f131b8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon|rom_shared:rom
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(138).cnf
db|DE4_Ethernet.(138).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
4096
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
CLEAR0
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
12
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
4096
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
CLEAR0
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
output_CM_Harvard.mif
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_vkg2
PARAMETER_UNKNOWN
USR
}
# used_port {
rden_b
-1
3
rden_a
-1
3
q_b
-1
3
q_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
aclr0
-1
3
wren_b
-1
1
wren_a
-1
1
data_b
-1
1
data_a
-1
1
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon|rom_shared:rom|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_vkg2
# storage
db|DE4_Ethernet.(139).cnf
db|DE4_Ethernet.(139).cnf
# case_insensitive
# source_file
db|altsyncram_vkg2.tdf
9235a8bd72fa65992a2945cc50aea5
7
# used_port {
rden_b
-1
3
rden_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
aclr0
-1
3
}
# memory_file {
output_cm_harvard.mif
fdb649d0674644351612b7595be3a4
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon|rom_shared:rom|altsyncram:altsyncram_component|altsyncram_vkg2:auto_generated
}
# macro_sequence

# end
# entity
router_op_lut_regs_non_cntr
# storage
db|DE4_Ethernet.(140).cnf
db|DE4_Ethernet.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|router_op_lut_regs_non_cntr.v
a78d20cda25dcaff1c544c29487bb8d
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
NUM_QUEUES
5
PARAMETER_SIGNED_DEC
DEF
ARP_LUT_DEPTH_BITS
4
PARAMETER_SIGNED_DEC
DEF
LPM_LUT_DEPTH_BITS
4
PARAMETER_SIGNED_DEC
DEF
FILTER_DEPTH_BITS
4
PARAMETER_SIGNED_DEC
DEF
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|router_op_lut_regs_non_cntr:router_op_lut_regs_non_cntr
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32ROUTER_OP_LUT_REG_ADDR_WIDTH6UDP_REG_ADDR_WIDTH23ROUTER_OP_LUT_REG_ADDR_WIDTH6UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32ROUTER_OP_LUT_REG_ADDR_WIDTH6UDP_REG_ADDR_WIDTH23ROUTER_OP_LUT_REG_ADDR_WIDTH6ROUTER_OP_LUT_MAC_0_HI6'haROUTER_OP_LUT_DST_IP_FILTER_TABLE_WR_ADDR6'h1fROUTER_OP_LUT_BLOCK_ADDR17'h00000ROUTER_OP_LUT_DEFAULT_MAC_0_HI32'hcafeROUTER_OP_LUT_DEFAULT_MAC_0_LO32'hf00d0001ROUTER_OP_LUT_DEFAULT_MAC_1_HI32'hcafeROUTER_OP_LUT_DEFAULT_MAC_1_LO32'hf00d0002ROUTER_OP_LUT_DEFAULT_MAC_2_HI32'hcafeROUTER_OP_LUT_DEFAULT_MAC_2_LO32'hf00d0003ROUTER_OP_LUT_DEFAULT_MAC_3_HI32'hcafeROUTER_OP_LUT_DEFAULT_MAC_3_LO32'hf00d0004ROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_HI6'h18ROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_LO6'h19ROUTER_OP_LUT_ARP_TABLE_ENTRY_NEXT_HOP_IP6'h1aROUTER_OP_LUT_ARP_TABLE_RD_ADDR6'h1bROUTER_OP_LUT_ARP_TABLE_WR_ADDR6'h1cROUTER_OP_LUT_ROUTE_TABLE_ENTRY_IP6'h12ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_MASK6'h13ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_NEXT_HOP_IP6'h14ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_OUTPUT_PORT6'h15ROUTER_OP_LUT_ROUTE_TABLE_RD_ADDR6'h16ROUTER_OP_LUT_ROUTE_TABLE_WR_ADDR6'h17ROUTER_OP_LUT_MAC_0_HI6'haROUTER_OP_LUT_MAC_0_LO6'hbROUTER_OP_LUT_MAC_1_HI6'hcROUTER_OP_LUT_MAC_1_LO6'hdROUTER_OP_LUT_MAC_2_HI6'heROUTER_OP_LUT_MAC_2_LO6'hfROUTER_OP_LUT_MAC_3_HI6'h10ROUTER_OP_LUT_MAC_3_LO6'h11ROUTER_OP_LUT_DST_IP_FILTER_TABLE_ENTRY_IP6'h1dROUTER_OP_LUT_DST_IP_FILTER_TABLE_RD_ADDR6'h1eROUTER_OP_LUT_DST_IP_FILTER_TABLE_WR_ADDR6'h1fROUTER_OP_LUT_ARP_TABLE_WR_ADDR6'h1cROUTER_OP_LUT_ARP_TABLE_RD_ADDR6'h1bROUTER_OP_LUT_ROUTE_TABLE_WR_ADDR6'h17ROUTER_OP_LUT_ROUTE_TABLE_RD_ADDR6'h16ROUTER_OP_LUT_DST_IP_FILTER_TABLE_WR_ADDR6'h1fROUTER_OP_LUT_DST_IP_FILTER_TABLE_RD_ADDR6'h1eROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_HI6'h18ROUTER_OP_LUT_ARP_TABLE_ENTRY_MAC_LO6'h19ROUTER_OP_LUT_ARP_TABLE_ENTRY_NEXT_HOP_IP6'h1aROUTER_OP_LUT_ARP_TABLE_RD_ADDR6'h1bROUTER_OP_LUT_ARP_TABLE_WR_ADDR6'h1cROUTER_OP_LUT_ROUTE_TABLE_ENTRY_IP6'h12ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_MASK6'h13ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_NEXT_HOP_IP6'h14ROUTER_OP_LUT_ROUTE_TABLE_ENTRY_OUTPUT_PORT6'h15ROUTER_OP_LUT_ROUTE_TABLE_RD_ADDR6'h16ROUTER_OP_LUT_ROUTE_TABLE_WR_ADDR6'h17ROUTER_OP_LUT_MAC_0_HI6'haROUTER_OP_LUT_MAC_0_LO6'hbROUTER_OP_LUT_MAC_1_HI6'hcROUTER_OP_LUT_MAC_1_LO6'hdROUTER_OP_LUT_MAC_2_HI6'heROUTER_OP_LUT_MAC_2_LO6'hfROUTER_OP_LUT_MAC_3_HI6'h10ROUTER_OP_LUT_MAC_3_LO6'h11ROUTER_OP_LUT_DST_IP_FILTER_TABLE_ENTRY_IP6'h1dROUTER_OP_LUT_DST_IP_FILTER_TABLE_RD_ADDR6'h1eROUTER_OP_LUT_DST_IP_FILTER_TABLE_WR_ADDR6'h1f_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
out_arbiter
# storage
db|DE4_Ethernet.(141).cnf
db|DE4_Ethernet.(141).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|out_arbiter.v
13afd32a72ed49a33b519f90f6f73
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
OA_STATE_IDLE
0
PARAMETER_UNSIGNED_BIN
DEF
OA_STATE_TX
1
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
small_fifo_test_72
# storage
db|DE4_Ethernet.(142).cnf
db|DE4_Ethernet.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
small_fifo_test_72.v
9f713c2666362c4fb5b7fff9c61159b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
scfifo
# storage
db|DE4_Ethernet.(143).cnf
db|DE4_Ethernet.(143).cnf
# case_insensitive
# source_file
scfifo.tdf
e6eefb57de75509bccfc31239acb7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
72
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
64
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
6
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
0
PARAMETER_UNKNOWN
DEF
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_lca1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw
-1
3
sclr
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component
}
# macro_sequence

# end
# entity
scfifo_lca1
# storage
db|DE4_Ethernet.(144).cnf
db|DE4_Ethernet.(144).cnf
# case_insensitive
# source_file
db|scfifo_lca1.tdf
b0bfae9e3510c7c031ef59bc878775e
7
# used_port {
wrreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_84a1
# storage
db|DE4_Ethernet.(145).cnf
db|DE4_Ethernet.(145).cnf
# case_insensitive
# source_file
db|a_dpfifo_84a1.tdf
cfb980e13a5db772834231a9a4e2e2b
7
# used_port {
wreq
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_b6f
# storage
db|DE4_Ethernet.(146).cnf
db|DE4_Ethernet.(146).cnf
# case_insensitive
# source_file
db|a_fefifo_b6f.tdf
2aaf3672e3afe263d62bddf97ddd9d1
7
# used_port {
wreq
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|a_fefifo_b6f:fifo_state
}
# macro_sequence

# end
# entity
cntr_al7
# storage
db|DE4_Ethernet.(147).cnf
db|DE4_Ethernet.(147).cnf
# case_insensitive
# source_file
db|cntr_al7.tdf
6db9811ed417882b59c21b3886758ed
7
# used_port {
updown
-1
3
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|a_fefifo_b6f:fifo_state|cntr_al7:count_usedw
}
# macro_sequence

# end
# entity
dpram_bg71
# storage
db|DE4_Ethernet.(148).cnf
db|DE4_Ethernet.(148).cnf
# case_insensitive
# source_file
db|dpram_bg71.tdf
ec3aa89a94a8a4bac198793bf8d21b6
7
# used_port {
wren
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|dpram_bg71:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_3fq1
# storage
db|DE4_Ethernet.(149).cnf
db|DE4_Ethernet.(149).cnf
# case_insensitive
# source_file
db|altsyncram_3fq1.tdf
faeabd74dac0201936ff4eefff121c4
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|dpram_bg71:FIFOram|altsyncram_3fq1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_ukb
# storage
db|DE4_Ethernet.(150).cnf
db|DE4_Ethernet.(150).cnf
# case_insensitive
# source_file
db|cntr_ukb.tdf
ab213688714b7c3665ebf9f5a9c99871
7
# used_port {
sclr
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|cntr_ukb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|out_arbiter:oa|small_fifo_test_72:input_fifo|scfifo:scfifo_component|scfifo_lca1:auto_generated|a_dpfifo_84a1:dpfifo|cntr_ukb:wr_ptr
}
# macro_sequence

# end
# entity
output_queues
# storage
db|DE4_Ethernet.(151).cnf
db|DE4_Ethernet.(151).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|output_queues.v
be9415d45dc07910b04625fbf353460
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
OP_LUT_STAGE_NUM
4
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
STAGE_NUM
6
PARAMETER_SIGNED_DEC
USR
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_header_parser
# storage
db|DE4_Ethernet.(152).cnf
db|DE4_Ethernet.(152).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_header_parser.v
36d77b182898747e37c54d83130b1fc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
OP_LUT_STAGE_NUM
4
PARAMETER_SIGNED_DEC
USR
IOQ_STAGE_NUM
11111111
PARAMETER_UNSIGNED_BIN
DEF
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
MAX_PKT
2048
PARAMETER_SIGNED_DEC
DEF
PKT_BYTE_CNT_WIDTH
11
PARAMETER_SIGNED_DEC
DEF
PKT_WORD_CNT_WIDTH
8
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_header_parser:oq_header_parser
}
# macro_sequence
IO_QUEUE_STAGE_NUM8'hffIOQ_DST_PORT_POS48IOQ_DST_PORT_POS48IOQ_BYTE_LEN_POS0IOQ_BYTE_LEN_POS0IOQ_WORD_LEN_POS32IOQ_WORD_LEN_POS32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
fallthrough_small_fifo
# storage
db|DE4_Ethernet.(153).cnf
db|DE4_Ethernet.(153).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|fallthrough_small_fifo_v2.v
6b5055a747476234b0f01f1e2c7017a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
22
PARAMETER_SIGNED_DEC
USR
MAX_DEPTH_BITS
3
PARAMETER_SIGNED_DEC
DEF
PROG_FULL_THRESHOLD
7
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_header_parser:oq_header_parser|fallthrough_small_fifo:dst_oq_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
small_fifo
# storage
db|DE4_Ethernet.(154).cnf
db|DE4_Ethernet.(154).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|small_fifo_v3.v
49bd27d6fe413fc421e26f7ec272dafd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
22
PARAMETER_SIGNED_DEC
USR
MAX_DEPTH_BITS
3
PARAMETER_SIGNED_DEC
USR
PROG_FULL_THRESHOLD
7
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_header_parser:oq_header_parser|fallthrough_small_fifo:dst_oq_fifo|small_fifo:fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
fallthrough_small_fifo
# storage
db|DE4_Ethernet.(155).cnf
db|DE4_Ethernet.(155).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|fallthrough_small_fifo_v2.v
6b5055a747476234b0f01f1e2c7017a5
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
72
PARAMETER_SIGNED_DEC
USR
MAX_DEPTH_BITS
3
PARAMETER_SIGNED_DEC
USR
PROG_FULL_THRESHOLD
7
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|fallthrough_small_fifo:input_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
small_fifo
# storage
db|DE4_Ethernet.(156).cnf
db|DE4_Ethernet.(156).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|small_fifo_v3.v
49bd27d6fe413fc421e26f7ec272dafd
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
72
PARAMETER_SIGNED_DEC
USR
MAX_DEPTH_BITS
3
PARAMETER_SIGNED_DEC
USR
PROG_FULL_THRESHOLD
7
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|fallthrough_small_fifo:input_fifo|small_fifo:fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
store_pkt
# storage
db|DE4_Ethernet.(157).cnf
db|DE4_Ethernet.(157).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|store_pkt.v
edbcd5e282fcdf651ee475b20bdc7b4
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
OQ_STAGE_NUM
6
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|store_pkt:store_pkt
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
remove_pkt
# storage
db|DE4_Ethernet.(158).cnf
db|DE4_Ethernet.(158).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|remove_pkt.v
4063bef99a984930741f2fd55dcd8c8
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
OQ_STAGE_NUM
6
PARAMETER_SIGNED_DEC
USR
OP_LUT_STAGE_NUM
4
PARAMETER_SIGNED_DEC
USR
IOQ_STAGE_NUM
11111111
PARAMETER_UNSIGNED_BIN
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt
}
# macro_sequence
IO_QUEUE_STAGE_NUM8'hffIOQ_WORD_LEN_POS32IOQ_WORD_LEN_POS32IOQ_BYTE_LEN_POS0IOQ_BYTE_LEN_POS0IOQ_WORD_LEN_POS32IOQ_WORD_LEN_POS32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
syncfifo_512x72
# storage
db|DE4_Ethernet.(159).cnf
db|DE4_Ethernet.(159).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|megafunctions|syncfifo_512x72.v
d14729abc17be7abbc3598a111ef29
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
scfifo
# storage
db|DE4_Ethernet.(160).cnf
db|DE4_Ethernet.(160).cnf
# case_insensitive
# source_file
scfifo.tdf
e6eefb57de75509bccfc31239acb7
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
72
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
512
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
9
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
ON
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
DEF
ADD_RAM_OUTPUT_REGISTER
OFF
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
0
PARAMETER_UNKNOWN
DEF
ALMOST_EMPTY_VALUE
5
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_m6d1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
rdreq
-1
3
q
-1
3
full
-1
3
empty
-1
3
data
-1
3
clock
-1
3
almost_empty
-1
3
aclr
-1
3
}
# include_file {
a_regfifo.inc
8b2977668c8752c10a1f1977c9b9ee6
a_fffifo.inc
aa34dd3c645beefc31a3e4ef186db4
a_f2fifo.inc
cebe3836bad826c95e765f77477e8a8b
a_i2fifo.inc
bfe272f05af0cf849bd8b4748efceffe
a_dpfifo.inc
37c2d0bb70d5a3f83a4aa09e62c75080
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component
}
# macro_sequence

# end
# entity
scfifo_m6d1
# storage
db|DE4_Ethernet.(161).cnf
db|DE4_Ethernet.(161).cnf
# case_insensitive
# source_file
db|scfifo_m6d1.tdf
a3f3f9d6eab18536217ab82f0c8be
7
# used_port {
wrreq
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_empty
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_rja1
# storage
db|DE4_Ethernet.(162).cnf
db|DE4_Ethernet.(162).cnf
# case_insensitive
# source_file
db|a_dpfifo_rja1.tdf
3745f0a3d82240de9a1b2adf7cbb523
7
# used_port {
wreq
-1
3
usedw8
-1
3
usedw7
-1
3
usedw6
-1
3
usedw5
-1
3
usedw4
-1
3
usedw3
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
full
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo
}
# macro_sequence

# end
# entity
a_fefifo_s7f
# storage
db|DE4_Ethernet.(163).cnf
db|DE4_Ethernet.(163).cnf
# case_insensitive
# source_file
db|a_fefifo_s7f.tdf
b1a6fe5185c35f6ad3ebc32f85b6e134
7
# used_port {
wreq
-1
3
usedw_out8
-1
3
usedw_out7
-1
3
usedw_out6
-1
3
usedw_out5
-1
3
usedw_out4
-1
3
usedw_out3
-1
3
usedw_out2
-1
3
usedw_out1
-1
3
usedw_out0
-1
3
sclr
-1
3
rreq
-1
3
full
-1
3
empty
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state
}
# macro_sequence

# end
# entity
cntr_dl7
# storage
db|DE4_Ethernet.(164).cnf
db|DE4_Ethernet.(164).cnf
# case_insensitive
# source_file
db|cntr_dl7.tdf
43935746f85ea1dc69571f499ee99b80
7
# used_port {
updown
-1
3
sclr
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|a_fefifo_s7f:fifo_state|cntr_dl7:count_usedw
}
# macro_sequence

# end
# entity
dpram_eg71
# storage
db|DE4_Ethernet.(165).cnf
db|DE4_Ethernet.(165).cnf
# case_insensitive
# source_file
db|dpram_eg71.tdf
4aee1cfb52162287bf977fc8d578cb87
7
# used_port {
wren
-1
3
wraddress8
-1
3
wraddress7
-1
3
wraddress6
-1
3
wraddress5
-1
3
wraddress4
-1
3
wraddress3
-1
3
wraddress2
-1
3
wraddress1
-1
3
wraddress0
-1
3
rdaddress8
-1
3
rdaddress7
-1
3
rdaddress6
-1
3
rdaddress5
-1
3
rdaddress4
-1
3
rdaddress3
-1
3
rdaddress2
-1
3
rdaddress1
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q71
-1
3
q70
-1
3
q7
-1
3
q69
-1
3
q68
-1
3
q67
-1
3
q66
-1
3
q65
-1
3
q64
-1
3
q63
-1
3
q62
-1
3
q61
-1
3
q60
-1
3
q6
-1
3
q59
-1
3
q58
-1
3
q57
-1
3
q56
-1
3
q55
-1
3
q54
-1
3
q53
-1
3
q52
-1
3
q51
-1
3
q50
-1
3
q5
-1
3
q49
-1
3
q48
-1
3
q47
-1
3
q46
-1
3
q45
-1
3
q44
-1
3
q43
-1
3
q42
-1
3
q41
-1
3
q40
-1
3
q4
-1
3
q39
-1
3
q38
-1
3
q37
-1
3
q36
-1
3
q35
-1
3
q34
-1
3
q33
-1
3
q32
-1
3
q31
-1
3
q30
-1
3
q3
-1
3
q29
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data71
-1
3
data70
-1
3
data7
-1
3
data69
-1
3
data68
-1
3
data67
-1
3
data66
-1
3
data65
-1
3
data64
-1
3
data63
-1
3
data62
-1
3
data61
-1
3
data60
-1
3
data6
-1
3
data59
-1
3
data58
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram
}
# macro_sequence

# end
# entity
altsyncram_9fq1
# storage
db|DE4_Ethernet.(166).cnf
db|DE4_Ethernet.(166).cnf
# case_insensitive
# source_file
db|altsyncram_9fq1.tdf
7d1f123bf8859c7f6aaf87c7c439ad5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|dpram_eg71:FIFOram|altsyncram_9fq1:altsyncram1
}
# macro_sequence

# end
# entity
cntr_1lb
# storage
db|DE4_Ethernet.(167).cnf
db|DE4_Ethernet.(167).cnf
# case_insensitive
# source_file
db|cntr_1lb.tdf
5a44de3cbed5aca7def99645f799a73
7
# used_port {
sclr
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[0].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[1].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[2].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[3].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[4].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[5].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[6].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:rd_ptr_count
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|syncfifo_512x72:output_fifo64.output_fifos[7].gmac_tx_fifo|scfifo:scfifo_component|scfifo_m6d1:auto_generated|a_dpfifo_rja1:dpfifo|cntr_1lb:wr_ptr
}
# macro_sequence

# end
# entity
oq_regs
# storage
db|DE4_Ethernet.(168).cnf
db|DE4_Ethernet.(168).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs.v
d1caeac53dc34bb03634a96e518d32
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_ctrl
# storage
db|DE4_Ethernet.(169).cnf
db|DE4_Ethernet.(169).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_ctrl.v
45f9936b46e5b4892334154e8232fee
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
NUM_REGS_USED
17
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
DEF
MAX_PKT
256
PARAMETER_SIGNED_DEC
USR
MIN_PKT
8
PARAMETER_SIGNED_DEC
DEF
PKTS_IN_RAM_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
udp_defines.v
f2421edd02577583b5ae79af8b084e6
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_regs_ctrl:oq_regs_ctrl
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32OQ_DEFAULT_ADDR_HIGHj,num_oqs(((j+1)*20'h8_0000/(num_oqs)) - 1)OQ_DEFAULT_ADDR_LOWj,num_oqs((j)*20'h8_0000/(num_oqs))OQ_DEFAULT_ADDR_HIGHj,num_oqs(((j+1)*20'h8_0000/(num_oqs)) - 1)OQ_DEFAULT_ADDR_LOWj,num_oqs((j)*20'h8_0000/(num_oqs))CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32OQ_INITIALIZE_OQ_BIT_NUM1OQ_QUEUE_CTRL7'h0OQ_ENABLE_SEND_BIT_NUM0OQ_ENABLE_SEND_BIT_NUM0OQ_DEFAULT_MAX_PKTS19'h7ffffOQ_QUEUE_NUM_PKT_BYTES_STORED7'h1OQ_QUEUE_NUM_OVERHEAD_BYTES_STORED7'h2OQ_QUEUE_NUM_PKTS_STORED7'h5OQ_QUEUE_NUM_PKTS_DROPPED7'h6OQ_QUEUE_NUM_PKT_BYTES_REMOVED7'h3OQ_QUEUE_NUM_OVERHEAD_BYTES_REMOVED7'h4OQ_QUEUE_NUM_PKTS_REMOVED7'h7OQ_QUEUE_ADDR_HI7'h9OQ_QUEUE_ADDR_LO7'h8OQ_QUEUE_WR_ADDR7'hbOQ_QUEUE_RD_ADDR7'haOQ_QUEUE_MAX_PKTS_IN_Q7'hdOQ_QUEUE_NUM_PKTS_IN_Q7'hcOQ_QUEUE_NUM_WORDS_LEFT7'hfOQ_QUEUE_NUM_WORDS_IN_Q7'heOQ_QUEUE_FULL_THRESH7'h10OQ_QUEUE_CTRL7'h0OQ_QUEUE_NUM_PKT_BYTES_STORED7'h1OQ_QUEUE_NUM_OVERHEAD_BYTES_STORED7'h2OQ_QUEUE_NUM_PKTS_STORED7'h5OQ_QUEUE_NUM_PKTS_DROPPED7'h6OQ_QUEUE_NUM_PKT_BYTES_REMOVED7'h3OQ_QUEUE_NUM_OVERHEAD_BYTES_REMOVED7'h4OQ_QUEUE_NUM_PKTS_REMOVED7'h7OQ_QUEUE_ADDR_HI7'h9OQ_QUEUE_ADDR_LO7'h8OQ_QUEUE_WR_ADDR7'hbOQ_QUEUE_RD_ADDR7'haOQ_QUEUE_MAX_PKTS_IN_Q7'hdOQ_QUEUE_NUM_PKTS_IN_Q7'hcOQ_QUEUE_NUM_WORDS_LEFT7'hfOQ_QUEUE_NUM_WORDS_IN_Q7'heOQ_QUEUE_FULL_THRESH7'h10_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_eval_empty
# storage
db|DE4_Ethernet.(170).cnf
db|DE4_Ethernet.(170).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_eval_empty.v
a34e4d56a1344385d4294b7420aa5fcb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
MAX_PKT
256
PARAMETER_SIGNED_DEC
USR
MIN_PKT
8
PARAMETER_SIGNED_DEC
DEF
PKTS_IN_RAM_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_regs_eval_empty:oq_regs_eval_empty
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_eval_full
# storage
db|DE4_Ethernet.(171).cnf
db|DE4_Ethernet.(171).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_eval_full.v
eb8018fcf3e5b1131d6a3bf2459651f
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
MAX_PKT
256
PARAMETER_SIGNED_DEC
USR
MIN_PKT
8
PARAMETER_SIGNED_DEC
DEF
PKTS_IN_RAM_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_regs_eval_full:oq_regs_eval_full
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_host_iface
# storage
db|DE4_Ethernet.(172).cnf
db|DE4_Ethernet.(172).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_host_iface.v
b8c1695b8d54c0d043c26b3273a2e5ad
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
NUM_REGS_USED
17
PARAMETER_SIGNED_DEC
USR
ADDR_WIDTH
5
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_regs_host_iface:oq_regs_host_iface
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32OQ_QUEUE_INST_REG_ADDR_WIDTH7OQ_REG_ADDR_WIDTH10OQ_QUEUE_INST_REG_ADDR_WIDTH7UDP_REG_ADDR_WIDTH23OQ_REG_ADDR_WIDTH10UDP_REG_ADDR_WIDTH23OQ_QUEUE_INST_REG_ADDR_WIDTH7OQ_REG_ADDR_WIDTH10OQ_QUEUE_INST_REG_ADDR_WIDTH7UDP_REG_ADDR_WIDTH23OQ_REG_ADDR_WIDTH10OQ_BLOCK_ADDR13'h0001OQ_QUEUE_INST_REG_ADDR_WIDTH7OQ_QUEUE_INST_REG_ADDR_WIDTH7_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_reg_instances
# storage
db|DE4_Ethernet.(173).cnf
db|DE4_Ethernet.(173).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_reg_instances.v
5b4340c6a2212637441ccafd045951e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRAM_ADDR_WIDTH
19
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
PKT_LEN_WIDTH
11
PARAMETER_SIGNED_DEC
USR
PKT_WORDS_WIDTH
00000000000000000000000000001000
PARAMETER_SIGNED_DEC
DEF
MAX_PKT
256
PARAMETER_SIGNED_DEC
USR
MIN_PKT
8
PARAMETER_SIGNED_DEC
DEF
PKTS_IN_RAM_WIDTH
16
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(174).cnf
db|DE4_Ethernet.(174).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
32
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
11
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkt_bytes_stored_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_overhead_bytes_stored_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkt_bytes_removed_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_overhead_bytes_removed_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_dual_port_ram
# storage
db|DE4_Ethernet.(175).cnf
db|DE4_Ethernet.(175).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_dual_port_ram.v
8857b0a545a96a1dfb5d27cb6c48ee43
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
32
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
REG_FILE_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkt_bytes_stored_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_overhead_bytes_stored_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_stored_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_dropped_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkt_bytes_removed_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_overhead_bytes_removed_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_removed_reg|oq_regs_dual_port_ram:ram
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(176).cnf
db|DE4_Ethernet.(176).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
32
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_stored_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_dropped_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_removed_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(177).cnf
db|DE4_Ethernet.(177).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
19
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
19
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_addr_hi_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_addr_lo_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_dual_port_ram
# storage
db|DE4_Ethernet.(178).cnf
db|DE4_Ethernet.(178).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_dual_port_ram.v
8857b0a545a96a1dfb5d27cb6c48ee43
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
19
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
REG_FILE_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_addr_hi_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_addr_lo_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_wr_addr_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_rd_addr_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_words_left_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_words_in_q_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_full_thresh_reg|oq_regs_dual_port_ram:ram
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(179).cnf
db|DE4_Ethernet.(179).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
19
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
19
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
1
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_wr_addr_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_rd_addr_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(180).cnf
db|DE4_Ethernet.(180).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
16
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
11
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:max_pkts_in_q_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_dual_port_ram
# storage
db|DE4_Ethernet.(181).cnf
db|DE4_Ethernet.(181).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_dual_port_ram.v
8857b0a545a96a1dfb5d27cb6c48ee43
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
16
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
REG_FILE_ADDR_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:max_pkts_in_q_reg|oq_regs_dual_port_ram:ram
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_in_q_reg|oq_regs_dual_port_ram:ram
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(182).cnf
db|DE4_Ethernet.(182).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
16
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
2
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
1
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_pkts_in_q_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(183).cnf
db|DE4_Ethernet.(183).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
19
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
9
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
1
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_words_left_reg
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:num_words_in_q_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
oq_regs_generic_reg_grp
# storage
db|DE4_Ethernet.(184).cnf
db|DE4_Ethernet.(184).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|oq_regs_generic_reg_grp.v
411ebf2b1a55d87426ef7e1cbb227854
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_WIDTH
19
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_OQ_WIDTH
3
PARAMETER_SIGNED_DEC
DEF
WRITE_WIDTH
1
PARAMETER_SIGNED_DEC
USR
ALLOW_NEGATIVE
0
PARAMETER_SIGNED_DEC
USR
REPLACE_ON_WRITE
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_reg_instances:oq_reg_instances|oq_regs_generic_reg_grp:oq_full_thresh_reg
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
udp_reg_master
# storage
db|DE4_Ethernet.(185).cnf
db|DE4_Ethernet.(185).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|userdatapath|udp_reg_master.v
33df432169b491b44eec917ef95ed249
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SRC_ADDR
0
PARAMETER_SIGNED_DEC
DEF
TIMEOUT
127
PARAMETER_SIGNED_DEC
DEF
TIMEOUT_RESULT
11011110101011010000000000000000
PARAMETER_UNSIGNED_BIN
DEF
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|udp_reg_master:udp_reg_master
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
sram
# storage
db|DE4_Ethernet.(186).cnf
db|DE4_Ethernet.(186).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|sram_imp|sram.v
b8871fb4538ed4723c125602d4f72af
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|sram:sram_inst
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(187).cnf
db|DE4_Ethernet.(187).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
72
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
8192
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
72
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
13
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
8192
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
BYPASS
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_ql42
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b
-1
3
data_a
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
addressstall_b
-1
1
addressstall_a
-1
1
aclr1
-1
1
aclr0
-1
1
rden_a
-1
2
data_b
-1
2
clocken3
-1
2
clocken2
-1
2
clocken1
-1
2
clocken0
-1
2
clock1
-1
2
byteena_b
-1
2
byteena_a
-1
2
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|sram:sram_inst|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_ql42
# storage
db|DE4_Ethernet.(188).cnf
db|DE4_Ethernet.(188).cnf
# case_insensitive
# source_file
db|altsyncram_ql42.tdf
10df34bc3d5c315253baa2b2ac5ca75
7
# used_port {
wren_a
-1
3
rden_b
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|sram:sram_inst|altsyncram:altsyncram_component|altsyncram_ql42:auto_generated
}
# macro_sequence

# end
# entity
nf2_reg_grp
# storage
db|DE4_Ethernet.(189).cnf
db|DE4_Ethernet.(189).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|nf2_reg_grp.v
9cfc894ee598ecfd897310195da6da1b
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|nf2_reg_grp:nf2_reg_grp_u
}
# macro_sequence
CPCI_NF2_ADDR_WIDTH27CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CORE_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32SRAM_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32DRAM_REG_ADDR_WIDTH24CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_ADDR_WIDTH27CORE_BLOCK_ADDR_WIDTH1CORE_REG_ADDR_WIDTH22CORE_BLOCK_ADDR1'h0CORE_REG_ADDR_WIDTH22CPCI_NF2_ADDR_WIDTH27SRAM_BLOCK_ADDR_WIDTH1SRAM_REG_ADDR_WIDTH22SRAM_BLOCK_ADDR1'h1SRAM_REG_ADDR_WIDTH22CPCI_NF2_ADDR_WIDTH27UDP_BLOCK_ADDR_WIDTH1UDP_REG_ADDR_WIDTH23UDP_BLOCK_ADDR1'h1UDP_REG_ADDR_WIDTH23CPCI_NF2_ADDR_WIDTH27DRAM_BLOCK_ADDR_WIDTH1DRAM_REG_ADDR_WIDTH24DRAM_BLOCK_ADDR1'h1DRAM_REG_ADDR_WIDTH24CPCI_NF2_ADDR_WIDTH27CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_ADDR_WIDTH27CPCI_NF2_DATA_WIDTH32CPCI_NF2_ADDR_WIDTH27CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CORE_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32SRAM_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32DRAM_REG_ADDR_WIDTH24CPCI_NF2_DATA_WIDTH32CORE_REG_ADDR_WIDTH22UDP_REG_ADDR_WIDTH23SRAM_REG_ADDR_WIDTH22DRAM_REG_ADDR_WIDTH24_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
reg_grp
# storage
db|DE4_Ethernet.(190).cnf
db|DE4_Ethernet.(190).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|reg_grp.v
617c2cf96decf2f985680191d7296
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_ADDR_BITS
22
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUTS
4
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|reg_grp:core_4mb_reg_grp
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
reg_grp
# storage
db|DE4_Ethernet.(191).cnf
db|DE4_Ethernet.(191).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|reg_grp.v
617c2cf96decf2f985680191d7296
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_ADDR_BITS
20
PARAMETER_SIGNED_DEC
USR
NUM_OUTPUTS
16
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|reg_grp:core_256kb_0_reg_grp
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
device_id_reg
# storage
db|DE4_Ethernet.(192).cnf
db|DE4_Ethernet.(192).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|device_id_reg.v
289e29aef4cacc26f1fe4688988ebdab
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DEVICE_ID
0
PARAMETER_SIGNED_DEC
DEF
REVISION
0
PARAMETER_SIGNED_DEC
DEF
DEVICE_STR
Undefined device
PARAMETER_STRING
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|device_id_reg:device_id_reg
}
# macro_sequence
CORE_REG_ADDR_WIDTH22CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32DEV_ID_MD5_016'h0DEV_ID_MD5_VALUE_032'h4071736dDEV_ID_MD5_116'h1DEV_ID_MD5_VALUE_132'h8a603d2bDEV_ID_MD5_216'h2DEV_ID_MD5_VALUE_232'h4d55f629DEV_ID_MD5_316'h3DEV_ID_MD5_VALUE_332'h89a73c95DEV_ID_DEVICE_ID16'h4DEV_ID_REVISION16'h5DEV_ID_CPCI_ID16'h6CPCI_REVISION_ID8'h04CPCI_VERSION_ID24'h000003_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
unused_reg
# storage
db|DE4_Ethernet.(193).cnf
db|DE4_Ethernet.(193).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|unused_reg.v
68be9dc91d4944c06f72ecf93203cc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_ADDR_WIDTH
20
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_4mb_0
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_4mb_2
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_4mb_3
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
unused_reg
# storage
db|DE4_Ethernet.(194).cnf
db|DE4_Ethernet.(194).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
netfpga_files|nf2_core|unused_reg.v
68be9dc91d4944c06f72ecf93203cc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_ADDR_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_256kb_0[2].unused_reg_core_256kb_0_x
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_256kb_0[3].unused_reg_core_256kb_0_x
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_256kb_0[5].unused_reg_core_256kb_0_x
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_256kb_0[6].unused_reg_core_256kb_0_x
ethernet_port_interface:test|nf2_core:nf2_core|unused_reg:unused_reg_core_256kb_0[7].unused_reg_core_256kb_0_x
}
# macro_sequence
CPCI_NF2_DATA_WIDTH32CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
sld_signaltap
# storage
db|DE4_Ethernet.(195).cnf
db|DE4_Ethernet.(195).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_signaltap.vhd
50853b70cb83d67ce989e15184a8515
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334528
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
7
PARAMETER_UNKNOWN
USR
sld_trigger_bits
1
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
65078
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
15559
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
16384
PARAMETER_UNKNOWN
USR
sld_segment_size
16384
PARAMETER_UNKNOWN
USR
sld_ram_block_type
M9K
PARAMETER_UNKNOWN
USR
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
31
PARAMETER_UNKNOWN
USR
sld_inversion_mask
0000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|DE4_Ethernet.(196).cnf
db|DE4_Ethernet.(196).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_signaltap.vhd
50853b70cb83d67ce989e15184a8515
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
7
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
1
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
65078
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
15559
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
16384
PARAMETER_SIGNED_DEC
USR
sld_segment_size
16384
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
M9K
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
31
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
0000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 30
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
6 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
6 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|DE4_Ethernet.(197).cnf
db|DE4_Ethernet.(197).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_control.vhd
9ac15ad93fd14b31652bc13d76b1ca50
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
1
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
14
PARAMETER_SIGNED_DEC
USR
sample_depth
16384
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
14
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
30 downto 30
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
13 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_signaltap.vhd
50853b70cb83d67ce989e15184a8515
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(198).cnf
db|DE4_Ethernet.(198).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|DE4_Ethernet.(199).cnf
db|DE4_Ethernet.(199).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_control.vhd
9ac15ad93fd14b31652bc13d76b1ca50
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# include_file {
sld_signaltap.vhd
50853b70cb83d67ce989e15184a8515
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(200).cnf
db|DE4_Ethernet.(200).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|DE4_Ethernet.(201).cnf
db|DE4_Ethernet.(201).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_mbpmg.vhd
d5b3484ea61eb3e9a668d5bbf5cc2eeb
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
1
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
2 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|DE4_Ethernet.(202).cnf
db|DE4_Ethernet.(202).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_mbpmg.vhd
d5b3484ea61eb3e9a668d5bbf5cc2eeb
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|DE4_Ethernet.(203).cnf
db|DE4_Ethernet.(203).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
14
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
13 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(204).cnf
db|DE4_Ethernet.(204).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|DE4_Ethernet.(205).cnf
db|DE4_Ethernet.(205).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_buffer_manager.vhd
2e6d88baaae24a7b7f0c8c7774d65c
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
14
PARAMETER_SIGNED_DEC
USR
segment_size_bits
14
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
13 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
13 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
13 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
13 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(206).cnf
db|DE4_Ethernet.(206).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q13
-1
3
Q12
-1
3
Q11
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(207).cnf
db|DE4_Ethernet.(207).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
7
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
7
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
14
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
M9K
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
WIDTH_ECCSTATUS
3
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_t384
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_t384
# storage
db|DE4_Ethernet.(208).cnf
db|DE4_Ethernet.(208).cnf
# case_insensitive
# source_file
db|altsyncram_t384.tdf
42a337b48ce48fa7095a29d926dd5c4
7
# used_port {
wren_a
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b1
-1
3
q_b0
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b13
-1
3
address_b12
-1
3
address_b11
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a13
-1
3
address_a12
-1
3
address_a11
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
decode_gpa
# storage
db|DE4_Ethernet.(209).cnf
db|DE4_Ethernet.(209).cnf
# case_insensitive
# source_file
db|decode_gpa.tdf
a7e0c8bfa9367f5252152639bd73fa20
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
mux_vjb
# storage
db|DE4_Ethernet.(210).cnf
db|DE4_Ethernet.(210).cnf
# case_insensitive
# source_file
db|mux_vjb.tdf
a6fef963fc3e583cb1778f19637d9c
7
# used_port {
sel0
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|DE4_Ethernet.(211).cnf
db|DE4_Ethernet.(211).cnf
# case_insensitive
# source_file
altdpram.tdf
7131b7b0d892c85f529189257c42c512
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
WIDTH
29
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q28
-1
3
q27
-1
3
q26
-1
3
q25
-1
3
q24
-1
3
q23
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altsyncram.inc
d3277a3930eb9e32e8de6e7e362698e0
alt_le_rden_reg.inc
42a0eb7bfd84eec7ff497f30ed663954
memmodes.inc
f1581a4e2fdd56d7ebf54625d8eff819
a_hdffe.inc
b1765167c1fe832315da47f33c93935
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE4_Ethernet.(212).cnf
db|DE4_Ethernet.(212).cnf
# case_insensitive
# source_file
lpm_mux.tdf
934857657722f0c6df91ef2920faaf23
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
29
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_upc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_28
-1
3
data1_27
-1
3
data1_26
-1
3
data1_25
-1
3
data1_24
-1
3
data1_23
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_28
-1
3
data0_27
-1
3
data0_26
-1
3
data0_25
-1
3
data0_24
-1
3
data0_23
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
muxlut.inc
301e88484af1e8d67bcd099bb975882
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
mux_upc
# storage
db|DE4_Ethernet.(213).cnf
db|DE4_Ethernet.(213).cnf
# case_insensitive
# source_file
db|mux_upc.tdf
6ebb8db55d8bf45734b057f93af278d1
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data57
-1
3
data56
-1
3
data55
-1
3
data54
-1
3
data53
-1
3
data52
-1
3
data51
-1
3
data50
-1
3
data5
-1
3
data49
-1
3
data48
-1
3
data47
-1
3
data46
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|DE4_Ethernet.(214).cnf
db|DE4_Ethernet.(214).cnf
# case_insensitive
# source_file
lpm_decode.tdf
5df6cbf724b72df12440a1f68cfa8071
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_asf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# include_file {
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
declut.inc
64cd55cba1c61523c3f4c888e3932d1
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
decode_asf
# storage
db|DE4_Ethernet.(215).cnf
db|DE4_Ethernet.(215).cnf
# case_insensitive
# source_file
db|decode_asf.tdf
372fbcee59ab9adbb75aa2ea36251897
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|DE4_Ethernet.(216).cnf
db|DE4_Ethernet.(216).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_buffer_manager.vhd
2e6d88baaae24a7b7f0c8c7774d65c
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
16384
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
14
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
7
PARAMETER_SIGNED_DEC
USR
status_bits
29
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
3
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
6 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
28 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
13 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_Ethernet.(217).cnf
db|DE4_Ethernet.(217).cnf
# case_insensitive
# source_file
lpm_counter.tdf
f5f9eadcf23402b6b654333b9b780ef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
3
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
7
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_rbi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
cntr_rbi
# storage
db|DE4_Ethernet.(218).cnf
db|DE4_Ethernet.(218).cnf
# case_insensitive
# source_file
db|cntr_rbi.tdf
c841e379a28c75dc15dd8c247494
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_mdc
# storage
db|DE4_Ethernet.(219).cnf
db|DE4_Ethernet.(219).cnf
# case_insensitive
# source_file
db|cmpr_mdc.tdf
d1be112b5738e7f650bfead490aea14d
7
# used_port {
datab0
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_Ethernet.(220).cnf
db|DE4_Ethernet.(220).cnf
# case_insensitive
# source_file
lpm_counter.tdf
f5f9eadcf23402b6b654333b9b780ef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
14
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
16384
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_88j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q13
-1
3
Q12
-1
3
Q11
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
cntr_88j
# storage
db|DE4_Ethernet.(221).cnf
db|DE4_Ethernet.(221).cnf
# case_insensitive
# source_file
db|cntr_88j.tdf
66cd7d81922c6feb26d2de661e808881
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(222).cnf
db|DE4_Ethernet.(222).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
7
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(223).cnf
db|DE4_Ethernet.(223).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
29
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA28
-1
3
DATA27
-1
3
DATA26
-1
3
DATA25
-1
3
DATA24
-1
3
DATA23
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_Ethernet.(224).cnf
db|DE4_Ethernet.(224).cnf
# case_insensitive
# source_file
lpm_counter.tdf
f5f9eadcf23402b6b654333b9b780ef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
29
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_hdi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
cntr_hdi
# storage
db|DE4_Ethernet.(225).cnf
db|DE4_Ethernet.(225).cnf
# case_insensitive
# source_file
db|cntr_hdi.tdf
a89fe2f879673a84495a674a786db3e6
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_odc
# storage
db|DE4_Ethernet.(226).cnf
db|DE4_Ethernet.(226).cnf
# case_insensitive
# source_file
db|cmpr_odc.tdf
3e9f433b41a9c7b14fc66c3863cfcb
7
# used_port {
datab1
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab3
-1
2
datab2
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_Ethernet.(227).cnf
db|DE4_Ethernet.(227).cnf
# case_insensitive
# source_file
lpm_counter.tdf
f5f9eadcf23402b6b654333b9b780ef
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_vvi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# include_file {
lpm_counter.inc
c5cfeeabc5f2ab60b3453f6abbc42b41
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
alt_counter_stratix.inc
3e1db420f0a6e888a1525f4eff14d5be
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
cmpconst.inc
fe4bfdfa5310384231b99c696fe2e348
lpm_compare.inc
bbd3e8c93afb7320934629e5fb11566
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
cntr_vvi
# storage
db|DE4_Ethernet.(228).cnf
db|DE4_Ethernet.(228).cnf
# case_insensitive
# source_file
db|cntr_vvi.tdf
c88383edc7d669c9d8e916dcd1b3fcb
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_kdc
# storage
db|DE4_Ethernet.(229).cnf
db|DE4_Ethernet.(229).cnf
# case_insensitive
# source_file
db|cmpr_kdc.tdf
bdab5adbba6cc53072996d4958df1144
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(230).cnf
db|DE4_Ethernet.(230).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
29
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA28
-1
3
DATA27
-1
3
DATA26
-1
3
DATA25
-1
3
DATA24
-1
3
DATA23
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_Ethernet.(231).cnf
db|DE4_Ethernet.(231).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
cd86f47d4ae3b6ccc3bc7c35a6c71f34
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_Ethernet.(232).cnf
db|DE4_Ethernet.(232).cnf
# case_insensitive
# source_file
lpm_shiftreg.tdf
1cb828929de01839eecc9e4a33dd4
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
}
# include_file {
dffeea.inc
f11711657cd42ee78437f4349496034
lpm_constant.inc
97ffb7e3fef9ce9fce4eff8455d5da5
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE4_Ethernet.(233).cnf
db|DE4_Ethernet.(233).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
215a3778c7ff73ee5bdda692e5af137d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Stratix IV
PARAMETER_UNKNOWN
USR
n_nodes
1
PARAMETER_UNKNOWN
USR
n_sel_bits
1
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00110000000000000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE4_Ethernet.(234).cnf
db|DE4_Ethernet.(234).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_hub.vhd
215a3778c7ff73ee5bdda692e5af137d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_Ethernet.(235).cnf
db|DE4_Ethernet.(235).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
sld_rom_sr.vhd
cd86f47d4ae3b6ccc3bc7c35a6c71f34
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
64
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
63 downto 0
PARAMETER_STRING
USR
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(236).cnf
db|DE4_Ethernet.(236).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
27
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
27
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_gpq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_gpq1
# storage
db|DE4_Ethernet.(237).cnf
db|DE4_Ethernet.(237).cnf
# case_insensitive
# source_file
db|altsyncram_gpq1.tdf
537e96b6e4b0e81370a5f4db669ae993
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(238).cnf
db|DE4_Ethernet.(238).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
22
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
22
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_6pq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_6pq1
# storage
db|DE4_Ethernet.(239).cnf
db|DE4_Ethernet.(239).cnf
# case_insensitive
# source_file
db|altsyncram_6pq1.tdf
c3df7ae57adce08255fc613590d4d28
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(240).cnf
db|DE4_Ethernet.(240).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
72
PARAMETER_UNKNOWN
USR
WIDTHAD_A
2
PARAMETER_UNKNOWN
USR
NUMWORDS_A
4
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
72
PARAMETER_UNKNOWN
USR
WIDTHAD_B
2
PARAMETER_UNKNOWN
USR
NUMWORDS_B
4
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7pq1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_7pq1
# storage
db|DE4_Ethernet.(241).cnf
db|DE4_Ethernet.(241).cnf
# case_insensitive
# source_file
db|altsyncram_7pq1.tdf
d6581cbf87e73e687677a86ecce5f98
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b1
-1
3
address_b0
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(242).cnf
db|DE4_Ethernet.(242).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
OLD_DATA
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_tsc2
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_tsc2
# storage
db|DE4_Ethernet.(243).cnf
db|DE4_Ethernet.(243).cnf
# case_insensitive
# source_file
db|altsyncram_tsc2.tdf
06f7f7b4de08438267abd70e4144
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(244).cnf
db|DE4_Ethernet.(244).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
SINGLE_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
19
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_eai1
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_eai1
# storage
db|DE4_Ethernet.(245).cnf
db|DE4_Ethernet.(245).cnf
# case_insensitive
# source_file
db|altsyncram_eai1.tdf
45a8ef57a4835aa4ed027de2dc188e9
7
# used_port {
wren_a
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(246).cnf
db|DE4_Ethernet.(246).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
19
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
19
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
OLD_DATA
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_3tc2
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_3tc2
# storage
db|DE4_Ethernet.(247).cnf
db|DE4_Ethernet.(247).cnf
# case_insensitive
# source_file
db|altsyncram_3tc2.tdf
f2edb5a7b757e8ab475f6a3ba79cf3
7
# used_port {
wren_b
-1
3
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(248).cnf
db|DE4_Ethernet.(248).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
19
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
19
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_m982
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_b
-1
1
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_m982
# storage
db|DE4_Ethernet.(249).cnf
db|DE4_Ethernet.(249).cnf
# case_insensitive
# source_file
db|altsyncram_m982.tdf
ef2ac93c398111859abda3a266d4e9
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(250).cnf
db|DE4_Ethernet.(250).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
16
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
16
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_g982
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_b
-1
1
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_g982
# storage
db|DE4_Ethernet.(251).cnf
db|DE4_Ethernet.(251).cnf
# case_insensitive
# source_file
db|altsyncram_g982.tdf
27cd9822d4deb86eb662da9690c13c
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_Ethernet.(252).cnf
db|DE4_Ethernet.(252).cnf
# case_insensitive
# source_file
altsyncram.tdf
3d6528bd8ae96e3cccbd5d2b8c04d81
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
32
PARAMETER_UNKNOWN
USR
WIDTHAD_A
3
PARAMETER_UNKNOWN
USR
NUMWORDS_A
8
PARAMETER_UNKNOWN
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
32
PARAMETER_UNKNOWN
USR
WIDTHAD_B
3
PARAMETER_UNKNOWN
USR
NUMWORDS_B
8
PARAMETER_UNKNOWN
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
OLD_DATA
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
WIDTH_ECCSTATUS
3
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_c982
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
wren_b
-1
1
address_b2
-1
1
address_b1
-1
1
address_b0
-1
1
}
# include_file {
lpm_decode.inc
10da69a8bbd590d66779e7a142f73790
lpm_mux.inc
dd87bed9959d6126db09970164b7ba6
altdpram.inc
2f9e6727b678ffd76e72bc5a95a2630
stratix_ram_block.inc
e3a03868917fb3dd57b6ed1dd195f22
altram.inc
ad5518b39ffd3cf1df377e6360d1c9b6
altrom.inc
192b74eafa8debf2248ea73881e77f91
a_rdenreg.inc
3fcdce755959d5a8afbe64788d21fb
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
altsyncram_c982
# storage
db|DE4_Ethernet.(253).cnf
db|DE4_Ethernet.(253).cnf
# case_insensitive
# source_file
db|altsyncram_c982.tdf
ab9f96462e2498a83147abd76bb1e5
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a31
-1
3
q_a30
-1
3
q_a3
-1
3
q_a29
-1
3
q_a28
-1
3
q_a27
-1
3
q_a26
-1
3
q_a25
-1
3
q_a24
-1
3
q_a23
-1
3
q_a22
-1
3
q_a21
-1
3
q_a20
-1
3
q_a2
-1
3
q_a19
-1
3
q_a18
-1
3
q_a17
-1
3
q_a16
-1
3
q_a15
-1
3
q_a14
-1
3
q_a13
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b31
-1
3
data_b30
-1
3
data_b3
-1
3
data_b29
-1
3
data_b28
-1
3
data_b27
-1
3
data_b26
-1
3
data_b25
-1
3
data_b24
-1
3
data_b23
-1
3
data_b22
-1
3
data_b21
-1
3
data_b20
-1
3
data_b2
-1
3
data_b19
-1
3
data_b18
-1
3
data_b17
-1
3
data_b16
-1
3
data_b15
-1
3
data_b14
-1
3
data_b13
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE4_Ethernet.(254).cnf
db|DE4_Ethernet.(254).cnf
# case_insensitive
# source_file
lpm_mult.tdf
de2e10955ec3c8dd57d7e43b2bb92359
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
12
PARAMETER_UNKNOWN
USR
LPM_WIDTHB
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHP
14
PARAMETER_UNKNOWN
USR
LPM_WIDTHR
14
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
AUTO
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
multcore.inc
ee598ea39a3d6bdc35b167eefc3ee3da
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
multcore
# storage
db|DE4_Ethernet.(255).cnf
db|DE4_Ethernet.(255).cnf
# case_insensitive
# source_file
multcore.tdf
3e2ec5b5c9f848951e70f4366e71f0
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
widtha
12
PARAMETER_UNKNOWN
USR
widthb
2
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LATENCY
1
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
OP_MODE
0
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
DEF
SUB_DEDICATED_MULTIPLIER_CIRCUITRY
NO
PARAMETER_UNKNOWN
USR
DSP_BLOCK_BALANCING
AUTO
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# include_file {
alt_ded_mult_y.inc
3e7ed647d36279c93ab781e67a0aeb0
mpar_add.inc
029862889cd5a4e65712a9cc002ab
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
csa_add.inc
2817bc4fb699031583cb64b99d6e64b
mul_boothc.inc
865041f39baa34821d68d61a3e2fd457
mul_lfrg.inc
47f6e380151c8e526b62c6d1f8cd8ec
dffpipe.inc
5471cd80ee441dd293deca0963c9aa0
alt_ded_mult.inc
ec98c2a73c1944d24ba8366fc29e8d4
muleabz.inc
9022d0f0ac610fb2fcbcdbf329d5b22
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
mpar_add
# storage
db|DE4_Ethernet.(256).cnf
db|DE4_Ethernet.(256).cnf
# case_insensitive
# source_file
mpar_add.tdf
7cbf24afda73e2f88a1def44e2e3f4c0
7
# user_parameter {
size
13
PARAMETER_UNKNOWN
USR
width
2
PARAMETER_UNKNOWN
USR
REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LEVEL
1
PARAMETER_UNKNOWN
USR
TOT_LEVELS
2
PARAMETER_UNKNOWN
USR
STAGE
1
PARAMETER_UNKNOWN
USR
TOT_STAGES
2
PARAMETER_UNKNOWN
USR
INT_LATENCY
1
PARAMETER_UNKNOWN
USR
PREV_SING_SIZE
12
PARAMETER_UNKNOWN
DEF
BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
CREATE_MS_BOOTH_ADDER
NO
PARAMETER_UNKNOWN
DEF
MPARADD_OP_MODE
0
PARAMETER_UNKNOWN
DEF
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_2
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_2
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# include_file {
mpar_add.inc
029862889cd5a4e65712a9cc002ab
lpm_add_sub.inc
144a73b61081a2a03554ff5acc5e8842
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE4_Ethernet.(257).cnf
db|DE4_Ethernet.(257).cnf
# case_insensitive
# source_file
lpm_add_sub.tdf
fc9f60746bd74f69eb39c3d39610865e
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_UNKNOWN
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
6
PARAMETER_UNKNOWN
USR
REGISTERED_AT_END
1
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_v9h
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
datab12
-1
1
dataa12
-1
1
}
# include_file {
bypassff.inc
42d08f243d3471f724fd61ea21a0eb9f
look_add.inc
9091c394592369a07bdf7fbf1ce9ced6
altshift.inc
5c767a29f11db3f131fc886ea42a52bd
addcore.inc
e15993f131a5367862d6283fbb5a133
alt_stratix_add_sub.inc
16df31198e4f1dce2b8df944fbafaefe
aglobal111.inc
9cc1f9de5ad83fc94dd171c3f7986bd
}
# macro_sequence

# end
# entity
add_sub_v9h
# storage
db|DE4_Ethernet.(258).cnf
db|DE4_Ethernet.(258).cnf
# case_insensitive
# source_file
db|add_sub_v9h.tdf
cc3f86f12588962d036ecb383426824
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
}
# macro_sequence

# end
# entity
altshift
# storage
db|DE4_Ethernet.(259).cnf
db|DE4_Ethernet.(259).cnf
# case_insensitive
# source_file
altshift.tdf
355a248b6866937fb8acb1195014674e
7
# user_parameter {
WIDTH
14
PARAMETER_UNKNOWN
USR
DEPTH
0
PARAMETER_UNKNOWN
USR
}
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
CAM_monitor
# storage
db|DE4_Ethernet.(136).cnf
db|DE4_Ethernet.(136).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|cam_monitor.v
9319504141d753ae5652eff95775ada7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
LUT_DEPTH
32
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
udp_defines.v
f2421edd02577583b5ae79af8b084e6
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon
}
# macro_sequence
ROUTER_OP_LUT_DST_IP_FILTER_TABLE_DEPTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
ppu
# storage
db|DE4_Ethernet.(91).cnf
db|DE4_Ethernet.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|ppu.v
cdbcc389186ecada6d54c1a3d6cccdcb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
SP_IDLE
0
PARAMETER_UNSIGNED_BIN
DEF
SP_PROC
1
PARAMETER_UNSIGNED_BIN
DEF
}
# include_file {
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
registers.v
78681bc1a6b0a31fd055109b87ac10
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0
}
# macro_sequence
_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# entity
np_core
# storage
db|DE4_Ethernet.(89).cnf
db|DE4_Ethernet.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sources_ngnp_multicore|src|np_core.v
968d678cc8c027d773c9aa63eb8a630
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
64
PARAMETER_SIGNED_DEC
USR
CTRL_WIDTH
8
PARAMETER_SIGNED_DEC
USR
UDP_REG_SRC_WIDTH
2
PARAMETER_SIGNED_DEC
USR
INPUT_ARBITER_STAGE_NUM
2
PARAMETER_SIGNED_DEC
USR
IO_QUEUE_STAGE_NUM
11111111
PARAMETER_UNSIGNED_BIN
DEF
NUM_OUTPUT_QUEUES
8
PARAMETER_SIGNED_DEC
USR
NUM_IQ_BITS
3
PARAMETER_SIGNED_DEC
USR
STAGE_NUM
4
PARAMETER_SIGNED_DEC
USR
CPU_QUEUE_NUM
0
PARAMETER_SIGNED_DEC
DEF
}
# include_file {
sources_ngnp_multicore|src|yf32|yf32_define.v
c07c2ea2e1ab49882f660b6496d48f3
registers.v
78681bc1a6b0a31fd055109b87ac10
reg_defines_reference_router.v
6a458ca61371f87112c460d0142d80a8
nf_2.1_defines.v
aca56ce2888907beabcf470b02cd53
}
# hierarchies {
ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core
}
# macro_sequence
UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32UDP_REG_ADDR_WIDTH23CPCI_NF2_DATA_WIDTH32_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__UDP_DEFINES_1_NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES__NF21_DEFINES_1_REG_DEFINES_
# end
# complete
