<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<enum name="NVC0_SHADER_KIND" inline="no">
	<value value="0" name="VP_A"/>
	<value value="1" name="VP_B"/>
	<value value="2" name="TCP"/>
	<value value="3" name="TEP"/>
	<value value="4" name="GP"/>
	<value value="5" name="FP"/>
</enum>

<bitset name="nvc0_rgba" inline="yes">
	<bitfield pos="0" name="R"/>
	<bitfield pos="1" name="G"/>
	<bitfield pos="2" name="B"/>
	<bitfield pos="3" name="A"/>
</bitset>

<enum name="NVC0_INTERP_MODE" inline="no">
	<value value="0" name="DISABLED"/>
	<value value="1" name="FLAT"/>
	<value value="2" name="PERSPECTIVE"/>
	<value value="3" name="LINEAR"/>
</enum>

<domain name="NVC0_VP_HEADER" size="0x50">
	<reg32 offset="0" name="0">
		<bitfield high="7" low="0" name="MAGIC">
			<value value="0x61" name="VP_MAGIC"/>
		</bitfield>
		<bitfield high="12" low="10" name="KIND" type="NVC0_SHADER_KIND"/>
		<bitfield pos="16" name="GMEM_ENABLE"/>
		<bitfield pos="17" name="UNK17"/><!-- default 1 -->
		<bitfield pos="26" name="LMEM_ENABLE"/>
	</reg32>
	<reg32 offset="0x04" name="LMEM_POS_ALLOC" type="uint" max="0xffffff">
		<doc>Aligned to 0x10.</doc>
	</reg32>
	<reg32 offset="0x08" name="LMEM_NEG_ALLOC" type="uint" max="0xffffff">
		<doc>Aligned to 0x10.</doc>
	</reg32>
	<reg32 offset="0x0c" name="WARP_CSTACK_SIZE" type="uint" max="0x1fffff">
		<doc>Aligned to 0x200. Maximum depends on NVC0_3D_TEMP_SIZE.
		48 slots for each 0x200 bytes.
		If this is 0, only the 16 on-chip slots are available.</doc>
	</reg32>
	<reg32 offset="0x10" name="4">
		<bitfield high="19" low="12" name="UNK12"/><!-- ? default 0xff -->
	</reg32>
	<reg32 offset="0x14" name="ATTR_EN_0"/><!-- 0x000 - 0x07c -->
	<reg32 offset="0x18" name="ATTR_EN_1"/><!-- 0x080 - 0x0fc -->
	<reg32 offset="0x1c" name="ATTR_EN_2"/><!-- 0x100 - 0x17c -->
	<reg32 offset="0x20" name="ATTR_EN_3"/><!-- 0x180 - 0x1fc -->
	<reg32 offset="0x24" name="ATTR_EN_4"/><!-- 0x200 - 0x27c -->
	<reg32 offset="0x28" name="ATTR_EN_5"><!-- 0x280 - 0x2fc -->
		<bitfield pos="30" name="INSTANCE_ID"/>
		<bitfield pos="31" name="VERTEX_ID"/>
	</reg32>
	<reg32 offset="0x2c" name="11"/>
	<reg32 offset="0x30" name="12"/>
	<reg32 offset="0x34" name="EXPORT_EN_0"><!-- 0x040 - 0x0bc -->
		<bitfield pos="11" name="PSIZE"/>
		<bitfield high="15" low="12" name="HPOS"/>
	</reg32>
	<reg32 offset="0x38" name="EXPORT_EN_1"/><!-- 0x0c0 - 0x13c -->
	<reg32 offset="0x3c" name="EXPORT_EN_2"/><!-- 0x140 - 0x1bc -->
	<reg32 offset="0x40" name="EXPORT_EN_3"/><!-- 0x1c0 - 0x23c -->
	<reg32 offset="0x44" name="EXPORT_EN_4"/><!-- 0x240 - 0x2bc -->
	<reg32 offset="0x48" name="EXPORT_EN_5"><!-- 0x2c0 - 0x2dc -->
		<bitfield high="7" low="0" name="CLIP_DISTANCE"/>
	</reg32>
	<reg32 offset="0x4c" name="19"/>
</domain>

<domain name="NVC0_GP_HEADER" size="0x50">
	<reg32 offset="0" name="0">
		<bitfield high="7" low="0" name="MAGIC">
			<value value="0x61" name="GP_MAGIC"/>
		</bitfield>
		<bitfield high="12" low="10" name="KIND" type="NVC0_SHADER_KIND"/>
		<bitfield pos="16" name="GMEM_ENABLE"/>
		<bitfield pos="17" name="UNK17"/><!-- default 1 -->
		<bitfield pos="26" name="LMEM_ENABLE"/>
		<bitfield high="31" low="28" name="UNK28"/><!-- default 0x1, 0xf for point output -->
	</reg32>
	<reg32 offset="0x04" name="1">
		<bitfield high="23" low="0" name="LMEM_POS_ALLOC" type="uint"/>
	</reg32>
	<reg32 offset="0x08" name="2">
		<bitfield high="23" low="0" name="LMEM_NEG_ALLOC" type="uint"/>
		<bitfield high="29" low="24" name="INVOCATIONS" type="uint" max="32"/>
	</reg32>
	<reg32 offset="0x0c" name="3">
		<bitfield high="20" low="0" name="WARP_CSTACK_SIZE" type="uint"/>
		<bitfield high="26" low="24" name="OUTPUT_PRIM">
			<value value="1" name="POINTS"/>
			<value value="6" name="LINE_STRIP"/>
			<value value="7" name="TRIANGLE_STRIP"/>
		</bitfield>
	</reg32>
	<reg32 offset="0x10" name="4">
		<bitfield high="8" low="0" name="MAX_OUTPUT_VERTS"/>
	</reg32>
	<reg32 offset="0x14" name="ATTR_EN_0"/><!-- 0x000 - 0x07c -->
	<reg32 offset="0x18" name="ATTR_EN_1"/><!-- 0x080 - 0x0fc -->
	<reg32 offset="0x1c" name="ATTR_EN_2"/><!-- 0x100 - 0x17c -->
	<reg32 offset="0x20" name="ATTR_EN_3"/><!-- 0x180 - 0x1fc -->
	<reg32 offset="0x24" name="ATTR_EN_4"/><!-- 0x200 - 0x27c -->
	<reg32 offset="0x28" name="ATTR_EN_5"/><!-- 0x280 - 0x2fc -->
	<reg32 offset="0x2c" name="11"/>
	<reg32 offset="0x30" name="12"/>
	<reg32 offset="0x34" name="EXPORT_EN_0"><!-- 0x040 - 0x0bc -->
		<bitfield pos="11" name="PSIZE"/>
		<bitfield high="15" low="12" name="HPOS"/>
	</reg32>
	<reg32 offset="0x38" name="EXPORT_EN_1"/><!-- 0x0c0 - 0x13c -->
	<reg32 offset="0x3c" name="EXPORT_EN_2"/><!-- 0x140 - 0x1bc -->
	<reg32 offset="0x40" name="EXPORT_EN_3"/><!-- 0x1c0 - 0x23c -->
	<reg32 offset="0x44" name="EXPORT_EN_4"/><!-- 0x240 - 0x2bc -->
	<reg32 offset="0x48" name="EXPORT_EN_5"><!-- 0x2c0 - 0x2dc -->
		<bitfield high="7" low="0" name="CLIP_DISTANCE"/>
	</reg32>
	<reg32 offset="0x4c" name="19"/>
</domain>

<domain name="NVC0_FP_HEADER" size="0x50">
	<reg32 offset="0" name="0">
		<bitfield high="7" low="0" name="MAGIC">
			<value value="0x62" name="FP_MAGIC"/>
		</bitfield>
		<bitfield high="12" low="10" name="KIND" type="NVC0_SHADER_KIND"/>
		<bitfield pos="14" name="MULTIPLE_COLOR_OUTPUTS" type="boolean"/>
		<bitfield pos="15" name="USES_KIL" type="boolean"/>
		<bitfield pos="16" name="GMEM_ENABLE"/>
		<bitfield pos="17" name="UNK17"/><!-- default 1 -->
		<bitfield pos="26" name="LMEM_ENABLE"/>
	</reg32>
	<reg32 offset="0x04" name="LMEM_POS_ALLOC" type="uint" max="0xffffff"/>
	<reg32 offset="0x08" name="LMEM_NEG_ALLOC" type="uint" max="0xffffff"/>
	<reg32 offset="0x0c" name="WARP_CSTACK_SIZE" type="uint" max="0x1fffff"/>
	<reg32 offset="0x10" name="4"/>
	<reg32 offset="0x14" name="INPUT_EN_0">
		<bitfield high="31" low="28" name="WPOS"/>
	</reg32>
	<reg32 offset="0x18" name="INPUT_EN_1"/><!-- 0x080 - 0x0bc (NVC0_INTERP_MODE) -->
	<reg32 offset="0x1c" name="INPUT_EN_2"/><!-- 0x0c0 - 0x0fc (7) -->
	<reg32 offset="0x20" name="INPUT_EN_3"/><!-- 0x100 - 0x13c (8) -->
	<reg32 offset="0x24" name="INPUT_EN_4"/><!-- 0x140 - 0x17c (9) -->
	<reg32 offset="0x28" name="INPUT_EN_5"/><!-- 0x180 - 0x1bc (10) -->
	<reg32 offset="0x2c" name="INPUT_EN_6"/><!-- 0x1c0 - 0x1fc (11) -->
	<reg32 offset="0x30" name="INPUT_EN_7"/><!-- 0x200 - 0x23c (12) -->
	<reg32 offset="0x34" name="INPUT_EN_8"/><!-- 0x240 - 0x27c (13) -->
	<reg32 offset="0x38" name="INPUT_EN_9"> <!-- 0x280 + -->
		<bitfield high="7" low="0" name="COLOR0"/>
		<bitfield high="15" low="8" name="COLOR1"/>
		<bitfield pos="24" name="POINT_COORD_X"/>
		<bitfield pos="25" name="POINT_COORD_Y"/>
	</reg32>
	<reg32 offset="0x3c" name="TEXCOORD_EN_0"/><!-- 0x300 - 0x33c (15) -->
	<reg32 offset="0x40" name="TEXCOORD_EN_1"/><!-- 0x340 - 0x37c (16) -->
	<reg32 offset="0x44" name="17"/>
	<reg32 offset="0x48" name="COLOR_OUTPUT_EN">
		<bitfield name="0" high="3" low="0" type="nvc0_rgba"/>
		<bitfield name="1" high="7" low="4" type="nvc0_rgba"/>
		<bitfield name="2" high="11" low="8" type="nvc0_rgba"/>
		<bitfield name="3" high="15" low="12" type="nvc0_rgba"/>
		<bitfield name="4" high="19" low="16" type="nvc0_rgba"/>
		<bitfield name="5" high="23" low="20" type="nvc0_rgba"/>
		<bitfield name="6" high="27" low="24" type="nvc0_rgba"/>
		<bitfield name="7" high="31" low="28" type="nvc0_rgba"/>
	</reg32>
	<reg32 offset="0x4c" name="19">
		<bitfield pos="1" name="EXPORT_Z" type="boolean"/>
	</reg32>
</domain>

</database>
