From 84da31e3d604574d89ceede9b9ee2465256f2245 Mon Sep 17 00:00:00 2001
From: xu xing <xing.xu@amlogic.com>
Date: Fri, 1 Aug 2014 16:02:05 +0800
Subject: [PATCH 4632/5965] m8m2: remove m8m2 config and m8m2 macro

Change-Id: I8a73d2f769ccc6bf93863b586f4ce93b104ed9f3

Conflicts:

	arch/arm/configs/meson8m2_defconfig
---
 arch/arm/Makefile                             |   1 -
 arch/arm/configs/meson8m2_defconfig           | 371 ------------------
 arch/arm/mach-meson8/include/mach/cpu.h       |   4 -
 arch/arm/plat-meson/include/plat/cpu.h        |   1 -
 drivers/amlogic/amports/Makefile              |  19 -
 drivers/amlogic/amports/rdma.c                |   8 +-
 drivers/amlogic/camera/common/cam_prober.c    |   2 +-
 drivers/amlogic/display/osd_ext/Makefile      |   4 -
 drivers/amlogic/display/vout/enc_clk_config.c | 216 +++++-----
 drivers/amlogic/display/vout/tvconf.c         |   2 +-
 drivers/amlogic/display/vout/tvoutc.c         |   6 +-
 drivers/amlogic/mmc/Makefile                  |   4 -
 drivers/amlogic/spi_nor/apollo_spi_nor.c      |   2 +-
 drivers/amlogic/usb/dwc_otg/Makefile          |   1 -
 drivers/amlogic/wifi/wifi_dt.c                |   6 +-
 15 files changed, 127 insertions(+), 520 deletions(-)
 delete mode 100755 arch/arm/configs/meson8m2_defconfig

diff --git a/arch/arm/Makefile b/arch/arm/Makefile
index 01c2b35b561c..6a33bdf1432d 100755
--- a/arch/arm/Makefile
+++ b/arch/arm/Makefile
@@ -161,7 +161,6 @@ machine-$(CONFIG_ARCH_MESON6TV)		+= meson6tv
 machine-$(CONFIG_ARCH_MESON6TVD)	+= meson6tvd
 machine-$(CONFIG_ARCH_MESON8)		+= meson8
 machine-$(CONFIG_ARCH_MESON8B)		+= meson8b
-machine-$(CONFIG_ARCH_MESON8M2)		+= meson8
 machine-$(CONFIG_ARCH_MESONG9TV)	+= mesong9tv
 machine-$(CONFIG_ARCH_MMP)		+= mmp
 machine-$(CONFIG_ARCH_MSM)		+= msm
diff --git a/arch/arm/configs/meson8m2_defconfig b/arch/arm/configs/meson8m2_defconfig
deleted file mode 100755
index b2b7b2e97d09..000000000000
--- a/arch/arm/configs/meson8m2_defconfig
+++ /dev/null
@@ -1,371 +0,0 @@
-CONFIG_KERNEL_LZO=y
-CONFIG_SYSVIPC=y
-CONFIG_AUDIT=y
-CONFIG_NO_HZ=y
-CONFIG_HIGH_RES_TIMERS=y
-CONFIG_BSD_PROCESS_ACCT=y
-CONFIG_IKCONFIG=y
-CONFIG_LOG_BUF_SHIFT=19
-CONFIG_BLK_DEV_INITRD=y
-CONFIG_RD_BZIP2=y
-CONFIG_RD_LZMA=y
-CONFIG_RD_XZ=y
-CONFIG_RD_LZO=y
-CONFIG_KALLSYMS_ALL=y
-CONFIG_EMBEDDED=y
-CONFIG_MODULES=y
-CONFIG_MODULE_UNLOAD=y
-CONFIG_ARCH_MESON8M2=y
-CONFIG_MESON_SUSPEND=y
-CONFIG_MESON_LEGACY_REGISTER_API=y
-CONFIG_ARM_ERRATA_751472=y
-CONFIG_ARM_ERRATA_754322=y
-CONFIG_ARM_ERRATA_764369=y
-CONFIG_SMP=y
-CONFIG_PREEMPT=y
-CONFIG_AEABI=y
-CONFIG_HIGHMEM=y
-CONFIG_CPU_FREQ=y
-CONFIG_CPU_FREQ_GOV_ONDEMAND=y
-CONFIG_CPU_FREQ_GOV_INTERACTIVE=y
-CONFIG_CPU_FREQ_GOV_CONSERVATIVE=y
-CONFIG_AMLOGIC_MESON_CPUFREQ=y
-CONFIG_VFP=y
-CONFIG_NEON=y
-CONFIG_BINFMT_MISC=y
-CONFIG_WAKELOCK=y
-CONFIG_PM_RUNTIME=y
-CONFIG_PACKET=y
-CONFIG_PACKET_DIAG=y
-CONFIG_UNIX=y
-CONFIG_UNIX_DIAG=y
-CONFIG_NET_KEY=y
-CONFIG_IP_MULTICAST=y
-CONFIG_INET=y
-CONFIG_IP_ADVANCED_ROUTER=y
-CONFIG_IP_MULTIPLE_TABLES=y
-CONFIG_INET_ESP=y
-CONFIG_IPV6=y
-CONFIG_IPV6_PRIVACY=y
-CONFIG_IPV6_ROUTER_PREF=y
-CONFIG_IPV6_OPTIMISTIC_DAD=y
-CONFIG_INET6_AH=y
-CONFIG_INET6_ESP=y
-CONFIG_INET6_IPCOMP=y
-CONFIG_IPV6_MIP6=y
-CONFIG_IPV6_TUNNEL=y
-CONFIG_IPV6_MULTIPLE_TABLES=y
-CONFIG_NETFILTER=y
-CONFIG_NF_CONNTRACK=y
-CONFIG_NF_CONNTRACK_EVENTS=y
-CONFIG_NF_CT_PROTO_DCCP=y
-CONFIG_NF_CT_PROTO_SCTP=y
-CONFIG_NF_CT_PROTO_UDPLITE=y
-CONFIG_NF_CONNTRACK_AMANDA=y
-CONFIG_NF_CONNTRACK_FTP=y
-CONFIG_NF_CONNTRACK_H323=y
-CONFIG_NF_CONNTRACK_IRC=y
-CONFIG_NF_CONNTRACK_NETBIOS_NS=y
-CONFIG_NF_CONNTRACK_PPTP=y
-CONFIG_NF_CONNTRACK_SANE=y
-CONFIG_NF_CONNTRACK_TFTP=y
-CONFIG_NF_CT_NETLINK=y
-CONFIG_NETFILTER_TPROXY=y
-CONFIG_NETFILTER_XT_TARGET_CLASSIFY=y
-CONFIG_NETFILTER_XT_TARGET_CONNMARK=y
-CONFIG_NETFILTER_XT_TARGET_MARK=y
-CONFIG_NETFILTER_XT_TARGET_NFLOG=y
-CONFIG_NETFILTER_XT_TARGET_NFQUEUE=y
-CONFIG_NETFILTER_XT_TARGET_TPROXY=y
-CONFIG_NETFILTER_XT_TARGET_TRACE=y
-CONFIG_NETFILTER_XT_MATCH_COMMENT=y
-CONFIG_NETFILTER_XT_MATCH_CONNBYTES=y
-CONFIG_NETFILTER_XT_MATCH_CONNLIMIT=y
-CONFIG_NETFILTER_XT_MATCH_CONNMARK=y
-CONFIG_NETFILTER_XT_MATCH_CONNTRACK=y
-CONFIG_NETFILTER_XT_MATCH_HASHLIMIT=y
-CONFIG_NETFILTER_XT_MATCH_HELPER=y
-CONFIG_NETFILTER_XT_MATCH_IPRANGE=y
-CONFIG_NETFILTER_XT_MATCH_LENGTH=y
-CONFIG_NETFILTER_XT_MATCH_LIMIT=y
-CONFIG_NETFILTER_XT_MATCH_MAC=y
-CONFIG_NETFILTER_XT_MATCH_MARK=y
-CONFIG_NETFILTER_XT_MATCH_POLICY=y
-CONFIG_NETFILTER_XT_MATCH_PKTTYPE=y
-CONFIG_NETFILTER_XT_MATCH_QTAGUID=y
-CONFIG_NETFILTER_XT_MATCH_QUOTA=y
-CONFIG_NETFILTER_XT_MATCH_QUOTA2=y
-CONFIG_NETFILTER_XT_MATCH_QUOTA2_LOG=y
-CONFIG_NETFILTER_XT_MATCH_SOCKET=y
-CONFIG_NETFILTER_XT_MATCH_STATE=y
-CONFIG_NETFILTER_XT_MATCH_STATISTIC=y
-CONFIG_NETFILTER_XT_MATCH_STRING=y
-CONFIG_NETFILTER_XT_MATCH_TIME=y
-CONFIG_NETFILTER_XT_MATCH_U32=y
-CONFIG_NF_CONNTRACK_IPV4=y
-CONFIG_IP_NF_IPTABLES=y
-CONFIG_IP_NF_MATCH_AH=y
-CONFIG_IP_NF_MATCH_ECN=y
-CONFIG_IP_NF_MATCH_TTL=y
-CONFIG_IP_NF_FILTER=y
-CONFIG_IP_NF_TARGET_REJECT=y
-CONFIG_IP_NF_TARGET_REJECT_SKERR=y
-CONFIG_NF_NAT_IPV4=y
-CONFIG_IP_NF_TARGET_MASQUERADE=y
-CONFIG_IP_NF_TARGET_NETMAP=y
-CONFIG_IP_NF_TARGET_REDIRECT=y
-CONFIG_IP_NF_MANGLE=y
-CONFIG_IP_NF_RAW=y
-CONFIG_IP_NF_ARPTABLES=y
-CONFIG_IP_NF_ARPFILTER=y
-CONFIG_IP_NF_ARP_MANGLE=y
-CONFIG_NF_CONNTRACK_IPV6=y
-CONFIG_IP6_NF_IPTABLES=y
-CONFIG_IP6_NF_FILTER=y
-CONFIG_IP6_NF_TARGET_REJECT=y
-CONFIG_IP6_NF_TARGET_REJECT_SKERR=y
-CONFIG_IP6_NF_MANGLE=y
-CONFIG_IP6_NF_RAW=y
-CONFIG_NF_NAT_IPV6=y
-CONFIG_IP6_NF_TARGET_MASQUERADE=y
-CONFIG_IP6_NF_TARGET_NPT=y
-CONFIG_BRIDGE=y
-# CONFIG_BRIDGE_IGMP_SNOOPING is not set
-CONFIG_PHONET=y
-CONFIG_NET_SCHED=y
-CONFIG_NET_SCH_HTB=y
-CONFIG_NET_SCH_INGRESS=y
-CONFIG_NET_CLS_U32=y
-CONFIG_NET_EMATCH=y
-CONFIG_NET_EMATCH_U32=y
-CONFIG_NET_CLS_ACT=y
-CONFIG_NET_ACT_POLICE=y
-CONFIG_NET_ACT_GACT=y
-CONFIG_NET_ACT_MIRRED=y
-CONFIG_BT=y
-CONFIG_BT_RFCOMM=y
-CONFIG_BT_RFCOMM_TTY=y
-CONFIG_BT_BNEP=y
-CONFIG_BT_BNEP_MC_FILTER=y
-CONFIG_BT_BNEP_PROTO_FILTER=y
-CONFIG_BT_HIDP=y
-CONFIG_BT_HCIUART=y
-CONFIG_BT_HCIUART_H4=y
-CONFIG_CFG80211=y
-CONFIG_MAC80211=y
-CONFIG_RFKILL=y
-CONFIG_I2C_AML=y
-CONFIG_SARADC_AM=y
-# CONFIG_MESON_INPUT_REMOTE is not set
-CONFIG_NEW_AM_REMOTE=y
-CONFIG_NEW_AM_IR_TX=y
-CONFIG_ADC_KEYPADS_AM=y
-CONFIG_MESON_INPUT_TOUCHSCREEN=y
-CONFIG_FOCALTECH_CAPACITIVE_TOUCHSCREEN=y
-CONFIG_GOODIX_GT81XX_CAPACITIVE_TOUCHSCREEN=y
-CONFIG_GSLX680_COMPATIBLE_CAPACITIVE_TOUCHSCREEN=y
-CONFIG_GOODIX_GT9XX_CAPACITIVE_TOUCHSCREEN=y
-CONFIG_NOVATEK_CAPACITIVE_TOUCHSCREEN=y
-CONFIG_TOUCHSCREEN_CT36X=y
-CONFIG_SENSOR_DEVICES=y
-CONFIG_GRAVITY_BMA250=y
-CONFIG_GRAVITY_BMA222=y
-CONFIG_GRAVITY_MMA7660=y
-CONFIG_GRAVITY_LIS3DH=y
-CONFIG_GRAVITY_MMA8452=y
-CONFIG_GRAVITY_MC32X0=y
-CONFIG_GRAVITY_DMARD06=y
-CONFIG_GRAVITY_MMA865X=y
-CONFIG_GRAVITY_LSM303D=y
-CONFIG_GRAVITY_DMARD10=y
-CONFIG_GRAVITY_KXTJ9=y
-CONFIG_GRAVITY_STK8313=y
-CONFIG_GRAVITY_STK8312=y
-CONFIG_GRAVITY_MM3A310=y
-CONFIG_GRAVITY_MXC622X=y
-CONFIG_GRAVITY_MXC6255XC=y
-CONFIG_LIGHT_CM36283=y
-CONFIG_LIGHT_CM3232=y
-CONFIG_LIGHT_CM3217=y
-CONFIG_LIGHT_LTR501=y
-CONFIG_LIGHT_EPL6814=y
-CONFIG_LIGHT_ISL29023=y
-CONFIG_LIGHT_STK220X=y
-CONFIG_LIGHT_LTR558=y
-CONFIG_AML_GPIO_KEY=y
-CONFIG_AML_PMU_ALGORITHM_SUPPORT=m
-CONFIG_AML_PMU=y
-CONFIG_AML1216=y
-CONFIG_AML1218=y
-CONFIG_RICOH_PMU=y
-CONFIG_SECURITYKEY=y
-CONFIG_EFUSE=y
-CONFIG_EFUSE_WRITE_VERSION_PERMIT=y
-CONFIG_AMLOGIC_THERMAL=y
-CONFIG_AMLOGIC_USB=y
-CONFIG_MMC_AML=y
-CONFIG_AMLOGIC_SPI_NOR=y
-CONFIG_AML_NEXT_GEN_NAND=y
-CONFIG_AML_NAND_KEY=y
-# CONFIG_AM_NAND is not set
-CONFIG_AM_ETHERNET=y
-CONFIG_AML_PHY=y
-CONFIG_AML_LAN8720=y
-CONFIG_AML_IP101_PHY=y
-CONFIG_AML_KSZ8091=y
-CONFIG_AM_WIFI=y
-CONFIG_AM_WIFI_SD_MMC=y
-CONFIG_AM_WIFI_USB=y
-CONFIG_SDIO_DHD_CDC_WIFI_40181_MODULE=m
-CONFIG_RTL8188EU=m
-CONFIG_RTL8188EU_MP=m
-CONFIG_BT_DEVICE=y
-CONFIG_BT_RTKBTUSB=y
-CONFIG_VSYNC_RDMA=y
-CONFIG_AM_VIDEO=y
-CONFIG_AM_ENCODER=y
-CONFIG_AM_JPEG_ENCODER=y
-CONFIG_AM_TV_OUTPUT2=y
-CONFIG_FB_AM=y
-CONFIG_FB_OSD2_DEFAULT_WIDTH=32
-CONFIG_FB_OSD2_DEFAULT_HEIGHT=32
-CONFIG_FB_OSD2_DEFAULT_WIDTH_VIRTUAL=32
-CONFIG_FB_OSD2_DEFAULT_HEIGHT_VIRTUAL=32
-CONFIG_FB_OSD2_CURSOR=y
-CONFIG_AM_FB_EXT=y
-CONFIG_AM_LOGO=y
-CONFIG_AM_HDMI_ONLY=y
-CONFIG_VIUIN=y
-CONFIG_TVIN_ISP=y
-CONFIG_AML_SII9233=y
-CONFIG_POST_PROCESS_MANAGER=y
-CONFIG_POST_PROCESS_MANAGER_PPSCALER=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE=y
-CONFIG_AMLOGIC_CAPTURE_FRAME_ROTATE=y
-CONFIG_AMLOGIC_VM_DISABLE_VIDEOLAYER=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_GT2005=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_GC0308=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_GC0328=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_GC2035=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_GC2155=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_OV5640=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_SP0838=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_SP2518=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_SP0A19=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_SP1628=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_HI253=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_HM2057=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_HM5065=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_OV5647=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_AR0543=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_AR0833=y
-CONFIG_VIDEO_AMLOGIC_CAPTURE_BF3720=y
-CONFIG_V4L_AMLOGIC_VIDEO=y
-CONFIG_V4L_AMLOGIC_VIDEO2=y
-CONFIG_AMLOGIC_IONVIDEO=y
-CONFIG_DEINTERLACE=y
-CONFIG_DEVTMPFS=y
-CONFIG_DEVTMPFS_MOUNT=y
-CONFIG_CMA=y
-CONFIG_CMA_SIZE_MBYTES=8
-CONFIG_PROC_DEVICETREE=y
-CONFIG_OF_SELFTEST=y
-CONFIG_BLK_DEV_LOOP=y
-CONFIG_SCSI=y
-CONFIG_BLK_DEV_SD=y
-CONFIG_BLK_DEV_SR=y
-CONFIG_SCSI_MULTI_LUN=y
-CONFIG_MD=y
-CONFIG_BLK_DEV_DM=y
-CONFIG_DM_DEBUG=y
-CONFIG_DM_CRYPT=y
-CONFIG_DM_UEVENT=y
-CONFIG_NETDEVICES=y
-CONFIG_TUN=y
-CONFIG_PPP=y
-CONFIG_PPP_BSDCOMP=y
-CONFIG_PPP_DEFLATE=y
-CONFIG_PPP_FILTER=y
-CONFIG_PPP_MPPE=y
-CONFIG_PPP_MULTILINK=y
-CONFIG_PPPOLAC=y
-CONFIG_PPPOPNS=y
-CONFIG_PPP_ASYNC=y
-CONFIG_PPP_SYNC_TTY=y
-CONFIG_USB_USBNET=y
-CONFIG_USB_NET_DM9601=y
-CONFIG_INPUT_POLLDEV=y
-CONFIG_INPUT_EVDEV=y
-CONFIG_INPUT_MISC=y
-CONFIG_INPUT_UINPUT=y
-CONFIG_DEVPTS_MULTIPLE_INSTANCES=y
-CONFIG_MEDIA_CAMERA_SUPPORT=y
-CONFIG_MEDIA_USB_SUPPORT=y
-CONFIG_USB_VIDEO_CLASS=y
-CONFIG_V4L_PLATFORM_DRIVERS=y
-CONFIG_BACKLIGHT_LCD_SUPPORT=y
-CONFIG_SND_USB_AUDIO=y
-CONFIG_SND_AML_M8_SOC=y
-CONFIG_SND_AML_M8=y
-CONFIG_UHID=y
-CONFIG_USB=y
-CONFIG_USB_ACM=y
-CONFIG_USB_STORAGE=y
-CONFIG_USB_SERIAL=y
-CONFIG_USB_SERIAL_OPTION=y
-CONFIG_USB_GADGET=y
-CONFIG_USB_GADGET_DWC_OTG=y
-CONFIG_USB_G_ANDROID=y
-CONFIG_UIO=y
-CONFIG_UIO_PDRV=y
-CONFIG_UIO_PDRV_GENIRQ=y
-CONFIG_STAGING=y
-CONFIG_ZSMALLOC=y
-CONFIG_ZRAM=y
-CONFIG_ANDROID=y
-CONFIG_ANDROID_BINDER_IPC=y
-CONFIG_ASHMEM=y
-CONFIG_ANDROID_LOGGER=y
-CONFIG_ANDROID_LOW_MEMORY_KILLER=y
-CONFIG_ANDROID_INTF_ALARM_DEV=y
-CONFIG_SYNC=y
-CONFIG_EXT2_FS=y
-CONFIG_EXT3_FS=y
-CONFIG_EXT3_FS_POSIX_ACL=y
-CONFIG_EXT3_FS_SECURITY=y
-CONFIG_EXT4_FS=y
-CONFIG_EXT4_FS_POSIX_ACL=y
-CONFIG_EXT4_FS_SECURITY=y
-CONFIG_QUOTA=y
-CONFIG_QFMT_V2=y
-CONFIG_FUSE_FS=y
-CONFIG_ISO9660_FS=y
-CONFIG_JOLIET=y
-CONFIG_ZISOFS=y
-CONFIG_UDF_FS=y
-CONFIG_MSDOS_FS=y
-CONFIG_VFAT_FS=y
-CONFIG_TMPFS=y
-CONFIG_CRAMFS=y
-CONFIG_CIFS=y
-CONFIG_NLS_CODEPAGE_437=y
-CONFIG_NLS_ISO8859_1=y
-CONFIG_NLS_UTF8=y
-CONFIG_PRINTK_TIME=y
-CONFIG_MAGIC_SYSRQ=y
-CONFIG_READABLE_ASM=y
-CONFIG_DEBUG_FS=y
-CONFIG_LOCKUP_DETECTOR=y
-CONFIG_BOOTPARAM_HARDLOCKUP_PANIC=y
-CONFIG_BOOTPARAM_SOFTLOCKUP_PANIC=y
-CONFIG_BOOTPARAM_HUNG_TASK_PANIC=y
-CONFIG_SCHEDSTATS=y
-CONFIG_TIMER_STATS=y
-CONFIG_DEBUG_INFO=y
-CONFIG_SECURITY=y
-CONFIG_SECURITY_NETWORK=y
-CONFIG_SECURITY_SELINUX=y
-CONFIG_CRYPTO_PCBC=y
-CONFIG_CRYPTO_TWOFISH=y
-CONFIG_CRC_T10DIF=y
-CONFIG_CRC7=y
diff --git a/arch/arm/mach-meson8/include/mach/cpu.h b/arch/arm/mach-meson8/include/mach/cpu.h
index e2b4782763b8..8c5cfd713bd2 100755
--- a/arch/arm/mach-meson8/include/mach/cpu.h
+++ b/arch/arm/mach-meson8/include/mach/cpu.h
@@ -11,11 +11,7 @@
 extern int (*get_cpu_temperature_celius)(void);
 int get_cpu_temperature(void);
 
-#ifdef CONFIG_ARCH_MESON8
 #define MESON_CPU_TYPE	MESON_CPU_TYPE_MESON8
-#else //CONFIG_ARCH_MESON8M2
-#define MESON_CPU_TYPE	MESON_CPU_TYPE_MESON8M2
-#endif
 
 #define MESON_CPU_CONTROL_REG (IO_SRAM_BASE + 0x1ff80)
 #define MESON_CPU1_CONTROL_ADDR_REG (IO_SRAM_BASE + 0x1ff84)
diff --git a/arch/arm/plat-meson/include/plat/cpu.h b/arch/arm/plat-meson/include/plat/cpu.h
index 7ae18449fa62..ac0d850ba9cc 100755
--- a/arch/arm/plat-meson/include/plat/cpu.h
+++ b/arch/arm/plat-meson/include/plat/cpu.h
@@ -35,7 +35,6 @@
 #define MESON_CPU_TYPE_MESON6TVD	0x75
 #define MESON_CPU_TYPE_MESON8		0x80
 #define MESON_CPU_TYPE_MESON8B		0x8B
-#define MESON_CPU_TYPE_MESON8M2		0x8D
 #define MESON_CPU_TYPE_MESONG9TV	0x90
 
 /*
diff --git a/drivers/amlogic/amports/Makefile b/drivers/amlogic/amports/Makefile
index 05dc59952a23..389b4e811f56 100755
--- a/drivers/amlogic/amports/Makefile
+++ b/drivers/amlogic/amports/Makefile
@@ -25,9 +25,6 @@ endif
 ifeq ($(CONFIG_ARCH_MESON8),y)
 obj-y = m8/
 endif
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-obj-y = m8/
-endif
 ifeq ($(CONFIG_ARCH_MESON8B),y)
 obj-y = m8b/
 endif
@@ -43,10 +40,6 @@ ifeq ($(CONFIG_ARCH_MESON8),y)
 amports-objs := $(AMPORTS_OBJS)
 amports-y    := $(AMPORTS_OBJS)
 else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-amports-objs := $(AMPORTS_OBJS)
-amports-y    := $(AMPORTS_OBJS)
-else
 ifeq ($(CONFIG_ARCH_MESON6),y)
 amports-objs := $(AMPORTS_OBJS)
 amports-y    := $(AMPORTS_OBJS)
@@ -66,7 +59,6 @@ endif
 endif
 endif
 endif
-endif
 
 obj-$(CONFIG_AM_VDEC_MPEG12) += amvdec_mpeg12.o
 amvdec_mpeg12-objs := vmpeg12.o
@@ -118,12 +110,6 @@ ifeq ($(CONFIG_ARCH_MESON8),y)
 obj-$(CONFIG_AM_VDEC_AVS) += amvdec_avs.o
 amvdec_avs-objs := vavs.o
 amvdec_avs-y    := vavs.o
-else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-obj-$(CONFIG_AM_VDEC_AVS) += amvdec_avs.o
-amvdec_avs-objs := vavs.o
-amvdec_avs-y    := vavs.o
-endif
 endif
 endif
 endif
@@ -138,14 +124,9 @@ ifeq ($(CONFIG_ARCH_MESON8),y)
 amvideo-objs := video.o vpp.o video_prot.o
 amvideo-y    := video.o vpp.o video_prot.o
 else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-amvideo-objs := video.o vpp.o video_prot.o
-amvideo-y    := video.o vpp.o video_prot.o
-else
 amvideo-objs := video.o vpp.o
 amvideo-y    := video.o vpp.o
 endif
-endif
 
 ifeq ($(CONFIG_AM_VIDEOCAPTURE),y)
 amports-objs +=  amvideocap.o
diff --git a/drivers/amlogic/amports/rdma.c b/drivers/amlogic/amports/rdma.c
index 084599fb4e23..3a42bb024462 100755
--- a/drivers/amlogic/amports/rdma.c
+++ b/drivers/amlogic/amports/rdma.c
@@ -605,9 +605,11 @@ EXPORT_SYMBOL(enable_rdma);
 
 static int  __init rdma_init(void)
 {
-#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8M2
-    WRITE_VCBUS_REG(VPU_VDISP_ASYNC_HOLD_CTRL, 0x18101810);
-    WRITE_VCBUS_REG(VPU_VPUARB2_ASYNC_HOLD_CTRL, 0x18101810);
+#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8
+	if(IS_MESON_M8M2_CPU){
+		WRITE_VCBUS_REG(VPU_VDISP_ASYNC_HOLD_CTRL, 0x18101810);
+		WRITE_VCBUS_REG(VPU_VPUARB2_ASYNC_HOLD_CTRL, 0x18101810);
+	}
 #endif
 
 #if 1 // MESON_CPU_TYPE == MESON_CPU_TYPE_MESON6
diff --git a/drivers/amlogic/camera/common/cam_prober.c b/drivers/amlogic/camera/common/cam_prober.c
index 752170db9139..15961dcdae58 100755
--- a/drivers/amlogic/camera/common/cam_prober.c
+++ b/drivers/amlogic/camera/common/cam_prober.c
@@ -884,7 +884,7 @@ static inline void cam_disable_clk(int spread_spectrum)
 		aml_set_reg32_bits(P_HHI_GEN_CLK_CNTL, 0, 16, 2); //close clock
 	}
 }
-#elif defined CONFIG_ARCH_MESON8 || defined CONFIG_ARCH_MESON8M2
+#elif defined CONFIG_ARCH_MESON8
 static inline void cam_enable_clk(int clk, int spread_spectrum)
 {
 	if (clk == 12000) {
diff --git a/drivers/amlogic/display/osd_ext/Makefile b/drivers/amlogic/display/osd_ext/Makefile
index 7b40e446e542..cf8a4c551daa 100755
--- a/drivers/amlogic/display/osd_ext/Makefile
+++ b/drivers/amlogic/display/osd_ext/Makefile
@@ -8,10 +8,6 @@ fb_ext-objs =  osd_hw.o osd_main.o osd_dev.o osd_clone.o
 
 ifeq ($(CONFIG_ARCH_MESON8),y)
 fb_ext-objs += osd_prot.o
-else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-fb_ext-objs += osd_prot.o
-endif
 endif
 
 EXTRA_CFLAGS += -Iinclude/linux/osd/
diff --git a/drivers/amlogic/display/vout/enc_clk_config.c b/drivers/amlogic/display/vout/enc_clk_config.c
index e922393d1139..5e5ded7951cc 100755
--- a/drivers/amlogic/display/vout/enc_clk_config.c
+++ b/drivers/amlogic/display/vout/enc_clk_config.c
@@ -34,78 +34,80 @@ static void set_hpll_clk_out(unsigned clk)
 {
     printk("config HPLL\n");
 
-#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8M2
-    aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c88000);
-    aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca563823);
-    aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x40238100);
-    aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012286);
-    aml_write_reg32(P_HHI_VID2_PLL_CNTL2, 0x430a800);       // internal LDO share with HPLL & VIID PLL
-    switch(clk){
-        case 2970:
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c84e00);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce49c822);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x4123b100);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
+#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8
+	if(IS_MESON_M8M2_CPU){
+		aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c88000);
+		aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca563823);
+		aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x40238100);
+		aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012286);
+		aml_write_reg32(P_HHI_VID2_PLL_CNTL2, 0x430a800);       // internal LDO share with HPLL & VIID PLL
+		switch(clk){
+			case 2970:
+				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c84e00);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xce49c822);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x4123b100);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
 
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000043d);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000043d);
-            printk("waiting HPLL lock\n");
-            while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
-                ;
-            }
-            h_delay();
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);   // optimise HPLL VCO 2.97GHz performance
-            break;
-        case 2160:
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c80000);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x0a563823);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0123b100);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x12385);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6001042d);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4001042d);
-            while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
-                ;
-            }
-            break;
-        case 1488:
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c8ce00);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x4023d100);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x8a7ad023);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x12286);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000043d);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000043d);
-            while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
-                ;
-            }
-            break;
-        case 1080:
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000042d);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000042d);
-            break;
-        case 1066:
-            WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x42a);
-            break;
-        case 1058:
-            WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x422);
-            break;
-        case 1086:
-            WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x43e);
-            break;
-        case 1296:
-            aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c88000);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca49b022);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0023b100);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x600c0436);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x400c0436);
-            aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);
-            break;
-        default:
-            printk("error hpll clk: %d\n", clk);
-            break;
-    }
-    if(clk < 2970)
-        aml_write_reg32(P_HHI_VID_PLL_CNTL5, (aml_read_reg32(P_HHI_VID_PLL_CNTL5) & (~(0xf << 12))) | (0x6 << 12));
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000043d);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000043d);
+				printk("waiting HPLL lock\n");
+				while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
+					;
+				}
+				h_delay();
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);   // optimise HPLL VCO 2.97GHz performance
+				break;
+			case 2160:
+				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c80000);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x0a563823);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0123b100);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x12385);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6001042d);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4001042d);
+				while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
+					;
+				}
+				break;
+			case 1488:
+				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x69c8ce00);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x4023d100);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0x8a7ad023);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x12286);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000043d);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000043d);
+				while(!(aml_read_reg32(P_HHI_VID_PLL_CNTL) & (1 << 31))) {
+					;
+				}
+				break;
+			case 1080:
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x6000042d);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x4000042d);
+				break;
+			case 1066:
+				WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x42a);
+				break;
+			case 1058:
+				WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x422);
+				break;
+			case 1086:
+				WRITE_CBUS_REG(HHI_VID_PLL_CNTL, 0x43e);
+				break;
+			case 1296:
+				aml_write_reg32(P_HHI_VID_PLL_CNTL2, 0x59c88000);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL3, 0xca49b022);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL4, 0x0023b100);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00012385);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x600c0436);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL,  0x400c0436);
+				aml_write_reg32(P_HHI_VID_PLL_CNTL5, 0x00016385);
+				break;
+			default:
+				printk("error hpll clk: %d\n", clk);
+				break;
+		}
+		if(clk < 2970)
+			aml_write_reg32(P_HHI_VID_PLL_CNTL5, (aml_read_reg32(P_HHI_VID_PLL_CNTL5) & (~(0xf << 12))) | (0x6 << 12));
+	}
 #endif
 
 #if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8B
@@ -443,35 +445,36 @@ static void set_vdac1_div(unsigned div)
 
 // mode hpll_clk_out hpll_hdmi_od viu_path viu_type vid_pll_div clk_final_div
 // hdmi_tx_pixel_div unsigned encp_div unsigned enci_div unsigned enct_div unsigned ecnl_div;
-static enc_clk_val_t setting_enc_clk_val[] = {
 
-#if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8M2
-    {VMODE_480I,       2160, 8, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_480I_RPT,   2160, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  4, -1, -1,  2,  -1},
-    {VMODE_480CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_480P,       2160, 8, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_480P_RPT,   2160, 2, 1, 1, VIU_ENCP,  5, 4, 1, 2, -1, -1, -1,  1,  -1},
-    {VMODE_576I,       2160, 8, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_576I_RPT,   2160, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  4, -1, -1,  2,  -1},
-    {VMODE_576CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
-    {VMODE_576P,       2160, 8, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_576P_RPT,   2160, 2, 1, 1, VIU_ENCP,  5, 4, 1, 2, -1, -1, -1,  1,  -1},
-    {VMODE_720P,       1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080I,      1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080P,      1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080P,      1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_720P_50HZ,  1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080I_50HZ, 1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080P_50HZ, 1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_1080P_24HZ, 1488, 2, 1, 1, VIU_ENCP, 10, 2, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_4K2K_30HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_4K2K_25HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_4K2K_24HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_4K2K_SMPTE, 2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
-    {VMODE_VGA,  1066, 3, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  1},
-    {VMODE_SVGA, 1058, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  1},
-    {VMODE_XGA, 1085, 1, 1, 1, VIU_ENCP, 5, 1, 1, 1, -1, -1, -1,  1,  1},
-#endif
+static enc_clk_val_t setting_enc_clk_val_m8m2[] = {
+
+		{VMODE_480I,       2160, 8, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
+		{VMODE_480I_RPT,   2160, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  4, -1, -1,  2,  -1},
+		{VMODE_480CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
+		{VMODE_480P,       2160, 8, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_480P_RPT,   2160, 2, 1, 1, VIU_ENCP,  5, 4, 1, 2, -1, -1, -1,  1,  -1},
+		{VMODE_576I,       2160, 8, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
+		{VMODE_576I_RPT,   2160, 4, 1, 1, VIU_ENCI,  5, 4, 2,-1,  4, -1, -1,  2,  -1},
+		{VMODE_576CVBS,    1296, 4, 1, 1, VIU_ENCI,  6, 4, 2,-1,  2, -1, -1,  2,  -1},
+		{VMODE_576P,       2160, 8, 1, 1, VIU_ENCP,  5, 4, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_576P_RPT,   2160, 2, 1, 1, VIU_ENCP,  5, 4, 1, 2, -1, -1, -1,  1,  -1},
+		{VMODE_720P,       1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080I,      1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080P,      1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080P,      1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_720P_50HZ,  1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080I_50HZ, 1488, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080P_50HZ, 1488, 1, 1, 1, VIU_ENCP, 10, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_1080P_24HZ, 1488, 2, 1, 1, VIU_ENCP, 10, 2, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_4K2K_30HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_4K2K_25HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_4K2K_24HZ,  2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_4K2K_SMPTE, 2970, 1, 2, 1, VIU_ENCP,  5, 1, 1, 1, -1, -1, -1,  1,  -1},
+		{VMODE_VGA,  1066, 3, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  1},
+		{VMODE_SVGA, 1058, 2, 1, 1, VIU_ENCP, 10, 1, 2, 1, -1, -1, -1,  1,  1},
+		{VMODE_XGA, 1085, 1, 1, 1, VIU_ENCP, 5, 1, 1, 1, -1, -1, -1,  1,  1},
+};
+static enc_clk_val_t setting_enc_clk_val[] = {
 
 #if MESON_CPU_TYPE == MESON_CPU_TYPE_MESON8B
     {VMODE_480I,       2160, 8, 1, 1, VIU_ENCI,  5, 4, 2,-1,  2, -1, -1,  2,  -1},
@@ -544,10 +547,17 @@ static enc_clk_val_t setting_enc_clk_val[] = {
 
 void set_vmode_clk(vmode_t mode)
 {
-    enc_clk_val_t *p_enc = &setting_enc_clk_val[0];
-    int i = sizeof(setting_enc_clk_val) / sizeof(enc_clk_val_t);
-    int j = 0;
-    
+    enc_clk_val_t *p_enc =NULL;
+
+    int i = 0;
+    int j = 0; 
+	if(IS_MESON_M8M2_CPU){
+		p_enc=&setting_enc_clk_val_m8m2[0];
+		i = sizeof(setting_enc_clk_val_m8m2) / sizeof(enc_clk_val_t);
+	}else{
+		p_enc=&setting_enc_clk_val[0];
+		i = sizeof(setting_enc_clk_val) / sizeof(enc_clk_val_t);
+	}
     printk("mode is: %d\n", mode);
     for (j = 0; j < i; j++){
         if(mode == p_enc[j].mode)
diff --git a/drivers/amlogic/display/vout/tvconf.c b/drivers/amlogic/display/vout/tvconf.c
index af1b157c40fc..228bafa5ecf8 100755
--- a/drivers/amlogic/display/vout/tvconf.c
+++ b/drivers/amlogic/display/vout/tvconf.c
@@ -622,7 +622,7 @@ static __exit void tv_exit_module(void)
 	amlog_mask_level(LOG_MASK_INIT,LOG_LEVEL_HIGH,"exit tv module\r\n");
 }
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8))
 extern void cvbs_config_vdac(unsigned int flag, unsigned int cfg);
 
 static int __init vdac_config_bootargs_setup(char* line)
diff --git a/drivers/amlogic/display/vout/tvoutc.c b/drivers/amlogic/display/vout/tvoutc.c
index fe09cd444d6d..801b94cbfb4e 100755
--- a/drivers/amlogic/display/vout/tvoutc.c
+++ b/drivers/amlogic/display/vout/tvoutc.c
@@ -287,7 +287,7 @@ static int uboot_display_already(tvmode_t mode)
     */
 }
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
 static unsigned int vdac_cfg_valid = 0, vdac_cfg_value = 0;
 static unsigned int cvbs_get_trimming_version(unsigned int flag)
 {
@@ -394,7 +394,7 @@ int tvoutc_setmode(tvmode_t mode)
         }
     }
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
 	// for hdmi mode, disable HPLL as soon as possible
 	if( (mode==TVMODE_480I) || (mode==TVMODE_480P) ||
 		(mode==TVMODE_576I) || (mode==TVMODE_576P) ||
@@ -501,7 +501,7 @@ printk(" clk_util_clk_msr 29 = %d\n", clk_util_clk_msr(29));
 	}
 #endif
 
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
     if( (mode==TVMODE_480CVBS) || (mode==TVMODE_576CVBS) )
     {
         msleep(1000);
diff --git a/drivers/amlogic/mmc/Makefile b/drivers/amlogic/mmc/Makefile
index 10db653fea5a..ba066d29a561 100755
--- a/drivers/amlogic/mmc/Makefile
+++ b/drivers/amlogic/mmc/Makefile
@@ -10,10 +10,6 @@ obj-$(CONFIG_MMC_AML)   += aml_sdio.o amlsd.o amlsd_of.o
 
 ifeq ($(CONFIG_ARCH_MESON8),y)
 	obj-$(CONFIG_MMC_AML) += aml_sdhc_m8.o
-else
-ifeq ($(CONFIG_ARCH_MESON8M2),y)
-	obj-$(CONFIG_MMC_AML) += aml_sdhc_m8.o
-endif
 endif
 
 ifeq ($(CONFIG_ARCH_MESON8B),y)
diff --git a/drivers/amlogic/spi_nor/apollo_spi_nor.c b/drivers/amlogic/spi_nor/apollo_spi_nor.c
index 8edc60eb4882..bea94450ff1e 100755
--- a/drivers/amlogic/spi_nor/apollo_spi_nor.c
+++ b/drivers/amlogic/spi_nor/apollo_spi_nor.c
@@ -189,7 +189,7 @@ int retry = 0,ret;
 
 static void spi_hw_disable(struct amlogic_spi	*amlogic_spi)
 {
-#if (defined(CONFIG_ARCH_MESON6) || defined(CONFIG_ARCH_MESON8) || defined(CONFIG_ARCH_MESON8M2))
+#if (defined(CONFIG_ARCH_MESON6) || defined(CONFIG_ARCH_MESON8))
 #ifdef CONFIG_OF
 	int ret=0;
 	if(amlogic_spi->p)
diff --git a/drivers/amlogic/usb/dwc_otg/Makefile b/drivers/amlogic/usb/dwc_otg/Makefile
index 39685f309792..dd112d8d5003 100755
--- a/drivers/amlogic/usb/dwc_otg/Makefile
+++ b/drivers/amlogic/usb/dwc_otg/Makefile
@@ -6,6 +6,5 @@ dwc_otg_dir-$(CONFIG_ARCH_MESON6TV) := 310/
 dwc_otg_dir-$(CONFIG_ARCH_MESON6TVD) := 310/
 dwc_otg_dir-$(CONFIG_ARCH_MESON8) := 310/
 dwc_otg_dir-$(CONFIG_ARCH_MESON8B) := 310/
-dwc_otg_dir-$(CONFIG_ARCH_MESON8M2) := 310/
 
 obj-$(CONFIG_USB_DWC_OTG_HCD)	+= $(dwc_otg_dir-y)
diff --git a/drivers/amlogic/wifi/wifi_dt.c b/drivers/amlogic/wifi/wifi_dt.c
index 0938e3a66022..03f503723a25 100644
--- a/drivers/amlogic/wifi/wifi_dt.c
+++ b/drivers/amlogic/wifi/wifi_dt.c
@@ -194,7 +194,7 @@ int wifi_setup_dt()
 	//setup 32k clock
 	wifi_request_32k_clk(1, OWNER_NAME);
 	
-#if ((!(defined CONFIG_ARCH_MESON8)) && (!(defined CONFIG_ARCH_MESON8B)) && (!(defined CONFIG_ARCH_MESON8M2)))
+#if ((!(defined CONFIG_ARCH_MESON8)) && (!(defined CONFIG_ARCH_MESON8B)))
 	//setup sdio pullup
 	aml_clr_reg32_mask(P_PAD_PULL_UP_REG4,0xf|1<<8|1<<9|1<<11|1<<12);		
 	aml_clr_reg32_mask(P_PAD_PULL_UP_REG2,1<<7|1<<8|1<<9);	
@@ -294,7 +294,7 @@ void wifi_request_32k_clk(int is_on, const char *requestor)
 			amlogic_gpio_direction_output(wifi_info.clock_32k_pin, 0, OWNER_NAME);
 			CHECK_RET(ret);
 			SHOW_PIN_OWN("clock_32k_pin", wifi_info.clock_32k_pin);
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
 			aml_set_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<22);//set mode GPIOX_10-->CLK_OUT3
 #else
             if(wifi_info.clock_32k_pin == 96) { // GPIOD_1, as PWM_D output
@@ -322,7 +322,7 @@ void wifi_request_32k_clk(int is_on, const char *requestor)
         if(clk_32k_on < 0)
             clk_32k_on = 0; 
 		if (clk_32k_on == 0) {
-#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B) || (defined CONFIG_ARCH_MESON8M2))
+#if ((defined CONFIG_ARCH_MESON8) || (defined CONFIG_ARCH_MESON8B))
                         aml_clr_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<22);
 #else
 			aml_clr_reg32_mask(P_PERIPHS_PIN_MUX_3,0x1<<21);
-- 
2.19.0

