<root><simulation><result_generated_time />2023-05-17 19:23:09<layer><layer_spec />{'B': 1, 'K': 512, 'C': 256, 'OY': 5, 'OX': 5, 'IY': 11, 'IX': 11, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />29491200<total_data_size_element />{'W': 1179648, 'I': 30976, 'O': 12800}<total_data_reuse />{'W': 25, 'I': 952.0661157024794, 'O': 2304}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_32']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [160, 1, 1], 'O': [5, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 5)]], [[('C', 32)], []], [], []]<I />[[], [[('C', 32)], [('OY', 5)]], [], []]<O />[[[('C', 32)], []], [[], [('OY', 5)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 16), ('C', 2), ('C', 2), ('OX', 5)], [('FY', 3), ('K', 32), ('FX', 3), ('C', 2)], []]<I />[[('K', 16), ('C', 2), ('C', 2), ('OX', 5), ('FY', 3), ('K', 32)], [('FX', 3), ('C', 2)], []]<O />[[('K', 16), ('C', 2), ('C', 2)], [('OX', 5), ('FY', 3), ('K', 32), ('FX', 3), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [5.0, 5, 1, 1], 'I': [1.0, 952.07, 1.0, 1.0], 'O': [32.0, 4, 18, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [512, 9437184, 9437184], 'I': [480, 247808, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<actual_mem_utilization_individual />{'W': [1.0, 0.28, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.25, 0.0, 0.0]}<actual_mem_utilization_shared />{'W': [1.0, 0.29, 0.0], 'I': [0.94, 0.29, 0.0], 'O': [0.25, 0.29, 0.0]}<effective_mem_size_bit />{'W': [512, 3145728, 9437184], 'I': [480, 123904, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<total_unit_count />{'W': [160, 32, 1, 1], 'I': [160, 160, 1, 1], 'O': [160, 5, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [160, 160, 1, 1], 'O': [5, 5, 1, 1]}<duplicate_unit_count />{'W': [5.0, 1.0, 1.0, 1.0], 'I': [1.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[5898240, 1179648], [1179648, 1179648], [1179648, 0]]<I />[[1843200, 30976], [30976, 30976], [30976, 0]]<O />[[(908800, 921600), (230400, 217600)], [(217600, 230400), (12800, 0)], [(0, 12800), (0, 0)]]<O_partial />[[(908800, 921600), (230400, 217600)], [(217600, 230400), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (12800, 0)], [(0, 12800), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[737280, 147456], [18432, 18432], [4608, 0]]<I />[[230400, 3872], [484, 484], [121, 0]]<O />[[(113600, 115200), (28800, 27200)], [(3400, 3600), (200, 0)], [(0, 50), (0, 0)]]<O_partial />[([113600, 115200], [28800, 27200]), ([3400, 3600], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [200, 0]), ([0, 50], [0, 0])]</mem_access_count_word><mac_count><active />29491200<idle />159252480</mac_count></basic_info><energy><total_energy />72441694.6<mem_energy_breakdown><W />[301.5, 3653.0, 6137.2]<I />[78.8, 95.9, 161.2]<O />[99.8, 713.5, 66.6]</mem_energy_breakdown><MAC_energy><active_MAC />64467763.2<idle_MAC />7962624.0<total />72430387.2</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.1417<utilization_without_data_loading />0.1562<utilization_spatial />0.1562<utilization_temporal_with_data_loading />0.9068<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />203268<latency_cycle_without_data_loading />184320<ideal_computing_cycle />184320<data_loading><load_cycle_total />18948<load_cycle_individual />{'W': [32, 18432, 0], 'I': [150, 484, 0]}<load_cycle_combined />{'W': 18432, 'I': 484}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-184319], [-32200, -18400], [-184320, -184320]], 'I': [[-184319], [-1560, -850], [-184320, -184320]], 'O': [[-184320], [-178560, -181440], [-184120, -184270]]}<mem_stall_cycle_shared />{'W': [[-184319], [-32200, 0], [0, 0]], 'I': [[-184319], [-1560, 0], [0, 0]], 'O': [[-184320], [-178560, -181440], [-184120, -184270]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [512, 9437184, 9437184], 'I': [480, 247808, 247808], 'O': [128, 102400, 102400], 'O_partial': [128, 102400, 0], 'O_final': [0, 0, 102400]}<data_size_each_level_total />{'W': [16384, 9437184, 9437184], 'I': [76800, 247808, 247808], 'O': [640, 102400, 102400]}<loop_cycles_each_level />{'W': [320, 184320, 184320], 'I': [30720, 184320, 184320], 'O': [64, 184320, 184320]}<top_ir_loop_size />{'W': [5, 1, 1], 'I': [96, 1, 1], 'O': [4, 6, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.6], [51.2, 51.2], [51.2, 51.2]], 'I': [[8.0, 0.0], [2.5, 1.3], [1.3, 1.3]], 'O': [[8.0, 2.0], [10.0, 0.6], [0.6, 0.6]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 51.2], [51.2, 51.2]], 'I': [[8.0, 1.5], [240.0, 1.3], [1.3, 1.3]], 'O': [[8.0, 8.0], [40.0, 3.3], [3.3, 0.6]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 8.0], [256.0, 51.2], [51.2, 0]], 'I': [[8.0, 1.5], [240.0, 1.3], [1.3, 0]], 'O': [[8.0, 2.0], [10.0, 0.6], [0.6, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 8.0], [506.6, 62.5], [52.5, 0.6]], 'I': [[8.0, 1.5], [506.6, 62.5], [52.5, 0.6]], 'O': [[8.0, 2.0], [506.6, 62.5], [52.5, 0.6]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 184320], [64, 320, 576], [184320, 184320, 1]], 'I': [[1, 1, 184320], [320, 30720, 6], [184320, 184320, 1]], 'O': [[1, 1, 184320], [64, 64, 2880], [184320, 184320, 1]]}<trans_time_real />{'W': [[0, 1, 184320], [[8, 320, 576], [32, 320, 576]], [[18432, 184320, 1], [4608, 184320, 1]]], 'I': [[0, 1, 184320], [[8, 30720, 6], [150, 30720, 6]], [[484, 184320, 1], [121, 184320, 1]]], 'O': [[0, 1, 184320], [[2, 64, 2880], [1, 64, 2880]], [[200, 184320, 1], [50, 184320, 1]]]}<single_stall_cycle />{'W': [[-1], [-56, -32], [-165888, -179712]], 'I': [[-1], [-312, -170], [-183836, -184199]], 'O': [[-1], [-62, -63], [-184120, -184270]]}<single_stall_count />{'W': [184319, 575, 0], 'I': [184319, 5, 0], 'O': [184320, 2880, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [18400, 0], 'I': [750, 0], 'O': [5760, 200]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [200, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-159410, -184320], [-178560, -184120]], 1: [[-184320, -184320], [-184120, -184320]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.2<mem_area />120.4<mem_area_percentage />99.4 %</area></results><elapsed_time_second />0</simulation></root>