// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_736_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_buf,
        HuffBuff_address0,
        HuffBuff_ce0,
        HuffBuff_we0,
        HuffBuff_d0
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [9:0] out_buf;
output  [7:0] HuffBuff_address0;
output   HuffBuff_ce0;
output   HuffBuff_we0;
output  [31:0] HuffBuff_d0;

reg ap_idle;
reg HuffBuff_ce0;
reg HuffBuff_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire   [0:0] icmp_ln736_fu_74_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [63:0] zext_ln737_fu_122_p1;
reg   [5:0] idx_fu_42;
wire   [5:0] trunc_ln708_fu_90_p1;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_idx_load;
wire   [6:0] zext_ln708_fu_80_p1;
wire   [6:0] add_ln708_fu_84_p2;
wire   [8:0] shl_ln_fu_94_p3;
wire   [9:0] zext_ln708_1_fu_102_p1;
wire   [9:0] mptr_fu_106_p2;
wire   [7:0] lshr_ln2_fu_112_p4;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 idx_fu_42 = 6'd0;
#0 ap_done_reg = 1'b0;
end

jpeg2bmp_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        if ((icmp_ln736_fu_74_p2 == 1'd0)) begin
            idx_fu_42 <= trunc_ln708_fu_90_p1;
        end else if ((ap_loop_init == 1'b1)) begin
            idx_fu_42 <= 6'd0;
        end
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        HuffBuff_ce0 = 1'b1;
    end else begin
        HuffBuff_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln736_fu_74_p2 == 1'd0) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        HuffBuff_we0 = 1'b1;
    end else begin
        HuffBuff_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1_pp0_stage0_iter0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln736_fu_74_p2 == 1'd1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state1_pp0_stage0_iter0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_idx_load = 6'd0;
    end else begin
        ap_sig_allocacmp_idx_load = idx_fu_42;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HuffBuff_address0 = zext_ln737_fu_122_p1;

assign HuffBuff_d0 = 32'd0;

assign add_ln708_fu_84_p2 = (zext_ln708_fu_80_p1 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start_int == 1'b0);
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln736_fu_74_p2 = ((ap_sig_allocacmp_idx_load == 6'd63) ? 1'b1 : 1'b0);

assign lshr_ln2_fu_112_p4 = {{mptr_fu_106_p2[9:2]}};

assign mptr_fu_106_p2 = (zext_ln708_1_fu_102_p1 + out_buf);

assign shl_ln_fu_94_p3 = {{add_ln708_fu_84_p2}, {2'd0}};

assign trunc_ln708_fu_90_p1 = add_ln708_fu_84_p2[5:0];

assign zext_ln708_1_fu_102_p1 = shl_ln_fu_94_p3;

assign zext_ln708_fu_80_p1 = ap_sig_allocacmp_idx_load;

assign zext_ln737_fu_122_p1 = lshr_ln2_fu_112_p4;

endmodule //jpeg2bmp_decode_block_1_Pipeline_VITIS_LOOP_736_1
