
Boat_RX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053f4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004b8  080055c4  080055c4  000155c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005a7c  08005a7c  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005a7c  08005a7c  00015a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005a84  08005a84  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005a84  08005a84  00015a84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005a88  08005a88  00015a88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005a8c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000014c  20000070  08005afc  00020070  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  200001bc  08005afc  000201bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f881  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000231b  00000000  00000000  0002f921  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000e90  00000000  00000000  00031c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d58  00000000  00000000  00032ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00022fa4  00000000  00000000  00033828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c11e  00000000  00000000  000567cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d1d3b  00000000  00000000  000628ea  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00134625  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f24  00000000  00000000  001346a0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	080055ac 	.word	0x080055ac

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	080055ac 	.word	0x080055ac

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_Init+0x40>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <HAL_Init+0x40>)
 80005ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <HAL_Init+0x40>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a0a      	ldr	r2, [pc, #40]	; (8000600 <HAL_Init+0x40>)
 80005d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <HAL_Init+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a07      	ldr	r2, [pc, #28]	; (8000600 <HAL_Init+0x40>)
 80005e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 f92f 	bl	800084c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 f808 	bl	8000604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f4:	f004 f966 	bl	80048c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40023c00 	.word	0x40023c00

08000604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060c:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_InitTick+0x54>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b12      	ldr	r3, [pc, #72]	; (800065c <HAL_InitTick+0x58>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800061a:	fbb3 f3f1 	udiv	r3, r3, r1
 800061e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f939 	bl	800089a <HAL_SYSTICK_Config>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e00e      	b.n	8000650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d80a      	bhi.n	800064e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	f04f 30ff 	mov.w	r0, #4294967295
 8000640:	f000 f90f 	bl	8000862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000644:	4a06      	ldr	r2, [pc, #24]	; (8000660 <HAL_InitTick+0x5c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
 800064c:	e000      	b.n	8000650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000008 	.word	0x20000008
 800065c:	20000004 	.word	0x20000004
 8000660:	20000000 	.word	0x20000000

08000664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <HAL_IncTick+0x20>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_IncTick+0x24>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4413      	add	r3, r2
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <HAL_IncTick+0x24>)
 8000676:	6013      	str	r3, [r2, #0]
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	20000004 	.word	0x20000004
 8000688:	200000b8 	.word	0x200000b8

0800068c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return uwTick;
 8000690:	4b03      	ldr	r3, [pc, #12]	; (80006a0 <HAL_GetTick+0x14>)
 8000692:	681b      	ldr	r3, [r3, #0]
}
 8000694:	4618      	mov	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	200000b8 	.word	0x200000b8

080006a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f7ff ffee 	bl	800068c <HAL_GetTick>
 80006b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006bc:	d005      	beq.n	80006ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <HAL_Delay+0x40>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4413      	add	r3, r2
 80006c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ca:	bf00      	nop
 80006cc:	f7ff ffde 	bl	800068c <HAL_GetTick>
 80006d0:	4602      	mov	r2, r0
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	68fa      	ldr	r2, [r7, #12]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d8f7      	bhi.n	80006cc <HAL_Delay+0x28>
  {
  }
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000004 	.word	0x20000004

080006e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f8:	4b0c      	ldr	r3, [pc, #48]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800071a:	4a04      	ldr	r2, [pc, #16]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60d3      	str	r3, [r2, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000734:	4b04      	ldr	r3, [pc, #16]	; (8000748 <__NVIC_GetPriorityGrouping+0x18>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	f003 0307 	and.w	r3, r3, #7
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	6039      	str	r1, [r7, #0]
 8000756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	2b00      	cmp	r3, #0
 800075e:	db0a      	blt.n	8000776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	490c      	ldr	r1, [pc, #48]	; (8000798 <__NVIC_SetPriority+0x4c>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	440b      	add	r3, r1
 8000770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000774:	e00a      	b.n	800078c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4908      	ldr	r1, [pc, #32]	; (800079c <__NVIC_SetPriority+0x50>)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	3b04      	subs	r3, #4
 8000784:	0112      	lsls	r2, r2, #4
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	440b      	add	r3, r1
 800078a:	761a      	strb	r2, [r3, #24]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	e000e100 	.word	0xe000e100
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b089      	sub	sp, #36	; 0x24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	f1c3 0307 	rsb	r3, r3, #7
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	bf28      	it	cs
 80007be:	2304      	movcs	r3, #4
 80007c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3304      	adds	r3, #4
 80007c6:	2b06      	cmp	r3, #6
 80007c8:	d902      	bls.n	80007d0 <NVIC_EncodePriority+0x30>
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3b03      	subs	r3, #3
 80007ce:	e000      	b.n	80007d2 <NVIC_EncodePriority+0x32>
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	f04f 32ff 	mov.w	r2, #4294967295
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	43da      	mvns	r2, r3
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	43d9      	mvns	r1, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f8:	4313      	orrs	r3, r2
         );
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3724      	adds	r7, #36	; 0x24
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3b01      	subs	r3, #1
 8000814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000818:	d301      	bcc.n	800081e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800081a:	2301      	movs	r3, #1
 800081c:	e00f      	b.n	800083e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081e:	4a0a      	ldr	r2, [pc, #40]	; (8000848 <SysTick_Config+0x40>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000826:	210f      	movs	r1, #15
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
 800082c:	f7ff ff8e 	bl	800074c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <SysTick_Config+0x40>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000836:	4b04      	ldr	r3, [pc, #16]	; (8000848 <SysTick_Config+0x40>)
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	e000e010 	.word	0xe000e010

0800084c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff47 	bl	80006e8 <__NVIC_SetPriorityGrouping>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000862:	b580      	push	{r7, lr}
 8000864:	b086      	sub	sp, #24
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	60b9      	str	r1, [r7, #8]
 800086c:	607a      	str	r2, [r7, #4]
 800086e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000874:	f7ff ff5c 	bl	8000730 <__NVIC_GetPriorityGrouping>
 8000878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	68b9      	ldr	r1, [r7, #8]
 800087e:	6978      	ldr	r0, [r7, #20]
 8000880:	f7ff ff8e 	bl	80007a0 <NVIC_EncodePriority>
 8000884:	4602      	mov	r2, r0
 8000886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff5d 	bl	800074c <__NVIC_SetPriority>
}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008a2:	6878      	ldr	r0, [r7, #4]
 80008a4:	f7ff ffb0 	bl	8000808 <SysTick_Config>
 80008a8:	4603      	mov	r3, r0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b089      	sub	sp, #36	; 0x24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e165      	b.n	8000b9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008d0:	2201      	movs	r2, #1
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	697a      	ldr	r2, [r7, #20]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	f040 8154 	bne.w	8000b96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d00b      	beq.n	800090e <HAL_GPIO_Init+0x5a>
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d007      	beq.n	800090e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000902:	2b11      	cmp	r3, #17
 8000904:	d003      	beq.n	800090e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	2b12      	cmp	r3, #18
 800090c:	d130      	bne.n	8000970 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	2203      	movs	r2, #3
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	69ba      	ldr	r2, [r7, #24]
 8000922:	4013      	ands	r3, r2
 8000924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	68da      	ldr	r2, [r3, #12]
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	4313      	orrs	r3, r2
 8000936:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000944:	2201      	movs	r2, #1
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	43db      	mvns	r3, r3
 800094e:	69ba      	ldr	r2, [r7, #24]
 8000950:	4013      	ands	r3, r2
 8000952:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	091b      	lsrs	r3, r3, #4
 800095a:	f003 0201 	and.w	r2, r3, #1
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	69ba      	ldr	r2, [r7, #24]
 8000966:	4313      	orrs	r3, r2
 8000968:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	69ba      	ldr	r2, [r7, #24]
 800096e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2203      	movs	r2, #3
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	69ba      	ldr	r2, [r7, #24]
 8000984:	4013      	ands	r3, r2
 8000986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	689a      	ldr	r2, [r3, #8]
 800098c:	69fb      	ldr	r3, [r7, #28]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	4313      	orrs	r3, r2
 8000998:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2b02      	cmp	r3, #2
 80009a6:	d003      	beq.n	80009b0 <HAL_GPIO_Init+0xfc>
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	2b12      	cmp	r3, #18
 80009ae:	d123      	bne.n	80009f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	f003 0307 	and.w	r3, r3, #7
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	220f      	movs	r2, #15
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	4013      	ands	r3, r2
 80009d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	691a      	ldr	r2, [r3, #16]
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	69ba      	ldr	r2, [r7, #24]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	08da      	lsrs	r2, r3, #3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3208      	adds	r2, #8
 80009f2:	69b9      	ldr	r1, [r7, #24]
 80009f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 0203 	and.w	r2, r3, #3
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f000 80ae 	beq.w	8000b96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b5c      	ldr	r3, [pc, #368]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a42:	4a5b      	ldr	r2, [pc, #364]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a48:	6453      	str	r3, [r2, #68]	; 0x44
 8000a4a:	4b59      	ldr	r3, [pc, #356]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a56:	4a57      	ldr	r2, [pc, #348]	; (8000bb4 <HAL_GPIO_Init+0x300>)
 8000a58:	69fb      	ldr	r3, [r7, #28]
 8000a5a:	089b      	lsrs	r3, r3, #2
 8000a5c:	3302      	adds	r3, #2
 8000a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	f003 0303 	and.w	r3, r3, #3
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	220f      	movs	r2, #15
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4013      	ands	r3, r2
 8000a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a4e      	ldr	r2, [pc, #312]	; (8000bb8 <HAL_GPIO_Init+0x304>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d025      	beq.n	8000ace <HAL_GPIO_Init+0x21a>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a4d      	ldr	r2, [pc, #308]	; (8000bbc <HAL_GPIO_Init+0x308>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d01f      	beq.n	8000aca <HAL_GPIO_Init+0x216>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a4c      	ldr	r2, [pc, #304]	; (8000bc0 <HAL_GPIO_Init+0x30c>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d019      	beq.n	8000ac6 <HAL_GPIO_Init+0x212>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a4b      	ldr	r2, [pc, #300]	; (8000bc4 <HAL_GPIO_Init+0x310>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d013      	beq.n	8000ac2 <HAL_GPIO_Init+0x20e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a4a      	ldr	r2, [pc, #296]	; (8000bc8 <HAL_GPIO_Init+0x314>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d00d      	beq.n	8000abe <HAL_GPIO_Init+0x20a>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a49      	ldr	r2, [pc, #292]	; (8000bcc <HAL_GPIO_Init+0x318>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d007      	beq.n	8000aba <HAL_GPIO_Init+0x206>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a48      	ldr	r2, [pc, #288]	; (8000bd0 <HAL_GPIO_Init+0x31c>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d101      	bne.n	8000ab6 <HAL_GPIO_Init+0x202>
 8000ab2:	2306      	movs	r3, #6
 8000ab4:	e00c      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ab6:	2307      	movs	r3, #7
 8000ab8:	e00a      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000aba:	2305      	movs	r3, #5
 8000abc:	e008      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000abe:	2304      	movs	r3, #4
 8000ac0:	e006      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	e004      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e002      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000aca:	2301      	movs	r3, #1
 8000acc:	e000      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ace:	2300      	movs	r3, #0
 8000ad0:	69fa      	ldr	r2, [r7, #28]
 8000ad2:	f002 0203 	and.w	r2, r2, #3
 8000ad6:	0092      	lsls	r2, r2, #2
 8000ad8:	4093      	lsls	r3, r2
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ae0:	4934      	ldr	r1, [pc, #208]	; (8000bb4 <HAL_GPIO_Init+0x300>)
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	089b      	lsrs	r3, r3, #2
 8000ae6:	3302      	adds	r3, #2
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aee:	4b39      	ldr	r3, [pc, #228]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	4013      	ands	r3, r2
 8000afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000b0a:	69ba      	ldr	r2, [r7, #24]
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b12:	4a30      	ldr	r2, [pc, #192]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b18:	4b2e      	ldr	r3, [pc, #184]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	4013      	ands	r3, r2
 8000b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b3c:	4a25      	ldr	r2, [pc, #148]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b42:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d003      	beq.n	8000b66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000b5e:	69ba      	ldr	r2, [r7, #24]
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b66:	4a1b      	ldr	r2, [pc, #108]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	43db      	mvns	r3, r3
 8000b76:	69ba      	ldr	r2, [r7, #24]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b88:	69ba      	ldr	r2, [r7, #24]
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b90:	4a10      	ldr	r2, [pc, #64]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	61fb      	str	r3, [r7, #28]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	2b0f      	cmp	r3, #15
 8000ba0:	f67f ae96 	bls.w	80008d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	3724      	adds	r7, #36	; 0x24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40013800 	.word	0x40013800
 8000bb8:	40020000 	.word	0x40020000
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40020800 	.word	0x40020800
 8000bc4:	40020c00 	.word	0x40020c00
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40021400 	.word	0x40021400
 8000bd0:	40021800 	.word	0x40021800
 8000bd4:	40013c00 	.word	0x40013c00

08000bd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	807b      	strh	r3, [r7, #2]
 8000be4:	4613      	mov	r3, r2
 8000be6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000be8:	787b      	ldrb	r3, [r7, #1]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d003      	beq.n	8000bf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bee:	887a      	ldrh	r2, [r7, #2]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000bf4:	e003      	b.n	8000bfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	041a      	lsls	r2, r3, #16
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	619a      	str	r2, [r3, #24]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
	...

08000c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d101      	bne.n	8000c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e0cc      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c20:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f003 030f 	and.w	r3, r3, #15
 8000c28:	683a      	ldr	r2, [r7, #0]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d90c      	bls.n	8000c48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c2e:	4b65      	ldr	r3, [pc, #404]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c36:	4b63      	ldr	r3, [pc, #396]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d001      	beq.n	8000c48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e0b8      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d020      	beq.n	8000c96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f003 0304 	and.w	r3, r3, #4
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d005      	beq.n	8000c6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c60:	4b59      	ldr	r3, [pc, #356]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	4a58      	ldr	r2, [pc, #352]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000c6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f003 0308 	and.w	r3, r3, #8
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d005      	beq.n	8000c84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c78:	4b53      	ldr	r3, [pc, #332]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	4a52      	ldr	r2, [pc, #328]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000c82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c84:	4b50      	ldr	r3, [pc, #320]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	494d      	ldr	r1, [pc, #308]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c92:	4313      	orrs	r3, r2
 8000c94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d044      	beq.n	8000d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d107      	bne.n	8000cba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	4b47      	ldr	r3, [pc, #284]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d119      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e07f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d003      	beq.n	8000cca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d107      	bne.n	8000cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cca:	4b3f      	ldr	r3, [pc, #252]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d109      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e06f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cda:	4b3b      	ldr	r3, [pc, #236]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e067      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cea:	4b37      	ldr	r3, [pc, #220]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	f023 0203 	bic.w	r2, r3, #3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	4934      	ldr	r1, [pc, #208]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cfc:	f7ff fcc6 	bl	800068c <HAL_GetTick>
 8000d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d02:	e00a      	b.n	8000d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d04:	f7ff fcc2 	bl	800068c <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e04f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d1a:	4b2b      	ldr	r3, [pc, #172]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f003 020c 	and.w	r2, r3, #12
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d1eb      	bne.n	8000d04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d2c:	4b25      	ldr	r3, [pc, #148]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 030f 	and.w	r3, r3, #15
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d20c      	bcs.n	8000d54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d3a:	4b22      	ldr	r3, [pc, #136]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d3c:	683a      	ldr	r2, [r7, #0]
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d42:	4b20      	ldr	r3, [pc, #128]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 030f 	and.w	r3, r3, #15
 8000d4a:	683a      	ldr	r2, [r7, #0]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d001      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	e032      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d008      	beq.n	8000d72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d60:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	4916      	ldr	r1, [pc, #88]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d009      	beq.n	8000d92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	691b      	ldr	r3, [r3, #16]
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d92:	f000 f855 	bl	8000e40 <HAL_RCC_GetSysClockFreq>
 8000d96:	4601      	mov	r1, r0
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	f003 030f 	and.w	r3, r3, #15
 8000da2:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <HAL_RCC_ClockConfig+0x1c0>)
 8000da4:	5cd3      	ldrb	r3, [r2, r3]
 8000da6:	fa21 f303 	lsr.w	r3, r1, r3
 8000daa:	4a09      	ldr	r2, [pc, #36]	; (8000dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8000dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fc26 	bl	8000604 <HAL_InitTick>

  return HAL_OK;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023c00 	.word	0x40023c00
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	08005a30 	.word	0x08005a30
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	20000000 	.word	0x20000000

08000dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ddc:	4b03      	ldr	r3, [pc, #12]	; (8000dec <HAL_RCC_GetHCLKFreq+0x14>)
 8000dde:	681b      	ldr	r3, [r3, #0]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008

08000df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000df4:	f7ff fff0 	bl	8000dd8 <HAL_RCC_GetHCLKFreq>
 8000df8:	4601      	mov	r1, r0
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	0a9b      	lsrs	r3, r3, #10
 8000e00:	f003 0307 	and.w	r3, r3, #7
 8000e04:	4a03      	ldr	r2, [pc, #12]	; (8000e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e06:	5cd3      	ldrb	r3, [r2, r3]
 8000e08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40023800 	.word	0x40023800
 8000e14:	08005a40 	.word	0x08005a40

08000e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e1c:	f7ff ffdc 	bl	8000dd8 <HAL_RCC_GetHCLKFreq>
 8000e20:	4601      	mov	r1, r0
 8000e22:	4b05      	ldr	r3, [pc, #20]	; (8000e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	0b5b      	lsrs	r3, r3, #13
 8000e28:	f003 0307 	and.w	r3, r3, #7
 8000e2c:	4a03      	ldr	r2, [pc, #12]	; (8000e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e2e:	5cd3      	ldrb	r3, [r2, r3]
 8000e30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	08005a40 	.word	0x08005a40

08000e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e42:	b087      	sub	sp, #28
 8000e44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e5a:	4bc6      	ldr	r3, [pc, #792]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f003 030c 	and.w	r3, r3, #12
 8000e62:	2b0c      	cmp	r3, #12
 8000e64:	f200 817e 	bhi.w	8001164 <HAL_RCC_GetSysClockFreq+0x324>
 8000e68:	a201      	add	r2, pc, #4	; (adr r2, 8000e70 <HAL_RCC_GetSysClockFreq+0x30>)
 8000e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6e:	bf00      	nop
 8000e70:	08000ea5 	.word	0x08000ea5
 8000e74:	08001165 	.word	0x08001165
 8000e78:	08001165 	.word	0x08001165
 8000e7c:	08001165 	.word	0x08001165
 8000e80:	08000eab 	.word	0x08000eab
 8000e84:	08001165 	.word	0x08001165
 8000e88:	08001165 	.word	0x08001165
 8000e8c:	08001165 	.word	0x08001165
 8000e90:	08000eb1 	.word	0x08000eb1
 8000e94:	08001165 	.word	0x08001165
 8000e98:	08001165 	.word	0x08001165
 8000e9c:	08001165 	.word	0x08001165
 8000ea0:	0800100d 	.word	0x0800100d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ea4:	4bb4      	ldr	r3, [pc, #720]	; (8001178 <HAL_RCC_GetSysClockFreq+0x338>)
 8000ea6:	613b      	str	r3, [r7, #16]
       break;
 8000ea8:	e15f      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000eaa:	4bb4      	ldr	r3, [pc, #720]	; (800117c <HAL_RCC_GetSysClockFreq+0x33c>)
 8000eac:	613b      	str	r3, [r7, #16]
      break;
 8000eae:	e15c      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eb0:	4bb0      	ldr	r3, [pc, #704]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000eb8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eba:	4bae      	ldr	r3, [pc, #696]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d04a      	beq.n	8000f5c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec6:	4bab      	ldr	r3, [pc, #684]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	099b      	lsrs	r3, r3, #6
 8000ecc:	f04f 0400 	mov.w	r4, #0
 8000ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	ea03 0501 	and.w	r5, r3, r1
 8000edc:	ea04 0602 	and.w	r6, r4, r2
 8000ee0:	4629      	mov	r1, r5
 8000ee2:	4632      	mov	r2, r6
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	f04f 0400 	mov.w	r4, #0
 8000eec:	0154      	lsls	r4, r2, #5
 8000eee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000ef2:	014b      	lsls	r3, r1, #5
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	1b49      	subs	r1, r1, r5
 8000efa:	eb62 0206 	sbc.w	r2, r2, r6
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	f04f 0400 	mov.w	r4, #0
 8000f06:	0194      	lsls	r4, r2, #6
 8000f08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000f0c:	018b      	lsls	r3, r1, #6
 8000f0e:	1a5b      	subs	r3, r3, r1
 8000f10:	eb64 0402 	sbc.w	r4, r4, r2
 8000f14:	f04f 0100 	mov.w	r1, #0
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	00e2      	lsls	r2, r4, #3
 8000f1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000f22:	00d9      	lsls	r1, r3, #3
 8000f24:	460b      	mov	r3, r1
 8000f26:	4614      	mov	r4, r2
 8000f28:	195b      	adds	r3, r3, r5
 8000f2a:	eb44 0406 	adc.w	r4, r4, r6
 8000f2e:	f04f 0100 	mov.w	r1, #0
 8000f32:	f04f 0200 	mov.w	r2, #0
 8000f36:	0262      	lsls	r2, r4, #9
 8000f38:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8000f3c:	0259      	lsls	r1, r3, #9
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4614      	mov	r4, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	4621      	mov	r1, r4
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f04f 0400 	mov.w	r4, #0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4623      	mov	r3, r4
 8000f50:	f7ff f9b6 	bl	80002c0 <__aeabi_uldivmod>
 8000f54:	4603      	mov	r3, r0
 8000f56:	460c      	mov	r4, r1
 8000f58:	617b      	str	r3, [r7, #20]
 8000f5a:	e049      	b.n	8000ff0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f5c:	4b85      	ldr	r3, [pc, #532]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	099b      	lsrs	r3, r3, #6
 8000f62:	f04f 0400 	mov.w	r4, #0
 8000f66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	ea03 0501 	and.w	r5, r3, r1
 8000f72:	ea04 0602 	and.w	r6, r4, r2
 8000f76:	4629      	mov	r1, r5
 8000f78:	4632      	mov	r2, r6
 8000f7a:	f04f 0300 	mov.w	r3, #0
 8000f7e:	f04f 0400 	mov.w	r4, #0
 8000f82:	0154      	lsls	r4, r2, #5
 8000f84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f88:	014b      	lsls	r3, r1, #5
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4622      	mov	r2, r4
 8000f8e:	1b49      	subs	r1, r1, r5
 8000f90:	eb62 0206 	sbc.w	r2, r2, r6
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	f04f 0400 	mov.w	r4, #0
 8000f9c:	0194      	lsls	r4, r2, #6
 8000f9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000fa2:	018b      	lsls	r3, r1, #6
 8000fa4:	1a5b      	subs	r3, r3, r1
 8000fa6:	eb64 0402 	sbc.w	r4, r4, r2
 8000faa:	f04f 0100 	mov.w	r1, #0
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	00e2      	lsls	r2, r4, #3
 8000fb4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000fb8:	00d9      	lsls	r1, r3, #3
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4614      	mov	r4, r2
 8000fbe:	195b      	adds	r3, r3, r5
 8000fc0:	eb44 0406 	adc.w	r4, r4, r6
 8000fc4:	f04f 0100 	mov.w	r1, #0
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	02a2      	lsls	r2, r4, #10
 8000fce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8000fd2:	0299      	lsls	r1, r3, #10
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4614      	mov	r4, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	4621      	mov	r1, r4
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f04f 0400 	mov.w	r4, #0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	f7ff f96b 	bl	80002c0 <__aeabi_uldivmod>
 8000fea:	4603      	mov	r3, r0
 8000fec:	460c      	mov	r4, r1
 8000fee:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ff0:	4b60      	ldr	r3, [pc, #384]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	0c1b      	lsrs	r3, r3, #16
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	fbb2 f3f3 	udiv	r3, r2, r3
 8001008:	613b      	str	r3, [r7, #16]
      break;
 800100a:	e0ae      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800100c:	4b59      	ldr	r3, [pc, #356]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001014:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d04a      	beq.n	80010b8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001022:	4b54      	ldr	r3, [pc, #336]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	099b      	lsrs	r3, r3, #6
 8001028:	f04f 0400 	mov.w	r4, #0
 800102c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	ea03 0501 	and.w	r5, r3, r1
 8001038:	ea04 0602 	and.w	r6, r4, r2
 800103c:	4629      	mov	r1, r5
 800103e:	4632      	mov	r2, r6
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	f04f 0400 	mov.w	r4, #0
 8001048:	0154      	lsls	r4, r2, #5
 800104a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800104e:	014b      	lsls	r3, r1, #5
 8001050:	4619      	mov	r1, r3
 8001052:	4622      	mov	r2, r4
 8001054:	1b49      	subs	r1, r1, r5
 8001056:	eb62 0206 	sbc.w	r2, r2, r6
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	f04f 0400 	mov.w	r4, #0
 8001062:	0194      	lsls	r4, r2, #6
 8001064:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001068:	018b      	lsls	r3, r1, #6
 800106a:	1a5b      	subs	r3, r3, r1
 800106c:	eb64 0402 	sbc.w	r4, r4, r2
 8001070:	f04f 0100 	mov.w	r1, #0
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	00e2      	lsls	r2, r4, #3
 800107a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800107e:	00d9      	lsls	r1, r3, #3
 8001080:	460b      	mov	r3, r1
 8001082:	4614      	mov	r4, r2
 8001084:	195b      	adds	r3, r3, r5
 8001086:	eb44 0406 	adc.w	r4, r4, r6
 800108a:	f04f 0100 	mov.w	r1, #0
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	0262      	lsls	r2, r4, #9
 8001094:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001098:	0259      	lsls	r1, r3, #9
 800109a:	460b      	mov	r3, r1
 800109c:	4614      	mov	r4, r2
 800109e:	4618      	mov	r0, r3
 80010a0:	4621      	mov	r1, r4
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f04f 0400 	mov.w	r4, #0
 80010a8:	461a      	mov	r2, r3
 80010aa:	4623      	mov	r3, r4
 80010ac:	f7ff f908 	bl	80002c0 <__aeabi_uldivmod>
 80010b0:	4603      	mov	r3, r0
 80010b2:	460c      	mov	r4, r1
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	e049      	b.n	800114c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010b8:	4b2e      	ldr	r3, [pc, #184]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	099b      	lsrs	r3, r3, #6
 80010be:	f04f 0400 	mov.w	r4, #0
 80010c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	ea03 0501 	and.w	r5, r3, r1
 80010ce:	ea04 0602 	and.w	r6, r4, r2
 80010d2:	4629      	mov	r1, r5
 80010d4:	4632      	mov	r2, r6
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	f04f 0400 	mov.w	r4, #0
 80010de:	0154      	lsls	r4, r2, #5
 80010e0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80010e4:	014b      	lsls	r3, r1, #5
 80010e6:	4619      	mov	r1, r3
 80010e8:	4622      	mov	r2, r4
 80010ea:	1b49      	subs	r1, r1, r5
 80010ec:	eb62 0206 	sbc.w	r2, r2, r6
 80010f0:	f04f 0300 	mov.w	r3, #0
 80010f4:	f04f 0400 	mov.w	r4, #0
 80010f8:	0194      	lsls	r4, r2, #6
 80010fa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80010fe:	018b      	lsls	r3, r1, #6
 8001100:	1a5b      	subs	r3, r3, r1
 8001102:	eb64 0402 	sbc.w	r4, r4, r2
 8001106:	f04f 0100 	mov.w	r1, #0
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	00e2      	lsls	r2, r4, #3
 8001110:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001114:	00d9      	lsls	r1, r3, #3
 8001116:	460b      	mov	r3, r1
 8001118:	4614      	mov	r4, r2
 800111a:	195b      	adds	r3, r3, r5
 800111c:	eb44 0406 	adc.w	r4, r4, r6
 8001120:	f04f 0100 	mov.w	r1, #0
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	02a2      	lsls	r2, r4, #10
 800112a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800112e:	0299      	lsls	r1, r3, #10
 8001130:	460b      	mov	r3, r1
 8001132:	4614      	mov	r4, r2
 8001134:	4618      	mov	r0, r3
 8001136:	4621      	mov	r1, r4
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f04f 0400 	mov.w	r4, #0
 800113e:	461a      	mov	r2, r3
 8001140:	4623      	mov	r3, r4
 8001142:	f7ff f8bd 	bl	80002c0 <__aeabi_uldivmod>
 8001146:	4603      	mov	r3, r0
 8001148:	460c      	mov	r4, r1
 800114a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	0f1b      	lsrs	r3, r3, #28
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001160:	613b      	str	r3, [r7, #16]
      break;
 8001162:	e002      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <HAL_RCC_GetSysClockFreq+0x338>)
 8001166:	613b      	str	r3, [r7, #16]
      break;
 8001168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800116a:	693b      	ldr	r3, [r7, #16]
}
 800116c:	4618      	mov	r0, r3
 800116e:	371c      	adds	r7, #28
 8001170:	46bd      	mov	sp, r7
 8001172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001174:	40023800 	.word	0x40023800
 8001178:	00f42400 	.word	0x00f42400
 800117c:	007a1200 	.word	0x007a1200

08001180 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 8083 	beq.w	80012a0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800119a:	4b95      	ldr	r3, [pc, #596]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d019      	beq.n	80011da <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011a6:	4b92      	ldr	r3, [pc, #584]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d106      	bne.n	80011c0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011b2:	4b8f      	ldr	r3, [pc, #572]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011be:	d00c      	beq.n	80011da <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c0:	4b8b      	ldr	r3, [pc, #556]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011c8:	2b0c      	cmp	r3, #12
 80011ca:	d112      	bne.n	80011f2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011cc:	4b88      	ldr	r3, [pc, #544]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d8:	d10b      	bne.n	80011f2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011da:	4b85      	ldr	r3, [pc, #532]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d05b      	beq.n	800129e <HAL_RCC_OscConfig+0x11e>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d157      	bne.n	800129e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e216      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fa:	d106      	bne.n	800120a <HAL_RCC_OscConfig+0x8a>
 80011fc:	4b7c      	ldr	r3, [pc, #496]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a7b      	ldr	r2, [pc, #492]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	e01d      	b.n	8001246 <HAL_RCC_OscConfig+0xc6>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001212:	d10c      	bne.n	800122e <HAL_RCC_OscConfig+0xae>
 8001214:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a75      	ldr	r2, [pc, #468]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800121a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800121e:	6013      	str	r3, [r2, #0]
 8001220:	4b73      	ldr	r3, [pc, #460]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a72      	ldr	r2, [pc, #456]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	e00b      	b.n	8001246 <HAL_RCC_OscConfig+0xc6>
 800122e:	4b70      	ldr	r3, [pc, #448]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a6f      	ldr	r2, [pc, #444]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	4b6d      	ldr	r3, [pc, #436]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a6c      	ldr	r2, [pc, #432]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d013      	beq.n	8001276 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124e:	f7ff fa1d 	bl	800068c <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001256:	f7ff fa19 	bl	800068c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b64      	cmp	r3, #100	; 0x64
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e1db      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001268:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0f0      	beq.n	8001256 <HAL_RCC_OscConfig+0xd6>
 8001274:	e014      	b.n	80012a0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001276:	f7ff fa09 	bl	800068c <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800127e:	f7ff fa05 	bl	800068c <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b64      	cmp	r3, #100	; 0x64
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e1c7      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001290:	4b57      	ldr	r3, [pc, #348]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f0      	bne.n	800127e <HAL_RCC_OscConfig+0xfe>
 800129c:	e000      	b.n	80012a0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0302 	and.w	r3, r3, #2
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d06f      	beq.n	800138c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80012ac:	4b50      	ldr	r3, [pc, #320]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 030c 	and.w	r3, r3, #12
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d017      	beq.n	80012e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012b8:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d105      	bne.n	80012d0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012c4:	4b4a      	ldr	r3, [pc, #296]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d00b      	beq.n	80012e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012d0:	4b47      	ldr	r3, [pc, #284]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012d8:	2b0c      	cmp	r3, #12
 80012da:	d11c      	bne.n	8001316 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012dc:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d116      	bne.n	8001316 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e8:	4b41      	ldr	r3, [pc, #260]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d005      	beq.n	8001300 <HAL_RCC_OscConfig+0x180>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d001      	beq.n	8001300 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e18f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001300:	4b3b      	ldr	r3, [pc, #236]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4938      	ldr	r1, [pc, #224]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001310:	4313      	orrs	r3, r2
 8001312:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001314:	e03a      	b.n	800138c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d020      	beq.n	8001360 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800131e:	4b35      	ldr	r3, [pc, #212]	; (80013f4 <HAL_RCC_OscConfig+0x274>)
 8001320:	2201      	movs	r2, #1
 8001322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff f9b2 	bl	800068c <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132c:	f7ff f9ae 	bl	800068c <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e170      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133e:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0f0      	beq.n	800132c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134a:	4b29      	ldr	r3, [pc, #164]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	4925      	ldr	r1, [pc, #148]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
 800135e:	e015      	b.n	800138c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <HAL_RCC_OscConfig+0x274>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001366:	f7ff f991 	bl	800068c <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800136e:	f7ff f98d 	bl	800068c <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e14f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f0      	bne.n	800136e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0308 	and.w	r3, r3, #8
 8001394:	2b00      	cmp	r3, #0
 8001396:	d037      	beq.n	8001408 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d016      	beq.n	80013ce <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_RCC_OscConfig+0x278>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a6:	f7ff f971 	bl	800068c <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ae:	f7ff f96d 	bl	800068c <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e12f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80013c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x22e>
 80013cc:	e01c      	b.n	8001408 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_RCC_OscConfig+0x278>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d4:	f7ff f95a 	bl	800068c <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013da:	e00f      	b.n	80013fc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013dc:	f7ff f956 	bl	800068c <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d908      	bls.n	80013fc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e118      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	42470000 	.word	0x42470000
 80013f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fc:	4b8a      	ldr	r3, [pc, #552]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80013fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1e9      	bne.n	80013dc <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 8097 	beq.w	8001544 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141a:	4b83      	ldr	r3, [pc, #524]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10f      	bne.n	8001446 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b7f      	ldr	r3, [pc, #508]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	4a7e      	ldr	r2, [pc, #504]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001434:	6413      	str	r3, [r2, #64]	; 0x40
 8001436:	4b7c      	ldr	r3, [pc, #496]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001442:	2301      	movs	r3, #1
 8001444:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001446:	4b79      	ldr	r3, [pc, #484]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800144e:	2b00      	cmp	r3, #0
 8001450:	d118      	bne.n	8001484 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001452:	4b76      	ldr	r3, [pc, #472]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a75      	ldr	r2, [pc, #468]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800145c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800145e:	f7ff f915 	bl	800068c <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001464:	e008      	b.n	8001478 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001466:	f7ff f911 	bl	800068c <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e0d3      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001478:	4b6c      	ldr	r3, [pc, #432]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f0      	beq.n	8001466 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d106      	bne.n	800149a <HAL_RCC_OscConfig+0x31a>
 800148c:	4b66      	ldr	r3, [pc, #408]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800148e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001490:	4a65      	ldr	r2, [pc, #404]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6713      	str	r3, [r2, #112]	; 0x70
 8001498:	e01c      	b.n	80014d4 <HAL_RCC_OscConfig+0x354>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b05      	cmp	r3, #5
 80014a0:	d10c      	bne.n	80014bc <HAL_RCC_OscConfig+0x33c>
 80014a2:	4b61      	ldr	r3, [pc, #388]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a6:	4a60      	ldr	r2, [pc, #384]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014a8:	f043 0304 	orr.w	r3, r3, #4
 80014ac:	6713      	str	r3, [r2, #112]	; 0x70
 80014ae:	4b5e      	ldr	r3, [pc, #376]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b2:	4a5d      	ldr	r2, [pc, #372]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6713      	str	r3, [r2, #112]	; 0x70
 80014ba:	e00b      	b.n	80014d4 <HAL_RCC_OscConfig+0x354>
 80014bc:	4b5a      	ldr	r3, [pc, #360]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c0:	4a59      	ldr	r2, [pc, #356]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014c2:	f023 0301 	bic.w	r3, r3, #1
 80014c6:	6713      	str	r3, [r2, #112]	; 0x70
 80014c8:	4b57      	ldr	r3, [pc, #348]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014cc:	4a56      	ldr	r2, [pc, #344]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014ce:	f023 0304 	bic.w	r3, r3, #4
 80014d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d015      	beq.n	8001508 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014dc:	f7ff f8d6 	bl	800068c <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e2:	e00a      	b.n	80014fa <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014e4:	f7ff f8d2 	bl	800068c <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e092      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fa:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0ee      	beq.n	80014e4 <HAL_RCC_OscConfig+0x364>
 8001506:	e014      	b.n	8001532 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001508:	f7ff f8c0 	bl	800068c <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150e:	e00a      	b.n	8001526 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001510:	f7ff f8bc 	bl	800068c <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	f241 3288 	movw	r2, #5000	; 0x1388
 800151e:	4293      	cmp	r3, r2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e07c      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001526:	4b40      	ldr	r3, [pc, #256]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1ee      	bne.n	8001510 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001532:	7dfb      	ldrb	r3, [r7, #23]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d105      	bne.n	8001544 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001538:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153c:	4a3a      	ldr	r2, [pc, #232]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800153e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001542:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d068      	beq.n	800161e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800154c:	4b36      	ldr	r3, [pc, #216]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	2b08      	cmp	r3, #8
 8001556:	d060      	beq.n	800161a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d145      	bne.n	80015ec <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001560:	4b33      	ldr	r3, [pc, #204]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001566:	f7ff f891 	bl	800068c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156e:	f7ff f88d 	bl	800068c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e04f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001580:	4b29      	ldr	r3, [pc, #164]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1f0      	bne.n	800156e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69da      	ldr	r2, [r3, #28]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	019b      	lsls	r3, r3, #6
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	3b01      	subs	r3, #1
 80015a6:	041b      	lsls	r3, r3, #16
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ae:	061b      	lsls	r3, r3, #24
 80015b0:	431a      	orrs	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	071b      	lsls	r3, r3, #28
 80015b8:	491b      	ldr	r1, [pc, #108]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff f862 	bl	800068c <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff f85e 	bl	800068c <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e020      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x44c>
 80015ea:	e018      	b.n	800161e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ec:	4b10      	ldr	r3, [pc, #64]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f2:	f7ff f84b 	bl	800068c <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fa:	f7ff f847 	bl	800068c <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e009      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1f0      	bne.n	80015fa <HAL_RCC_OscConfig+0x47a>
 8001618:	e001      	b.n	800161e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40023800 	.word	0x40023800
 800162c:	40007000 	.word	0x40007000
 8001630:	42470060 	.word	0x42470060

08001634 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e056      	b.n	80016f4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d106      	bne.n	8001666 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f003 f8b7 	bl	80047d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2202      	movs	r2, #2
 800166a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800167c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	ea42 0103 	orr.w	r1, r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	0c1b      	lsrs	r3, r3, #16
 80016c4:	f003 0104 	and.w	r1, r3, #4
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	69da      	ldr	r2, [r3, #28]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	4613      	mov	r3, r2
 800170a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_SPI_Transmit+0x22>
 800171a:	2302      	movs	r3, #2
 800171c:	e11e      	b.n	800195c <HAL_SPI_Transmit+0x260>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001726:	f7fe ffb1 	bl	800068c <HAL_GetTick>
 800172a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b01      	cmp	r3, #1
 800173a:	d002      	beq.n	8001742 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800173c:	2302      	movs	r3, #2
 800173e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001740:	e103      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <HAL_SPI_Transmit+0x52>
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d102      	bne.n	8001754 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001752:	e0fa      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2203      	movs	r2, #3
 8001758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	68ba      	ldr	r2, [r7, #8]
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	88fa      	ldrh	r2, [r7, #6]
 800176c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	88fa      	ldrh	r2, [r7, #6]
 8001772:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2200      	movs	r2, #0
 800177e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2200      	movs	r2, #0
 8001784:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800179a:	d107      	bne.n	80017ac <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017b6:	2b40      	cmp	r3, #64	; 0x40
 80017b8:	d007      	beq.n	80017ca <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017d2:	d14b      	bne.n	800186c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d002      	beq.n	80017e2 <HAL_SPI_Transmit+0xe6>
 80017dc:	8afb      	ldrh	r3, [r7, #22]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d13e      	bne.n	8001860 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	881a      	ldrh	r2, [r3, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	1c9a      	adds	r2, r3, #2
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	3b01      	subs	r3, #1
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001806:	e02b      	b.n	8001860 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b02      	cmp	r3, #2
 8001814:	d112      	bne.n	800183c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	881a      	ldrh	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	1c9a      	adds	r2, r3, #2
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001830:	b29b      	uxth	r3, r3
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	86da      	strh	r2, [r3, #54]	; 0x36
 800183a:	e011      	b.n	8001860 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800183c:	f7fe ff26 	bl	800068c <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d803      	bhi.n	8001854 <HAL_SPI_Transmit+0x158>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001852:	d102      	bne.n	800185a <HAL_SPI_Transmit+0x15e>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d102      	bne.n	8001860 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800185e:	e074      	b.n	800194a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001864:	b29b      	uxth	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1ce      	bne.n	8001808 <HAL_SPI_Transmit+0x10c>
 800186a:	e04c      	b.n	8001906 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <HAL_SPI_Transmit+0x17e>
 8001874:	8afb      	ldrh	r3, [r7, #22]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d140      	bne.n	80018fc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	330c      	adds	r3, #12
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001896:	b29b      	uxth	r3, r3
 8001898:	3b01      	subs	r3, #1
 800189a:	b29a      	uxth	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80018a0:	e02c      	b.n	80018fc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d113      	bne.n	80018d8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	330c      	adds	r3, #12
 80018ba:	7812      	ldrb	r2, [r2, #0]
 80018bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	3b01      	subs	r3, #1
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80018d6:	e011      	b.n	80018fc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80018d8:	f7fe fed8 	bl	800068c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d803      	bhi.n	80018f0 <HAL_SPI_Transmit+0x1f4>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d102      	bne.n	80018f6 <HAL_SPI_Transmit+0x1fa>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d102      	bne.n	80018fc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80018fa:	e026      	b.n	800194a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001900:	b29b      	uxth	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1cd      	bne.n	80018a2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	6839      	ldr	r1, [r7, #0]
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 fba4 	bl	8002058 <SPI_EndRxTxTransaction>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2220      	movs	r2, #32
 800191a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d10a      	bne.n	800193a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	77fb      	strb	r3, [r7, #31]
 8001946:	e000      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

error:
 8001948:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800195a:	7ffb      	ldrb	r3, [r7, #31]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3720      	adds	r7, #32
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af02      	add	r7, sp, #8
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	4613      	mov	r3, r2
 8001972:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001980:	d112      	bne.n	80019a8 <HAL_SPI_Receive+0x44>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10e      	bne.n	80019a8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2204      	movs	r2, #4
 800198e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001992:	88fa      	ldrh	r2, [r7, #6]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 f8e9 	bl	8001b76 <HAL_SPI_TransmitReceive>
 80019a4:	4603      	mov	r3, r0
 80019a6:	e0e2      	b.n	8001b6e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <HAL_SPI_Receive+0x52>
 80019b2:	2302      	movs	r3, #2
 80019b4:	e0db      	b.n	8001b6e <HAL_SPI_Receive+0x20a>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80019be:	f7fe fe65 	bl	800068c <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d002      	beq.n	80019d6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80019d0:	2302      	movs	r3, #2
 80019d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80019d4:	e0c2      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <HAL_SPI_Receive+0x7e>
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d102      	bne.n	80019e8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80019e6:	e0b9      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2204      	movs	r2, #4
 80019ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2200      	movs	r2, #0
 80019f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	88fa      	ldrh	r2, [r7, #6]
 8001a00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	88fa      	ldrh	r2, [r7, #6]
 8001a06:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2200      	movs	r2, #0
 8001a24:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a2e:	d107      	bne.n	8001a40 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a4a:	2b40      	cmp	r3, #64	; 0x40
 8001a4c:	d007      	beq.n	8001a5e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d162      	bne.n	8001b2c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001a66:	e02e      	b.n	8001ac6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d115      	bne.n	8001aa2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f103 020c 	add.w	r2, r3, #12
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	7812      	ldrb	r2, [r2, #0]
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001aa0:	e011      	b.n	8001ac6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001aa2:	f7fe fdf3 	bl	800068c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d803      	bhi.n	8001aba <HAL_SPI_Receive+0x156>
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab8:	d102      	bne.n	8001ac0 <HAL_SPI_Receive+0x15c>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d102      	bne.n	8001ac6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001ac4:	e04a      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1cb      	bne.n	8001a68 <HAL_SPI_Receive+0x104>
 8001ad0:	e031      	b.n	8001b36 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d113      	bne.n	8001b08 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aea:	b292      	uxth	r2, r2
 8001aec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	1c9a      	adds	r2, r3, #2
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001b06:	e011      	b.n	8001b2c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b08:	f7fe fdc0 	bl	800068c <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d803      	bhi.n	8001b20 <HAL_SPI_Receive+0x1bc>
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1e:	d102      	bne.n	8001b26 <HAL_SPI_Receive+0x1c2>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001b2a:	e017      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1cd      	bne.n	8001ad2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	6839      	ldr	r1, [r7, #0]
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 fa27 	bl	8001f8e <SPI_EndRxTransaction>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d002      	beq.n	8001b4c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2220      	movs	r2, #32
 8001b4a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	75fb      	strb	r3, [r7, #23]
 8001b58:	e000      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

error :
 8001b5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b08c      	sub	sp, #48	; 0x30
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	60f8      	str	r0, [r7, #12]
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
 8001b82:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001b84:	2301      	movs	r3, #1
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d101      	bne.n	8001b9c <HAL_SPI_TransmitReceive+0x26>
 8001b98:	2302      	movs	r3, #2
 8001b9a:	e18a      	b.n	8001eb2 <HAL_SPI_TransmitReceive+0x33c>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ba4:	f7fe fd72 	bl	800068c <HAL_GetTick>
 8001ba8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001bb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001bba:	887b      	ldrh	r3, [r7, #2]
 8001bbc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d00f      	beq.n	8001be6 <HAL_SPI_TransmitReceive+0x70>
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001bcc:	d107      	bne.n	8001bde <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d103      	bne.n	8001bde <HAL_SPI_TransmitReceive+0x68>
 8001bd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	d003      	beq.n	8001be6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001bde:	2302      	movs	r3, #2
 8001be0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001be4:	e15b      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d005      	beq.n	8001bf8 <HAL_SPI_TransmitReceive+0x82>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d002      	beq.n	8001bf8 <HAL_SPI_TransmitReceive+0x82>
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d103      	bne.n	8001c00 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001bfe:	e14e      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b04      	cmp	r3, #4
 8001c0a:	d003      	beq.n	8001c14 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2205      	movs	r2, #5
 8001c10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2200      	movs	r2, #0
 8001c18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	887a      	ldrh	r2, [r7, #2]
 8001c2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	887a      	ldrh	r2, [r7, #2]
 8001c36:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	887a      	ldrh	r2, [r7, #2]
 8001c3c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c54:	2b40      	cmp	r3, #64	; 0x40
 8001c56:	d007      	beq.n	8001c68 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c70:	d178      	bne.n	8001d64 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <HAL_SPI_TransmitReceive+0x10a>
 8001c7a:	8b7b      	ldrh	r3, [r7, #26]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d166      	bne.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	881a      	ldrh	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c90:	1c9a      	adds	r2, r3, #2
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ca4:	e053      	b.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d11b      	bne.n	8001cec <HAL_SPI_TransmitReceive+0x176>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d016      	beq.n	8001cec <HAL_SPI_TransmitReceive+0x176>
 8001cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d113      	bne.n	8001cec <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc8:	881a      	ldrh	r2, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	1c9a      	adds	r2, r3, #2
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d119      	bne.n	8001d2e <HAL_SPI_TransmitReceive+0x1b8>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d014      	beq.n	8001d2e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d0e:	b292      	uxth	r2, r2
 8001d10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d16:	1c9a      	adds	r2, r3, #2
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001d2e:	f7fe fcad 	bl	800068c <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d807      	bhi.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
 8001d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d44:	d003      	beq.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001d4c:	e0a7      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1a6      	bne.n	8001ca6 <HAL_SPI_TransmitReceive+0x130>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1a1      	bne.n	8001ca6 <HAL_SPI_TransmitReceive+0x130>
 8001d62:	e07c      	b.n	8001e5e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d002      	beq.n	8001d72 <HAL_SPI_TransmitReceive+0x1fc>
 8001d6c:	8b7b      	ldrh	r3, [r7, #26]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d16b      	bne.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	330c      	adds	r3, #12
 8001d7c:	7812      	ldrb	r2, [r2, #0]
 8001d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d84:	1c5a      	adds	r2, r3, #1
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	3b01      	subs	r3, #1
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d98:	e057      	b.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d11c      	bne.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d017      	beq.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
 8001db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d114      	bne.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	330c      	adds	r3, #12
 8001dc2:	7812      	ldrb	r2, [r2, #0]
 8001dc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d119      	bne.n	8001e24 <HAL_SPI_TransmitReceive+0x2ae>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d014      	beq.n	8001e24 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68da      	ldr	r2, [r3, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e20:	2301      	movs	r3, #1
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001e24:	f7fe fc32 	bl	800068c <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d803      	bhi.n	8001e3c <HAL_SPI_TransmitReceive+0x2c6>
 8001e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3a:	d102      	bne.n	8001e42 <HAL_SPI_TransmitReceive+0x2cc>
 8001e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d103      	bne.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001e48:	e029      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1a2      	bne.n	8001d9a <HAL_SPI_TransmitReceive+0x224>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d19d      	bne.n	8001d9a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f000 f8f8 	bl	8002058 <SPI_EndRxTxTransaction>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d006      	beq.n	8001e7c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2220      	movs	r2, #32
 8001e78:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001e7a:	e010      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10b      	bne.n	8001e9c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	e000      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001e9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001eae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3730      	adds	r7, #48	; 0x30
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b084      	sub	sp, #16
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	60f8      	str	r0, [r7, #12]
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	603b      	str	r3, [r7, #0]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001eca:	e04c      	b.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed2:	d048      	beq.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001ed4:	f7fe fbda 	bl	800068c <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d902      	bls.n	8001eea <SPI_WaitFlagStateUntilTimeout+0x30>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d13d      	bne.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001ef8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f02:	d111      	bne.n	8001f28 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f0c:	d004      	beq.n	8001f18 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f16:	d107      	bne.n	8001f28 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f30:	d10f      	bne.n	8001f52 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e00f      	b.n	8001f86 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	68ba      	ldr	r2, [r7, #8]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	bf0c      	ite	eq
 8001f76:	2301      	moveq	r3, #1
 8001f78:	2300      	movne	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d1a3      	bne.n	8001ecc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b086      	sub	sp, #24
 8001f92:	af02      	add	r7, sp, #8
 8001f94:	60f8      	str	r0, [r7, #12]
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fa2:	d111      	bne.n	8001fc8 <SPI_EndRxTransaction+0x3a>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fac:	d004      	beq.n	8001fb8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fb6:	d107      	bne.n	8001fc8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fc6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fd0:	d12a      	bne.n	8002028 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fda:	d012      	beq.n	8002002 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f7ff ff67 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d02d      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff6:	f043 0220 	orr.w	r2, r3, #32
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e026      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2200      	movs	r2, #0
 800200a:	2101      	movs	r1, #1
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f7ff ff54 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d01a      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800201c:	f043 0220 	orr.w	r2, r3, #32
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e013      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	2200      	movs	r2, #0
 8002030:	2101      	movs	r1, #1
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f7ff ff41 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002042:	f043 0220 	orr.w	r2, r3, #32
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e000      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af02      	add	r7, sp, #8
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002064:	4b1b      	ldr	r3, [pc, #108]	; (80020d4 <SPI_EndRxTxTransaction+0x7c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1b      	ldr	r2, [pc, #108]	; (80020d8 <SPI_EndRxTxTransaction+0x80>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	0d5b      	lsrs	r3, r3, #21
 8002070:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002074:	fb02 f303 	mul.w	r3, r2, r3
 8002078:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002082:	d112      	bne.n	80020aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2200      	movs	r2, #0
 800208c:	2180      	movs	r1, #128	; 0x80
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f7ff ff13 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d016      	beq.n	80020c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800209e:	f043 0220 	orr.w	r2, r3, #32
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e00f      	b.n	80020ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020c0:	2b80      	cmp	r3, #128	; 0x80
 80020c2:	d0f2      	beq.n	80020aa <SPI_EndRxTxTransaction+0x52>
 80020c4:	e000      	b.n	80020c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80020c6:	bf00      	nop
  }

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000008 	.word	0x20000008
 80020d8:	165e9f81 	.word	0x165e9f81

080020dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e01d      	b.n	800212a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f002 fd22 	bl	8004b4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2202      	movs	r2, #2
 800210c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3304      	adds	r3, #4
 8002118:	4619      	mov	r1, r3
 800211a:	4610      	mov	r0, r2
 800211c:	f000 f9bc 	bl	8002498 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2201      	movs	r2, #1
 8002124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3708      	adds	r7, #8
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}

08002132 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002132:	b580      	push	{r7, lr}
 8002134:	b082      	sub	sp, #8
 8002136:	af00      	add	r7, sp, #0
 8002138:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d101      	bne.n	8002144 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e01d      	b.n	8002180 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d106      	bne.n	800215e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	2200      	movs	r2, #0
 8002154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002158:	6878      	ldr	r0, [r7, #4]
 800215a:	f000 f815 	bl	8002188 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2202      	movs	r2, #2
 8002162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	3304      	adds	r3, #4
 800216e:	4619      	mov	r1, r3
 8002170:	4610      	mov	r0, r2
 8002172:	f000 f991 	bl	8002498 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800217e:	2300      	movs	r3, #0
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}

08002188 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e0b4      	b.n	8002320 <HAL_TIM_PWM_ConfigChannel+0x184>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2202      	movs	r2, #2
 80021c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b0c      	cmp	r3, #12
 80021ca:	f200 809f 	bhi.w	800230c <HAL_TIM_PWM_ConfigChannel+0x170>
 80021ce:	a201      	add	r2, pc, #4	; (adr r2, 80021d4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80021d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d4:	08002209 	.word	0x08002209
 80021d8:	0800230d 	.word	0x0800230d
 80021dc:	0800230d 	.word	0x0800230d
 80021e0:	0800230d 	.word	0x0800230d
 80021e4:	08002249 	.word	0x08002249
 80021e8:	0800230d 	.word	0x0800230d
 80021ec:	0800230d 	.word	0x0800230d
 80021f0:	0800230d 	.word	0x0800230d
 80021f4:	0800228b 	.word	0x0800228b
 80021f8:	0800230d 	.word	0x0800230d
 80021fc:	0800230d 	.word	0x0800230d
 8002200:	0800230d 	.word	0x0800230d
 8002204:	080022cb 	.word	0x080022cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68b9      	ldr	r1, [r7, #8]
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f9e2 	bl	80025d8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	699a      	ldr	r2, [r3, #24]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f042 0208 	orr.w	r2, r2, #8
 8002222:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	699a      	ldr	r2, [r3, #24]
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f022 0204 	bic.w	r2, r2, #4
 8002232:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	6999      	ldr	r1, [r3, #24]
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	691a      	ldr	r2, [r3, #16]
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	619a      	str	r2, [r3, #24]
      break;
 8002246:	e062      	b.n	800230e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	68b9      	ldr	r1, [r7, #8]
 800224e:	4618      	mov	r0, r3
 8002250:	f000 fa32 	bl	80026b8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	699a      	ldr	r2, [r3, #24]
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002262:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699a      	ldr	r2, [r3, #24]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002272:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	6999      	ldr	r1, [r3, #24]
 800227a:	68bb      	ldr	r3, [r7, #8]
 800227c:	691b      	ldr	r3, [r3, #16]
 800227e:	021a      	lsls	r2, r3, #8
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	430a      	orrs	r2, r1
 8002286:	619a      	str	r2, [r3, #24]
      break;
 8002288:	e041      	b.n	800230e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68b9      	ldr	r1, [r7, #8]
 8002290:	4618      	mov	r0, r3
 8002292:	f000 fa87 	bl	80027a4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	69da      	ldr	r2, [r3, #28]
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f042 0208 	orr.w	r2, r2, #8
 80022a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	69da      	ldr	r2, [r3, #28]
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	f022 0204 	bic.w	r2, r2, #4
 80022b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	69d9      	ldr	r1, [r3, #28]
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	691a      	ldr	r2, [r3, #16]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	61da      	str	r2, [r3, #28]
      break;
 80022c8:	e021      	b.n	800230e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	68b9      	ldr	r1, [r7, #8]
 80022d0:	4618      	mov	r0, r3
 80022d2:	f000 fadb 	bl	800288c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	69da      	ldr	r2, [r3, #28]
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80022e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	69da      	ldr	r2, [r3, #28]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80022f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	69d9      	ldr	r1, [r3, #28]
 80022fc:	68bb      	ldr	r3, [r7, #8]
 80022fe:	691b      	ldr	r3, [r3, #16]
 8002300:	021a      	lsls	r2, r3, #8
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	430a      	orrs	r2, r1
 8002308:	61da      	str	r2, [r3, #28]
      break;
 800230a:	e000      	b.n	800230e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800230c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800231e:	2300      	movs	r3, #0
}
 8002320:	4618      	mov	r0, r3
 8002322:	3710      	adds	r7, #16
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}

08002328 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b084      	sub	sp, #16
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002338:	2b01      	cmp	r3, #1
 800233a:	d101      	bne.n	8002340 <HAL_TIM_ConfigClockSource+0x18>
 800233c:	2302      	movs	r3, #2
 800233e:	e0a6      	b.n	800248e <HAL_TIM_ConfigClockSource+0x166>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2201      	movs	r2, #1
 8002344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	2202      	movs	r2, #2
 800234c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	689b      	ldr	r3, [r3, #8]
 8002356:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800235e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002366:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	68fa      	ldr	r2, [r7, #12]
 800236e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	2b40      	cmp	r3, #64	; 0x40
 8002376:	d067      	beq.n	8002448 <HAL_TIM_ConfigClockSource+0x120>
 8002378:	2b40      	cmp	r3, #64	; 0x40
 800237a:	d80b      	bhi.n	8002394 <HAL_TIM_ConfigClockSource+0x6c>
 800237c:	2b10      	cmp	r3, #16
 800237e:	d073      	beq.n	8002468 <HAL_TIM_ConfigClockSource+0x140>
 8002380:	2b10      	cmp	r3, #16
 8002382:	d802      	bhi.n	800238a <HAL_TIM_ConfigClockSource+0x62>
 8002384:	2b00      	cmp	r3, #0
 8002386:	d06f      	beq.n	8002468 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002388:	e078      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800238a:	2b20      	cmp	r3, #32
 800238c:	d06c      	beq.n	8002468 <HAL_TIM_ConfigClockSource+0x140>
 800238e:	2b30      	cmp	r3, #48	; 0x30
 8002390:	d06a      	beq.n	8002468 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002392:	e073      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002394:	2b70      	cmp	r3, #112	; 0x70
 8002396:	d00d      	beq.n	80023b4 <HAL_TIM_ConfigClockSource+0x8c>
 8002398:	2b70      	cmp	r3, #112	; 0x70
 800239a:	d804      	bhi.n	80023a6 <HAL_TIM_ConfigClockSource+0x7e>
 800239c:	2b50      	cmp	r3, #80	; 0x50
 800239e:	d033      	beq.n	8002408 <HAL_TIM_ConfigClockSource+0xe0>
 80023a0:	2b60      	cmp	r3, #96	; 0x60
 80023a2:	d041      	beq.n	8002428 <HAL_TIM_ConfigClockSource+0x100>
      break;
 80023a4:	e06a      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80023a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023aa:	d066      	beq.n	800247a <HAL_TIM_ConfigClockSource+0x152>
 80023ac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023b0:	d017      	beq.n	80023e2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80023b2:	e063      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6818      	ldr	r0, [r3, #0]
 80023b8:	683b      	ldr	r3, [r7, #0]
 80023ba:	6899      	ldr	r1, [r3, #8]
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685a      	ldr	r2, [r3, #4]
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	68db      	ldr	r3, [r3, #12]
 80023c4:	f000 fb32 	bl	8002a2c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80023d6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	68fa      	ldr	r2, [r7, #12]
 80023de:	609a      	str	r2, [r3, #8]
      break;
 80023e0:	e04c      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6818      	ldr	r0, [r3, #0]
 80023e6:	683b      	ldr	r3, [r7, #0]
 80023e8:	6899      	ldr	r1, [r3, #8]
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	685a      	ldr	r2, [r3, #4]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	68db      	ldr	r3, [r3, #12]
 80023f2:	f000 fb1b 	bl	8002a2c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	689a      	ldr	r2, [r3, #8]
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002404:	609a      	str	r2, [r3, #8]
      break;
 8002406:	e039      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	6818      	ldr	r0, [r3, #0]
 800240c:	683b      	ldr	r3, [r7, #0]
 800240e:	6859      	ldr	r1, [r3, #4]
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	461a      	mov	r2, r3
 8002416:	f000 fa8f 	bl	8002938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	2150      	movs	r1, #80	; 0x50
 8002420:	4618      	mov	r0, r3
 8002422:	f000 fae8 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 8002426:	e029      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	6859      	ldr	r1, [r3, #4]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	461a      	mov	r2, r3
 8002436:	f000 faae 	bl	8002996 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	2160      	movs	r1, #96	; 0x60
 8002440:	4618      	mov	r0, r3
 8002442:	f000 fad8 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 8002446:	e019      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6818      	ldr	r0, [r3, #0]
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	6859      	ldr	r1, [r3, #4]
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	68db      	ldr	r3, [r3, #12]
 8002454:	461a      	mov	r2, r3
 8002456:	f000 fa6f 	bl	8002938 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	2140      	movs	r1, #64	; 0x40
 8002460:	4618      	mov	r0, r3
 8002462:	f000 fac8 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 8002466:	e009      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681a      	ldr	r2, [r3, #0]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	4619      	mov	r1, r3
 8002472:	4610      	mov	r0, r2
 8002474:	f000 fabf 	bl	80029f6 <TIM_ITRx_SetConfig>
      break;
 8002478:	e000      	b.n	800247c <HAL_TIM_ConfigClockSource+0x154>
      break;
 800247a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	2201      	movs	r2, #1
 8002480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2200      	movs	r2, #0
 8002488:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	3710      	adds	r7, #16
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
	...

08002498 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002498:	b480      	push	{r7}
 800249a:	b085      	sub	sp, #20
 800249c:	af00      	add	r7, sp, #0
 800249e:	6078      	str	r0, [r7, #4]
 80024a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a40      	ldr	r2, [pc, #256]	; (80025ac <TIM_Base_SetConfig+0x114>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d013      	beq.n	80024d8 <TIM_Base_SetConfig+0x40>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024b6:	d00f      	beq.n	80024d8 <TIM_Base_SetConfig+0x40>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4a3d      	ldr	r2, [pc, #244]	; (80025b0 <TIM_Base_SetConfig+0x118>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d00b      	beq.n	80024d8 <TIM_Base_SetConfig+0x40>
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a3c      	ldr	r2, [pc, #240]	; (80025b4 <TIM_Base_SetConfig+0x11c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d007      	beq.n	80024d8 <TIM_Base_SetConfig+0x40>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	4a3b      	ldr	r2, [pc, #236]	; (80025b8 <TIM_Base_SetConfig+0x120>)
 80024cc:	4293      	cmp	r3, r2
 80024ce:	d003      	beq.n	80024d8 <TIM_Base_SetConfig+0x40>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	4a3a      	ldr	r2, [pc, #232]	; (80025bc <TIM_Base_SetConfig+0x124>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	d108      	bne.n	80024ea <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024de:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024e0:	683b      	ldr	r3, [r7, #0]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	4313      	orrs	r3, r2
 80024e8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4a2f      	ldr	r2, [pc, #188]	; (80025ac <TIM_Base_SetConfig+0x114>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d02b      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024f8:	d027      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	4a2c      	ldr	r2, [pc, #176]	; (80025b0 <TIM_Base_SetConfig+0x118>)
 80024fe:	4293      	cmp	r3, r2
 8002500:	d023      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	4a2b      	ldr	r2, [pc, #172]	; (80025b4 <TIM_Base_SetConfig+0x11c>)
 8002506:	4293      	cmp	r3, r2
 8002508:	d01f      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	4a2a      	ldr	r2, [pc, #168]	; (80025b8 <TIM_Base_SetConfig+0x120>)
 800250e:	4293      	cmp	r3, r2
 8002510:	d01b      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4a29      	ldr	r2, [pc, #164]	; (80025bc <TIM_Base_SetConfig+0x124>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d017      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a28      	ldr	r2, [pc, #160]	; (80025c0 <TIM_Base_SetConfig+0x128>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d013      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a27      	ldr	r2, [pc, #156]	; (80025c4 <TIM_Base_SetConfig+0x12c>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d00f      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a26      	ldr	r2, [pc, #152]	; (80025c8 <TIM_Base_SetConfig+0x130>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d00b      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a25      	ldr	r2, [pc, #148]	; (80025cc <TIM_Base_SetConfig+0x134>)
 8002536:	4293      	cmp	r3, r2
 8002538:	d007      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a24      	ldr	r2, [pc, #144]	; (80025d0 <TIM_Base_SetConfig+0x138>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d003      	beq.n	800254a <TIM_Base_SetConfig+0xb2>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a23      	ldr	r2, [pc, #140]	; (80025d4 <TIM_Base_SetConfig+0x13c>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d108      	bne.n	800255c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002550:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	68db      	ldr	r3, [r3, #12]
 8002556:	68fa      	ldr	r2, [r7, #12]
 8002558:	4313      	orrs	r3, r2
 800255a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002562:	683b      	ldr	r3, [r7, #0]
 8002564:	695b      	ldr	r3, [r3, #20]
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002570:	683b      	ldr	r3, [r7, #0]
 8002572:	689a      	ldr	r2, [r3, #8]
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	681a      	ldr	r2, [r3, #0]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	4a0a      	ldr	r2, [pc, #40]	; (80025ac <TIM_Base_SetConfig+0x114>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d003      	beq.n	8002590 <TIM_Base_SetConfig+0xf8>
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	4a0c      	ldr	r2, [pc, #48]	; (80025bc <TIM_Base_SetConfig+0x124>)
 800258c:	4293      	cmp	r3, r2
 800258e:	d103      	bne.n	8002598 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	691a      	ldr	r2, [r3, #16]
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2201      	movs	r2, #1
 800259c:	615a      	str	r2, [r3, #20]
}
 800259e:	bf00      	nop
 80025a0:	3714      	adds	r7, #20
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	40010000 	.word	0x40010000
 80025b0:	40000400 	.word	0x40000400
 80025b4:	40000800 	.word	0x40000800
 80025b8:	40000c00 	.word	0x40000c00
 80025bc:	40010400 	.word	0x40010400
 80025c0:	40014000 	.word	0x40014000
 80025c4:	40014400 	.word	0x40014400
 80025c8:	40014800 	.word	0x40014800
 80025cc:	40001800 	.word	0x40001800
 80025d0:	40001c00 	.word	0x40001c00
 80025d4:	40002000 	.word	0x40002000

080025d8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025d8:	b480      	push	{r7}
 80025da:	b087      	sub	sp, #28
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
 80025e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6a1b      	ldr	r3, [r3, #32]
 80025e6:	f023 0201 	bic.w	r2, r3, #1
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6a1b      	ldr	r3, [r3, #32]
 80025f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	699b      	ldr	r3, [r3, #24]
 80025fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	f023 0303 	bic.w	r3, r3, #3
 800260e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68fa      	ldr	r2, [r7, #12]
 8002616:	4313      	orrs	r3, r2
 8002618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	f023 0302 	bic.w	r3, r3, #2
 8002620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	689b      	ldr	r3, [r3, #8]
 8002626:	697a      	ldr	r2, [r7, #20]
 8002628:	4313      	orrs	r3, r2
 800262a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	4a20      	ldr	r2, [pc, #128]	; (80026b0 <TIM_OC1_SetConfig+0xd8>)
 8002630:	4293      	cmp	r3, r2
 8002632:	d003      	beq.n	800263c <TIM_OC1_SetConfig+0x64>
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	4a1f      	ldr	r2, [pc, #124]	; (80026b4 <TIM_OC1_SetConfig+0xdc>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d10c      	bne.n	8002656 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	f023 0308 	bic.w	r3, r3, #8
 8002642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	68db      	ldr	r3, [r3, #12]
 8002648:	697a      	ldr	r2, [r7, #20]
 800264a:	4313      	orrs	r3, r2
 800264c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800264e:	697b      	ldr	r3, [r7, #20]
 8002650:	f023 0304 	bic.w	r3, r3, #4
 8002654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	4a15      	ldr	r2, [pc, #84]	; (80026b0 <TIM_OC1_SetConfig+0xd8>)
 800265a:	4293      	cmp	r3, r2
 800265c:	d003      	beq.n	8002666 <TIM_OC1_SetConfig+0x8e>
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	4a14      	ldr	r2, [pc, #80]	; (80026b4 <TIM_OC1_SetConfig+0xdc>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d111      	bne.n	800268a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800266c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002674:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	695b      	ldr	r3, [r3, #20]
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	4313      	orrs	r3, r2
 800267e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	699b      	ldr	r3, [r3, #24]
 8002684:	693a      	ldr	r2, [r7, #16]
 8002686:	4313      	orrs	r3, r2
 8002688:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	693a      	ldr	r2, [r7, #16]
 800268e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	68fa      	ldr	r2, [r7, #12]
 8002694:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002696:	683b      	ldr	r3, [r7, #0]
 8002698:	685a      	ldr	r2, [r3, #4]
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	621a      	str	r2, [r3, #32]
}
 80026a4:	bf00      	nop
 80026a6:	371c      	adds	r7, #28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	40010000 	.word	0x40010000
 80026b4:	40010400 	.word	0x40010400

080026b8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
 80026c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6a1b      	ldr	r3, [r3, #32]
 80026c6:	f023 0210 	bic.w	r2, r3, #16
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	6a1b      	ldr	r3, [r3, #32]
 80026d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	699b      	ldr	r3, [r3, #24]
 80026de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80026e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026ee:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	021b      	lsls	r3, r3, #8
 80026f6:	68fa      	ldr	r2, [r7, #12]
 80026f8:	4313      	orrs	r3, r2
 80026fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	f023 0320 	bic.w	r3, r3, #32
 8002702:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	011b      	lsls	r3, r3, #4
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4313      	orrs	r3, r2
 800270e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	4a22      	ldr	r2, [pc, #136]	; (800279c <TIM_OC2_SetConfig+0xe4>)
 8002714:	4293      	cmp	r3, r2
 8002716:	d003      	beq.n	8002720 <TIM_OC2_SetConfig+0x68>
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	4a21      	ldr	r2, [pc, #132]	; (80027a0 <TIM_OC2_SetConfig+0xe8>)
 800271c:	4293      	cmp	r3, r2
 800271e:	d10d      	bne.n	800273c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002720:	697b      	ldr	r3, [r7, #20]
 8002722:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002726:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	011b      	lsls	r3, r3, #4
 800272e:	697a      	ldr	r2, [r7, #20]
 8002730:	4313      	orrs	r3, r2
 8002732:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002734:	697b      	ldr	r3, [r7, #20]
 8002736:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800273a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	4a17      	ldr	r2, [pc, #92]	; (800279c <TIM_OC2_SetConfig+0xe4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d003      	beq.n	800274c <TIM_OC2_SetConfig+0x94>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	4a16      	ldr	r2, [pc, #88]	; (80027a0 <TIM_OC2_SetConfig+0xe8>)
 8002748:	4293      	cmp	r3, r2
 800274a:	d113      	bne.n	8002774 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800274c:	693b      	ldr	r3, [r7, #16]
 800274e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800275a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800275c:	683b      	ldr	r3, [r7, #0]
 800275e:	695b      	ldr	r3, [r3, #20]
 8002760:	009b      	lsls	r3, r3, #2
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	4313      	orrs	r3, r2
 8002766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	009b      	lsls	r3, r3, #2
 800276e:	693a      	ldr	r2, [r7, #16]
 8002770:	4313      	orrs	r3, r2
 8002772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	693a      	ldr	r2, [r7, #16]
 8002778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	68fa      	ldr	r2, [r7, #12]
 800277e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	697a      	ldr	r2, [r7, #20]
 800278c:	621a      	str	r2, [r3, #32]
}
 800278e:	bf00      	nop
 8002790:	371c      	adds	r7, #28
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	40010000 	.word	0x40010000
 80027a0:	40010400 	.word	0x40010400

080027a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b087      	sub	sp, #28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
 80027ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	6a1b      	ldr	r3, [r3, #32]
 80027b2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a1b      	ldr	r3, [r3, #32]
 80027be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	685b      	ldr	r3, [r3, #4]
 80027c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69db      	ldr	r3, [r3, #28]
 80027ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80027d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f023 0303 	bic.w	r3, r3, #3
 80027da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	68fa      	ldr	r2, [r7, #12]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80027e6:	697b      	ldr	r3, [r7, #20]
 80027e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80027ec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	689b      	ldr	r3, [r3, #8]
 80027f2:	021b      	lsls	r3, r3, #8
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	4313      	orrs	r3, r2
 80027f8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	4a21      	ldr	r2, [pc, #132]	; (8002884 <TIM_OC3_SetConfig+0xe0>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d003      	beq.n	800280a <TIM_OC3_SetConfig+0x66>
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	4a20      	ldr	r2, [pc, #128]	; (8002888 <TIM_OC3_SetConfig+0xe4>)
 8002806:	4293      	cmp	r3, r2
 8002808:	d10d      	bne.n	8002826 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002810:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	021b      	lsls	r3, r3, #8
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	4313      	orrs	r3, r2
 800281c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800281e:	697b      	ldr	r3, [r7, #20]
 8002820:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002824:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	4a16      	ldr	r2, [pc, #88]	; (8002884 <TIM_OC3_SetConfig+0xe0>)
 800282a:	4293      	cmp	r3, r2
 800282c:	d003      	beq.n	8002836 <TIM_OC3_SetConfig+0x92>
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	4a15      	ldr	r2, [pc, #84]	; (8002888 <TIM_OC3_SetConfig+0xe4>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d113      	bne.n	800285e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800283c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800283e:	693b      	ldr	r3, [r7, #16]
 8002840:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002844:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	695b      	ldr	r3, [r3, #20]
 800284a:	011b      	lsls	r3, r3, #4
 800284c:	693a      	ldr	r2, [r7, #16]
 800284e:	4313      	orrs	r3, r2
 8002850:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	011b      	lsls	r3, r3, #4
 8002858:	693a      	ldr	r2, [r7, #16]
 800285a:	4313      	orrs	r3, r2
 800285c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	693a      	ldr	r2, [r7, #16]
 8002862:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	68fa      	ldr	r2, [r7, #12]
 8002868:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800286a:	683b      	ldr	r3, [r7, #0]
 800286c:	685a      	ldr	r2, [r3, #4]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	697a      	ldr	r2, [r7, #20]
 8002876:	621a      	str	r2, [r3, #32]
}
 8002878:	bf00      	nop
 800287a:	371c      	adds	r7, #28
 800287c:	46bd      	mov	sp, r7
 800287e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002882:	4770      	bx	lr
 8002884:	40010000 	.word	0x40010000
 8002888:	40010400 	.word	0x40010400

0800288c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800288c:	b480      	push	{r7}
 800288e:	b087      	sub	sp, #28
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6a1b      	ldr	r3, [r3, #32]
 800289a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6a1b      	ldr	r3, [r3, #32]
 80028a6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	685b      	ldr	r3, [r3, #4]
 80028ac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	69db      	ldr	r3, [r3, #28]
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80028ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80028c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	021b      	lsls	r3, r3, #8
 80028ca:	68fa      	ldr	r2, [r7, #12]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80028d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	031b      	lsls	r3, r3, #12
 80028de:	693a      	ldr	r2, [r7, #16]
 80028e0:	4313      	orrs	r3, r2
 80028e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	4a12      	ldr	r2, [pc, #72]	; (8002930 <TIM_OC4_SetConfig+0xa4>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d003      	beq.n	80028f4 <TIM_OC4_SetConfig+0x68>
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	4a11      	ldr	r2, [pc, #68]	; (8002934 <TIM_OC4_SetConfig+0xa8>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d109      	bne.n	8002908 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80028fa:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80028fc:	683b      	ldr	r3, [r7, #0]
 80028fe:	695b      	ldr	r3, [r3, #20]
 8002900:	019b      	lsls	r3, r3, #6
 8002902:	697a      	ldr	r2, [r7, #20]
 8002904:	4313      	orrs	r3, r2
 8002906:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	697a      	ldr	r2, [r7, #20]
 800290c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685a      	ldr	r2, [r3, #4]
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	693a      	ldr	r2, [r7, #16]
 8002920:	621a      	str	r2, [r3, #32]
}
 8002922:	bf00      	nop
 8002924:	371c      	adds	r7, #28
 8002926:	46bd      	mov	sp, r7
 8002928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40010000 	.word	0x40010000
 8002934:	40010400 	.word	0x40010400

08002938 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002938:	b480      	push	{r7}
 800293a:	b087      	sub	sp, #28
 800293c:	af00      	add	r7, sp, #0
 800293e:	60f8      	str	r0, [r7, #12]
 8002940:	60b9      	str	r1, [r7, #8]
 8002942:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	6a1b      	ldr	r3, [r3, #32]
 800294e:	f023 0201 	bic.w	r2, r3, #1
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	699b      	ldr	r3, [r3, #24]
 800295a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800295c:	693b      	ldr	r3, [r7, #16]
 800295e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002962:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	011b      	lsls	r3, r3, #4
 8002968:	693a      	ldr	r2, [r7, #16]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800296e:	697b      	ldr	r3, [r7, #20]
 8002970:	f023 030a 	bic.w	r3, r3, #10
 8002974:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002976:	697a      	ldr	r2, [r7, #20]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	4313      	orrs	r3, r2
 800297c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	693a      	ldr	r2, [r7, #16]
 8002982:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	697a      	ldr	r2, [r7, #20]
 8002988:	621a      	str	r2, [r3, #32]
}
 800298a:	bf00      	nop
 800298c:	371c      	adds	r7, #28
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002996:	b480      	push	{r7}
 8002998:	b087      	sub	sp, #28
 800299a:	af00      	add	r7, sp, #0
 800299c:	60f8      	str	r0, [r7, #12]
 800299e:	60b9      	str	r1, [r7, #8]
 80029a0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6a1b      	ldr	r3, [r3, #32]
 80029a6:	f023 0210 	bic.w	r2, r3, #16
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	699b      	ldr	r3, [r3, #24]
 80029b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80029c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	031b      	lsls	r3, r3, #12
 80029c6:	697a      	ldr	r2, [r7, #20]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80029cc:	693b      	ldr	r3, [r7, #16]
 80029ce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80029d2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	4313      	orrs	r3, r2
 80029dc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	693a      	ldr	r2, [r7, #16]
 80029e8:	621a      	str	r2, [r3, #32]
}
 80029ea:	bf00      	nop
 80029ec:	371c      	adds	r7, #28
 80029ee:	46bd      	mov	sp, r7
 80029f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f4:	4770      	bx	lr

080029f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b085      	sub	sp, #20
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
 80029fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	689b      	ldr	r3, [r3, #8]
 8002a04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a0e:	683a      	ldr	r2, [r7, #0]
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4313      	orrs	r3, r2
 8002a14:	f043 0307 	orr.w	r3, r3, #7
 8002a18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	68fa      	ldr	r2, [r7, #12]
 8002a1e:	609a      	str	r2, [r3, #8]
}
 8002a20:	bf00      	nop
 8002a22:	3714      	adds	r7, #20
 8002a24:	46bd      	mov	sp, r7
 8002a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2a:	4770      	bx	lr

08002a2c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
 8002a38:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	689b      	ldr	r3, [r3, #8]
 8002a3e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a40:	697b      	ldr	r3, [r7, #20]
 8002a42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a46:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	021a      	lsls	r2, r3, #8
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	697a      	ldr	r2, [r7, #20]
 8002a56:	4313      	orrs	r3, r2
 8002a58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	697a      	ldr	r2, [r7, #20]
 8002a5e:	609a      	str	r2, [r3, #8]
}
 8002a60:	bf00      	nop
 8002a62:	371c      	adds	r7, #28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b085      	sub	sp, #20
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d101      	bne.n	8002a84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002a80:	2302      	movs	r3, #2
 8002a82:	e05a      	b.n	8002b3a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2202      	movs	r2, #2
 8002a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	685b      	ldr	r3, [r3, #4]
 8002a9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	689b      	ldr	r3, [r3, #8]
 8002aa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002aaa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	68fa      	ldr	r2, [r7, #12]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	68fa      	ldr	r2, [r7, #12]
 8002abc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4a21      	ldr	r2, [pc, #132]	; (8002b48 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002ac4:	4293      	cmp	r3, r2
 8002ac6:	d022      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad0:	d01d      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a1d      	ldr	r2, [pc, #116]	; (8002b4c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d018      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a1b      	ldr	r2, [pc, #108]	; (8002b50 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d013      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	4a1a      	ldr	r2, [pc, #104]	; (8002b54 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002aec:	4293      	cmp	r3, r2
 8002aee:	d00e      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	4a18      	ldr	r2, [pc, #96]	; (8002b58 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d009      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4a17      	ldr	r2, [pc, #92]	; (8002b5c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002b00:	4293      	cmp	r3, r2
 8002b02:	d004      	beq.n	8002b0e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a15      	ldr	r2, [pc, #84]	; (8002b60 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d10c      	bne.n	8002b28 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b0e:	68bb      	ldr	r3, [r7, #8]
 8002b10:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b14:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	68ba      	ldr	r2, [r7, #8]
 8002b1c:	4313      	orrs	r3, r2
 8002b1e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	68ba      	ldr	r2, [r7, #8]
 8002b26:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b38:	2300      	movs	r3, #0
}
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	3714      	adds	r7, #20
 8002b3e:	46bd      	mov	sp, r7
 8002b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b44:	4770      	bx	lr
 8002b46:	bf00      	nop
 8002b48:	40010000 	.word	0x40010000
 8002b4c:	40000400 	.word	0x40000400
 8002b50:	40000800 	.word	0x40000800
 8002b54:	40000c00 	.word	0x40000c00
 8002b58:	40010400 	.word	0x40010400
 8002b5c:	40014000 	.word	0x40014000
 8002b60:	40001800 	.word	0x40001800

08002b64 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002b64:	b480      	push	{r7}
 8002b66:	b085      	sub	sp, #20
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b78:	2b01      	cmp	r3, #1
 8002b7a:	d101      	bne.n	8002b80 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002b7c:	2302      	movs	r3, #2
 8002b7e:	e03d      	b.n	8002bfc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8002b8e:	683b      	ldr	r3, [r7, #0]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	689b      	ldr	r3, [r3, #8]
 8002ba0:	4313      	orrs	r3, r2
 8002ba2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002baa:	683b      	ldr	r3, [r7, #0]
 8002bac:	685b      	ldr	r3, [r3, #4]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002bb8:	683b      	ldr	r3, [r7, #0]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	695b      	ldr	r3, [r3, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	69db      	ldr	r3, [r3, #28]
 8002be6:	4313      	orrs	r3, r2
 8002be8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002bfa:	2300      	movs	r3, #0
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3714      	adds	r7, #20
 8002c00:	46bd      	mov	sp, r7
 8002c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c06:	4770      	bx	lr

08002c08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	b082      	sub	sp, #8
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	e03f      	b.n	8002c9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c20:	b2db      	uxtb	r3, r3
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d106      	bne.n	8002c34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f002 f812 	bl	8004c58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2224      	movs	r2, #36	; 0x24
 8002c38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68da      	ldr	r2, [r3, #12]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f000 f90b 	bl	8002e68 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	695a      	ldr	r2, [r3, #20]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	68da      	ldr	r2, [r3, #12]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2200      	movs	r2, #0
 8002c86:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2220      	movs	r2, #32
 8002c94:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3708      	adds	r7, #8
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}

08002ca2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ca2:	b580      	push	{r7, lr}
 8002ca4:	b088      	sub	sp, #32
 8002ca6:	af02      	add	r7, sp, #8
 8002ca8:	60f8      	str	r0, [r7, #12]
 8002caa:	60b9      	str	r1, [r7, #8]
 8002cac:	603b      	str	r3, [r7, #0]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	2b20      	cmp	r3, #32
 8002cc0:	f040 8083 	bne.w	8002dca <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002cc4:	68bb      	ldr	r3, [r7, #8]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d002      	beq.n	8002cd0 <HAL_UART_Transmit+0x2e>
 8002cca:	88fb      	ldrh	r3, [r7, #6]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	e07b      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002cda:	2b01      	cmp	r3, #1
 8002cdc:	d101      	bne.n	8002ce2 <HAL_UART_Transmit+0x40>
 8002cde:	2302      	movs	r3, #2
 8002ce0:	e074      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2200      	movs	r2, #0
 8002cee:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2221      	movs	r2, #33	; 0x21
 8002cf4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002cf8:	f7fd fcc8 	bl	800068c <HAL_GetTick>
 8002cfc:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	88fa      	ldrh	r2, [r7, #6]
 8002d02:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	88fa      	ldrh	r2, [r7, #6]
 8002d08:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8002d12:	e042      	b.n	8002d9a <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d18:	b29b      	uxth	r3, r3
 8002d1a:	3b01      	subs	r3, #1
 8002d1c:	b29a      	uxth	r2, r3
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d2a:	d122      	bne.n	8002d72 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	2200      	movs	r2, #0
 8002d34:	2180      	movs	r1, #128	; 0x80
 8002d36:	68f8      	ldr	r0, [r7, #12]
 8002d38:	f000 f84c 	bl	8002dd4 <UART_WaitOnFlagUntilTimeout>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d001      	beq.n	8002d46 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e042      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002d46:	68bb      	ldr	r3, [r7, #8]
 8002d48:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002d4a:	693b      	ldr	r3, [r7, #16]
 8002d4c:	881b      	ldrh	r3, [r3, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002d58:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	691b      	ldr	r3, [r3, #16]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d103      	bne.n	8002d6a <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	3302      	adds	r3, #2
 8002d66:	60bb      	str	r3, [r7, #8]
 8002d68:	e017      	b.n	8002d9a <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	3301      	adds	r3, #1
 8002d6e:	60bb      	str	r3, [r7, #8]
 8002d70:	e013      	b.n	8002d9a <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	9300      	str	r3, [sp, #0]
 8002d76:	697b      	ldr	r3, [r7, #20]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	2180      	movs	r1, #128	; 0x80
 8002d7c:	68f8      	ldr	r0, [r7, #12]
 8002d7e:	f000 f829 	bl	8002dd4 <UART_WaitOnFlagUntilTimeout>
 8002d82:	4603      	mov	r3, r0
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d001      	beq.n	8002d8c <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e01f      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002d8c:	68bb      	ldr	r3, [r7, #8]
 8002d8e:	1c5a      	adds	r2, r3, #1
 8002d90:	60ba      	str	r2, [r7, #8]
 8002d92:	781a      	ldrb	r2, [r3, #0]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d1b7      	bne.n	8002d14 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	9300      	str	r3, [sp, #0]
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	2200      	movs	r2, #0
 8002dac:	2140      	movs	r1, #64	; 0x40
 8002dae:	68f8      	ldr	r0, [r7, #12]
 8002db0:	f000 f810 	bl	8002dd4 <UART_WaitOnFlagUntilTimeout>
 8002db4:	4603      	mov	r3, r0
 8002db6:	2b00      	cmp	r3, #0
 8002db8:	d001      	beq.n	8002dbe <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e006      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2220      	movs	r2, #32
 8002dc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	e000      	b.n	8002dcc <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002dca:	2302      	movs	r3, #2
  }
}
 8002dcc:	4618      	mov	r0, r3
 8002dce:	3718      	adds	r7, #24
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}

08002dd4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002dd4:	b580      	push	{r7, lr}
 8002dd6:	b084      	sub	sp, #16
 8002dd8:	af00      	add	r7, sp, #0
 8002dda:	60f8      	str	r0, [r7, #12]
 8002ddc:	60b9      	str	r1, [r7, #8]
 8002dde:	603b      	str	r3, [r7, #0]
 8002de0:	4613      	mov	r3, r2
 8002de2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002de4:	e02c      	b.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002de6:	69bb      	ldr	r3, [r7, #24]
 8002de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002dec:	d028      	beq.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002dee:	69bb      	ldr	r3, [r7, #24]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d007      	beq.n	8002e04 <UART_WaitOnFlagUntilTimeout+0x30>
 8002df4:	f7fd fc4a 	bl	800068c <HAL_GetTick>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	1ad3      	subs	r3, r2, r3
 8002dfe:	69ba      	ldr	r2, [r7, #24]
 8002e00:	429a      	cmp	r2, r3
 8002e02:	d21d      	bcs.n	8002e40 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	68da      	ldr	r2, [r3, #12]
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002e12:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	695a      	ldr	r2, [r3, #20]
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f022 0201 	bic.w	r2, r2, #1
 8002e22:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	2220      	movs	r2, #32
 8002e30:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	2200      	movs	r2, #0
 8002e38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e00f      	b.n	8002e60 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	681a      	ldr	r2, [r3, #0]
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	4013      	ands	r3, r2
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	bf0c      	ite	eq
 8002e50:	2301      	moveq	r3, #1
 8002e52:	2300      	movne	r3, #0
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	461a      	mov	r2, r3
 8002e58:	79fb      	ldrb	r3, [r7, #7]
 8002e5a:	429a      	cmp	r2, r3
 8002e5c:	d0c3      	beq.n	8002de6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002e5e:	2300      	movs	r3, #0
}
 8002e60:	4618      	mov	r0, r3
 8002e62:	3710      	adds	r7, #16
 8002e64:	46bd      	mov	sp, r7
 8002e66:	bd80      	pop	{r7, pc}

08002e68 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e6c:	b085      	sub	sp, #20
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	691b      	ldr	r3, [r3, #16]
 8002e78:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	68da      	ldr	r2, [r3, #12]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	430a      	orrs	r2, r1
 8002e86:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	691b      	ldr	r3, [r3, #16]
 8002e90:	431a      	orrs	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	431a      	orrs	r2, r3
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	69db      	ldr	r3, [r3, #28]
 8002e9c:	4313      	orrs	r3, r2
 8002e9e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68db      	ldr	r3, [r3, #12]
 8002ea6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002eaa:	f023 030c 	bic.w	r3, r3, #12
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	6812      	ldr	r2, [r2, #0]
 8002eb2:	68f9      	ldr	r1, [r7, #12]
 8002eb4:	430b      	orrs	r3, r1
 8002eb6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	695b      	ldr	r3, [r3, #20]
 8002ebe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	699a      	ldr	r2, [r3, #24]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	430a      	orrs	r2, r1
 8002ecc:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
 8002ed2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ed6:	f040 818b 	bne.w	80031f0 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4ac1      	ldr	r2, [pc, #772]	; (80031e4 <UART_SetConfig+0x37c>)
 8002ee0:	4293      	cmp	r3, r2
 8002ee2:	d005      	beq.n	8002ef0 <UART_SetConfig+0x88>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4abf      	ldr	r2, [pc, #764]	; (80031e8 <UART_SetConfig+0x380>)
 8002eea:	4293      	cmp	r3, r2
 8002eec:	f040 80bd 	bne.w	800306a <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ef0:	f7fd ff92 	bl	8000e18 <HAL_RCC_GetPCLK2Freq>
 8002ef4:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	461d      	mov	r5, r3
 8002efa:	f04f 0600 	mov.w	r6, #0
 8002efe:	46a8      	mov	r8, r5
 8002f00:	46b1      	mov	r9, r6
 8002f02:	eb18 0308 	adds.w	r3, r8, r8
 8002f06:	eb49 0409 	adc.w	r4, r9, r9
 8002f0a:	4698      	mov	r8, r3
 8002f0c:	46a1      	mov	r9, r4
 8002f0e:	eb18 0805 	adds.w	r8, r8, r5
 8002f12:	eb49 0906 	adc.w	r9, r9, r6
 8002f16:	f04f 0100 	mov.w	r1, #0
 8002f1a:	f04f 0200 	mov.w	r2, #0
 8002f1e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002f22:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002f26:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002f2a:	4688      	mov	r8, r1
 8002f2c:	4691      	mov	r9, r2
 8002f2e:	eb18 0005 	adds.w	r0, r8, r5
 8002f32:	eb49 0106 	adc.w	r1, r9, r6
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	685b      	ldr	r3, [r3, #4]
 8002f3a:	461d      	mov	r5, r3
 8002f3c:	f04f 0600 	mov.w	r6, #0
 8002f40:	196b      	adds	r3, r5, r5
 8002f42:	eb46 0406 	adc.w	r4, r6, r6
 8002f46:	461a      	mov	r2, r3
 8002f48:	4623      	mov	r3, r4
 8002f4a:	f7fd f9b9 	bl	80002c0 <__aeabi_uldivmod>
 8002f4e:	4603      	mov	r3, r0
 8002f50:	460c      	mov	r4, r1
 8002f52:	461a      	mov	r2, r3
 8002f54:	4ba5      	ldr	r3, [pc, #660]	; (80031ec <UART_SetConfig+0x384>)
 8002f56:	fba3 2302 	umull	r2, r3, r3, r2
 8002f5a:	095b      	lsrs	r3, r3, #5
 8002f5c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f60:	68bb      	ldr	r3, [r7, #8]
 8002f62:	461d      	mov	r5, r3
 8002f64:	f04f 0600 	mov.w	r6, #0
 8002f68:	46a9      	mov	r9, r5
 8002f6a:	46b2      	mov	sl, r6
 8002f6c:	eb19 0309 	adds.w	r3, r9, r9
 8002f70:	eb4a 040a 	adc.w	r4, sl, sl
 8002f74:	4699      	mov	r9, r3
 8002f76:	46a2      	mov	sl, r4
 8002f78:	eb19 0905 	adds.w	r9, r9, r5
 8002f7c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f80:	f04f 0100 	mov.w	r1, #0
 8002f84:	f04f 0200 	mov.w	r2, #0
 8002f88:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f8c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f90:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f94:	4689      	mov	r9, r1
 8002f96:	4692      	mov	sl, r2
 8002f98:	eb19 0005 	adds.w	r0, r9, r5
 8002f9c:	eb4a 0106 	adc.w	r1, sl, r6
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	461d      	mov	r5, r3
 8002fa6:	f04f 0600 	mov.w	r6, #0
 8002faa:	196b      	adds	r3, r5, r5
 8002fac:	eb46 0406 	adc.w	r4, r6, r6
 8002fb0:	461a      	mov	r2, r3
 8002fb2:	4623      	mov	r3, r4
 8002fb4:	f7fd f984 	bl	80002c0 <__aeabi_uldivmod>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	460c      	mov	r4, r1
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	4b8b      	ldr	r3, [pc, #556]	; (80031ec <UART_SetConfig+0x384>)
 8002fc0:	fba3 1302 	umull	r1, r3, r3, r2
 8002fc4:	095b      	lsrs	r3, r3, #5
 8002fc6:	2164      	movs	r1, #100	; 0x64
 8002fc8:	fb01 f303 	mul.w	r3, r1, r3
 8002fcc:	1ad3      	subs	r3, r2, r3
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	3332      	adds	r3, #50	; 0x32
 8002fd2:	4a86      	ldr	r2, [pc, #536]	; (80031ec <UART_SetConfig+0x384>)
 8002fd4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fd8:	095b      	lsrs	r3, r3, #5
 8002fda:	005b      	lsls	r3, r3, #1
 8002fdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fe0:	4498      	add	r8, r3
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	461d      	mov	r5, r3
 8002fe6:	f04f 0600 	mov.w	r6, #0
 8002fea:	46a9      	mov	r9, r5
 8002fec:	46b2      	mov	sl, r6
 8002fee:	eb19 0309 	adds.w	r3, r9, r9
 8002ff2:	eb4a 040a 	adc.w	r4, sl, sl
 8002ff6:	4699      	mov	r9, r3
 8002ff8:	46a2      	mov	sl, r4
 8002ffa:	eb19 0905 	adds.w	r9, r9, r5
 8002ffe:	eb4a 0a06 	adc.w	sl, sl, r6
 8003002:	f04f 0100 	mov.w	r1, #0
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800300e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003012:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003016:	4689      	mov	r9, r1
 8003018:	4692      	mov	sl, r2
 800301a:	eb19 0005 	adds.w	r0, r9, r5
 800301e:	eb4a 0106 	adc.w	r1, sl, r6
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	461d      	mov	r5, r3
 8003028:	f04f 0600 	mov.w	r6, #0
 800302c:	196b      	adds	r3, r5, r5
 800302e:	eb46 0406 	adc.w	r4, r6, r6
 8003032:	461a      	mov	r2, r3
 8003034:	4623      	mov	r3, r4
 8003036:	f7fd f943 	bl	80002c0 <__aeabi_uldivmod>
 800303a:	4603      	mov	r3, r0
 800303c:	460c      	mov	r4, r1
 800303e:	461a      	mov	r2, r3
 8003040:	4b6a      	ldr	r3, [pc, #424]	; (80031ec <UART_SetConfig+0x384>)
 8003042:	fba3 1302 	umull	r1, r3, r3, r2
 8003046:	095b      	lsrs	r3, r3, #5
 8003048:	2164      	movs	r1, #100	; 0x64
 800304a:	fb01 f303 	mul.w	r3, r1, r3
 800304e:	1ad3      	subs	r3, r2, r3
 8003050:	00db      	lsls	r3, r3, #3
 8003052:	3332      	adds	r3, #50	; 0x32
 8003054:	4a65      	ldr	r2, [pc, #404]	; (80031ec <UART_SetConfig+0x384>)
 8003056:	fba2 2303 	umull	r2, r3, r2, r3
 800305a:	095b      	lsrs	r3, r3, #5
 800305c:	f003 0207 	and.w	r2, r3, #7
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4442      	add	r2, r8
 8003066:	609a      	str	r2, [r3, #8]
 8003068:	e26f      	b.n	800354a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800306a:	f7fd fec1 	bl	8000df0 <HAL_RCC_GetPCLK1Freq>
 800306e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	461d      	mov	r5, r3
 8003074:	f04f 0600 	mov.w	r6, #0
 8003078:	46a8      	mov	r8, r5
 800307a:	46b1      	mov	r9, r6
 800307c:	eb18 0308 	adds.w	r3, r8, r8
 8003080:	eb49 0409 	adc.w	r4, r9, r9
 8003084:	4698      	mov	r8, r3
 8003086:	46a1      	mov	r9, r4
 8003088:	eb18 0805 	adds.w	r8, r8, r5
 800308c:	eb49 0906 	adc.w	r9, r9, r6
 8003090:	f04f 0100 	mov.w	r1, #0
 8003094:	f04f 0200 	mov.w	r2, #0
 8003098:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800309c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80030a0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80030a4:	4688      	mov	r8, r1
 80030a6:	4691      	mov	r9, r2
 80030a8:	eb18 0005 	adds.w	r0, r8, r5
 80030ac:	eb49 0106 	adc.w	r1, r9, r6
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	461d      	mov	r5, r3
 80030b6:	f04f 0600 	mov.w	r6, #0
 80030ba:	196b      	adds	r3, r5, r5
 80030bc:	eb46 0406 	adc.w	r4, r6, r6
 80030c0:	461a      	mov	r2, r3
 80030c2:	4623      	mov	r3, r4
 80030c4:	f7fd f8fc 	bl	80002c0 <__aeabi_uldivmod>
 80030c8:	4603      	mov	r3, r0
 80030ca:	460c      	mov	r4, r1
 80030cc:	461a      	mov	r2, r3
 80030ce:	4b47      	ldr	r3, [pc, #284]	; (80031ec <UART_SetConfig+0x384>)
 80030d0:	fba3 2302 	umull	r2, r3, r3, r2
 80030d4:	095b      	lsrs	r3, r3, #5
 80030d6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030da:	68bb      	ldr	r3, [r7, #8]
 80030dc:	461d      	mov	r5, r3
 80030de:	f04f 0600 	mov.w	r6, #0
 80030e2:	46a9      	mov	r9, r5
 80030e4:	46b2      	mov	sl, r6
 80030e6:	eb19 0309 	adds.w	r3, r9, r9
 80030ea:	eb4a 040a 	adc.w	r4, sl, sl
 80030ee:	4699      	mov	r9, r3
 80030f0:	46a2      	mov	sl, r4
 80030f2:	eb19 0905 	adds.w	r9, r9, r5
 80030f6:	eb4a 0a06 	adc.w	sl, sl, r6
 80030fa:	f04f 0100 	mov.w	r1, #0
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003106:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800310a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800310e:	4689      	mov	r9, r1
 8003110:	4692      	mov	sl, r2
 8003112:	eb19 0005 	adds.w	r0, r9, r5
 8003116:	eb4a 0106 	adc.w	r1, sl, r6
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	685b      	ldr	r3, [r3, #4]
 800311e:	461d      	mov	r5, r3
 8003120:	f04f 0600 	mov.w	r6, #0
 8003124:	196b      	adds	r3, r5, r5
 8003126:	eb46 0406 	adc.w	r4, r6, r6
 800312a:	461a      	mov	r2, r3
 800312c:	4623      	mov	r3, r4
 800312e:	f7fd f8c7 	bl	80002c0 <__aeabi_uldivmod>
 8003132:	4603      	mov	r3, r0
 8003134:	460c      	mov	r4, r1
 8003136:	461a      	mov	r2, r3
 8003138:	4b2c      	ldr	r3, [pc, #176]	; (80031ec <UART_SetConfig+0x384>)
 800313a:	fba3 1302 	umull	r1, r3, r3, r2
 800313e:	095b      	lsrs	r3, r3, #5
 8003140:	2164      	movs	r1, #100	; 0x64
 8003142:	fb01 f303 	mul.w	r3, r1, r3
 8003146:	1ad3      	subs	r3, r2, r3
 8003148:	00db      	lsls	r3, r3, #3
 800314a:	3332      	adds	r3, #50	; 0x32
 800314c:	4a27      	ldr	r2, [pc, #156]	; (80031ec <UART_SetConfig+0x384>)
 800314e:	fba2 2303 	umull	r2, r3, r2, r3
 8003152:	095b      	lsrs	r3, r3, #5
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800315a:	4498      	add	r8, r3
 800315c:	68bb      	ldr	r3, [r7, #8]
 800315e:	461d      	mov	r5, r3
 8003160:	f04f 0600 	mov.w	r6, #0
 8003164:	46a9      	mov	r9, r5
 8003166:	46b2      	mov	sl, r6
 8003168:	eb19 0309 	adds.w	r3, r9, r9
 800316c:	eb4a 040a 	adc.w	r4, sl, sl
 8003170:	4699      	mov	r9, r3
 8003172:	46a2      	mov	sl, r4
 8003174:	eb19 0905 	adds.w	r9, r9, r5
 8003178:	eb4a 0a06 	adc.w	sl, sl, r6
 800317c:	f04f 0100 	mov.w	r1, #0
 8003180:	f04f 0200 	mov.w	r2, #0
 8003184:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003188:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800318c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003190:	4689      	mov	r9, r1
 8003192:	4692      	mov	sl, r2
 8003194:	eb19 0005 	adds.w	r0, r9, r5
 8003198:	eb4a 0106 	adc.w	r1, sl, r6
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	461d      	mov	r5, r3
 80031a2:	f04f 0600 	mov.w	r6, #0
 80031a6:	196b      	adds	r3, r5, r5
 80031a8:	eb46 0406 	adc.w	r4, r6, r6
 80031ac:	461a      	mov	r2, r3
 80031ae:	4623      	mov	r3, r4
 80031b0:	f7fd f886 	bl	80002c0 <__aeabi_uldivmod>
 80031b4:	4603      	mov	r3, r0
 80031b6:	460c      	mov	r4, r1
 80031b8:	461a      	mov	r2, r3
 80031ba:	4b0c      	ldr	r3, [pc, #48]	; (80031ec <UART_SetConfig+0x384>)
 80031bc:	fba3 1302 	umull	r1, r3, r3, r2
 80031c0:	095b      	lsrs	r3, r3, #5
 80031c2:	2164      	movs	r1, #100	; 0x64
 80031c4:	fb01 f303 	mul.w	r3, r1, r3
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	00db      	lsls	r3, r3, #3
 80031cc:	3332      	adds	r3, #50	; 0x32
 80031ce:	4a07      	ldr	r2, [pc, #28]	; (80031ec <UART_SetConfig+0x384>)
 80031d0:	fba2 2303 	umull	r2, r3, r2, r3
 80031d4:	095b      	lsrs	r3, r3, #5
 80031d6:	f003 0207 	and.w	r2, r3, #7
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	4442      	add	r2, r8
 80031e0:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80031e2:	e1b2      	b.n	800354a <UART_SetConfig+0x6e2>
 80031e4:	40011000 	.word	0x40011000
 80031e8:	40011400 	.word	0x40011400
 80031ec:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4ad7      	ldr	r2, [pc, #860]	; (8003554 <UART_SetConfig+0x6ec>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d005      	beq.n	8003206 <UART_SetConfig+0x39e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4ad6      	ldr	r2, [pc, #856]	; (8003558 <UART_SetConfig+0x6f0>)
 8003200:	4293      	cmp	r3, r2
 8003202:	f040 80d1 	bne.w	80033a8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003206:	f7fd fe07 	bl	8000e18 <HAL_RCC_GetPCLK2Freq>
 800320a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800320c:	68bb      	ldr	r3, [r7, #8]
 800320e:	469a      	mov	sl, r3
 8003210:	f04f 0b00 	mov.w	fp, #0
 8003214:	46d0      	mov	r8, sl
 8003216:	46d9      	mov	r9, fp
 8003218:	eb18 0308 	adds.w	r3, r8, r8
 800321c:	eb49 0409 	adc.w	r4, r9, r9
 8003220:	4698      	mov	r8, r3
 8003222:	46a1      	mov	r9, r4
 8003224:	eb18 080a 	adds.w	r8, r8, sl
 8003228:	eb49 090b 	adc.w	r9, r9, fp
 800322c:	f04f 0100 	mov.w	r1, #0
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003238:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800323c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8003240:	4688      	mov	r8, r1
 8003242:	4691      	mov	r9, r2
 8003244:	eb1a 0508 	adds.w	r5, sl, r8
 8003248:	eb4b 0609 	adc.w	r6, fp, r9
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	685b      	ldr	r3, [r3, #4]
 8003250:	4619      	mov	r1, r3
 8003252:	f04f 0200 	mov.w	r2, #0
 8003256:	f04f 0300 	mov.w	r3, #0
 800325a:	f04f 0400 	mov.w	r4, #0
 800325e:	0094      	lsls	r4, r2, #2
 8003260:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003264:	008b      	lsls	r3, r1, #2
 8003266:	461a      	mov	r2, r3
 8003268:	4623      	mov	r3, r4
 800326a:	4628      	mov	r0, r5
 800326c:	4631      	mov	r1, r6
 800326e:	f7fd f827 	bl	80002c0 <__aeabi_uldivmod>
 8003272:	4603      	mov	r3, r0
 8003274:	460c      	mov	r4, r1
 8003276:	461a      	mov	r2, r3
 8003278:	4bb8      	ldr	r3, [pc, #736]	; (800355c <UART_SetConfig+0x6f4>)
 800327a:	fba3 2302 	umull	r2, r3, r3, r2
 800327e:	095b      	lsrs	r3, r3, #5
 8003280:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	469b      	mov	fp, r3
 8003288:	f04f 0c00 	mov.w	ip, #0
 800328c:	46d9      	mov	r9, fp
 800328e:	46e2      	mov	sl, ip
 8003290:	eb19 0309 	adds.w	r3, r9, r9
 8003294:	eb4a 040a 	adc.w	r4, sl, sl
 8003298:	4699      	mov	r9, r3
 800329a:	46a2      	mov	sl, r4
 800329c:	eb19 090b 	adds.w	r9, r9, fp
 80032a0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80032a4:	f04f 0100 	mov.w	r1, #0
 80032a8:	f04f 0200 	mov.w	r2, #0
 80032ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80032b0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032b4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032b8:	4689      	mov	r9, r1
 80032ba:	4692      	mov	sl, r2
 80032bc:	eb1b 0509 	adds.w	r5, fp, r9
 80032c0:	eb4c 060a 	adc.w	r6, ip, sl
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	4619      	mov	r1, r3
 80032ca:	f04f 0200 	mov.w	r2, #0
 80032ce:	f04f 0300 	mov.w	r3, #0
 80032d2:	f04f 0400 	mov.w	r4, #0
 80032d6:	0094      	lsls	r4, r2, #2
 80032d8:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032dc:	008b      	lsls	r3, r1, #2
 80032de:	461a      	mov	r2, r3
 80032e0:	4623      	mov	r3, r4
 80032e2:	4628      	mov	r0, r5
 80032e4:	4631      	mov	r1, r6
 80032e6:	f7fc ffeb 	bl	80002c0 <__aeabi_uldivmod>
 80032ea:	4603      	mov	r3, r0
 80032ec:	460c      	mov	r4, r1
 80032ee:	461a      	mov	r2, r3
 80032f0:	4b9a      	ldr	r3, [pc, #616]	; (800355c <UART_SetConfig+0x6f4>)
 80032f2:	fba3 1302 	umull	r1, r3, r3, r2
 80032f6:	095b      	lsrs	r3, r3, #5
 80032f8:	2164      	movs	r1, #100	; 0x64
 80032fa:	fb01 f303 	mul.w	r3, r1, r3
 80032fe:	1ad3      	subs	r3, r2, r3
 8003300:	011b      	lsls	r3, r3, #4
 8003302:	3332      	adds	r3, #50	; 0x32
 8003304:	4a95      	ldr	r2, [pc, #596]	; (800355c <UART_SetConfig+0x6f4>)
 8003306:	fba2 2303 	umull	r2, r3, r2, r3
 800330a:	095b      	lsrs	r3, r3, #5
 800330c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003310:	4498      	add	r8, r3
 8003312:	68bb      	ldr	r3, [r7, #8]
 8003314:	469b      	mov	fp, r3
 8003316:	f04f 0c00 	mov.w	ip, #0
 800331a:	46d9      	mov	r9, fp
 800331c:	46e2      	mov	sl, ip
 800331e:	eb19 0309 	adds.w	r3, r9, r9
 8003322:	eb4a 040a 	adc.w	r4, sl, sl
 8003326:	4699      	mov	r9, r3
 8003328:	46a2      	mov	sl, r4
 800332a:	eb19 090b 	adds.w	r9, r9, fp
 800332e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003332:	f04f 0100 	mov.w	r1, #0
 8003336:	f04f 0200 	mov.w	r2, #0
 800333a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800333e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003342:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003346:	4689      	mov	r9, r1
 8003348:	4692      	mov	sl, r2
 800334a:	eb1b 0509 	adds.w	r5, fp, r9
 800334e:	eb4c 060a 	adc.w	r6, ip, sl
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	685b      	ldr	r3, [r3, #4]
 8003356:	4619      	mov	r1, r3
 8003358:	f04f 0200 	mov.w	r2, #0
 800335c:	f04f 0300 	mov.w	r3, #0
 8003360:	f04f 0400 	mov.w	r4, #0
 8003364:	0094      	lsls	r4, r2, #2
 8003366:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800336a:	008b      	lsls	r3, r1, #2
 800336c:	461a      	mov	r2, r3
 800336e:	4623      	mov	r3, r4
 8003370:	4628      	mov	r0, r5
 8003372:	4631      	mov	r1, r6
 8003374:	f7fc ffa4 	bl	80002c0 <__aeabi_uldivmod>
 8003378:	4603      	mov	r3, r0
 800337a:	460c      	mov	r4, r1
 800337c:	461a      	mov	r2, r3
 800337e:	4b77      	ldr	r3, [pc, #476]	; (800355c <UART_SetConfig+0x6f4>)
 8003380:	fba3 1302 	umull	r1, r3, r3, r2
 8003384:	095b      	lsrs	r3, r3, #5
 8003386:	2164      	movs	r1, #100	; 0x64
 8003388:	fb01 f303 	mul.w	r3, r1, r3
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	011b      	lsls	r3, r3, #4
 8003390:	3332      	adds	r3, #50	; 0x32
 8003392:	4a72      	ldr	r2, [pc, #456]	; (800355c <UART_SetConfig+0x6f4>)
 8003394:	fba2 2303 	umull	r2, r3, r2, r3
 8003398:	095b      	lsrs	r3, r3, #5
 800339a:	f003 020f 	and.w	r2, r3, #15
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4442      	add	r2, r8
 80033a4:	609a      	str	r2, [r3, #8]
 80033a6:	e0d0      	b.n	800354a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80033a8:	f7fd fd22 	bl	8000df0 <HAL_RCC_GetPCLK1Freq>
 80033ac:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80033ae:	68bb      	ldr	r3, [r7, #8]
 80033b0:	469a      	mov	sl, r3
 80033b2:	f04f 0b00 	mov.w	fp, #0
 80033b6:	46d0      	mov	r8, sl
 80033b8:	46d9      	mov	r9, fp
 80033ba:	eb18 0308 	adds.w	r3, r8, r8
 80033be:	eb49 0409 	adc.w	r4, r9, r9
 80033c2:	4698      	mov	r8, r3
 80033c4:	46a1      	mov	r9, r4
 80033c6:	eb18 080a 	adds.w	r8, r8, sl
 80033ca:	eb49 090b 	adc.w	r9, r9, fp
 80033ce:	f04f 0100 	mov.w	r1, #0
 80033d2:	f04f 0200 	mov.w	r2, #0
 80033d6:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80033da:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80033de:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80033e2:	4688      	mov	r8, r1
 80033e4:	4691      	mov	r9, r2
 80033e6:	eb1a 0508 	adds.w	r5, sl, r8
 80033ea:	eb4b 0609 	adc.w	r6, fp, r9
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685b      	ldr	r3, [r3, #4]
 80033f2:	4619      	mov	r1, r3
 80033f4:	f04f 0200 	mov.w	r2, #0
 80033f8:	f04f 0300 	mov.w	r3, #0
 80033fc:	f04f 0400 	mov.w	r4, #0
 8003400:	0094      	lsls	r4, r2, #2
 8003402:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003406:	008b      	lsls	r3, r1, #2
 8003408:	461a      	mov	r2, r3
 800340a:	4623      	mov	r3, r4
 800340c:	4628      	mov	r0, r5
 800340e:	4631      	mov	r1, r6
 8003410:	f7fc ff56 	bl	80002c0 <__aeabi_uldivmod>
 8003414:	4603      	mov	r3, r0
 8003416:	460c      	mov	r4, r1
 8003418:	461a      	mov	r2, r3
 800341a:	4b50      	ldr	r3, [pc, #320]	; (800355c <UART_SetConfig+0x6f4>)
 800341c:	fba3 2302 	umull	r2, r3, r3, r2
 8003420:	095b      	lsrs	r3, r3, #5
 8003422:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	469b      	mov	fp, r3
 800342a:	f04f 0c00 	mov.w	ip, #0
 800342e:	46d9      	mov	r9, fp
 8003430:	46e2      	mov	sl, ip
 8003432:	eb19 0309 	adds.w	r3, r9, r9
 8003436:	eb4a 040a 	adc.w	r4, sl, sl
 800343a:	4699      	mov	r9, r3
 800343c:	46a2      	mov	sl, r4
 800343e:	eb19 090b 	adds.w	r9, r9, fp
 8003442:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003446:	f04f 0100 	mov.w	r1, #0
 800344a:	f04f 0200 	mov.w	r2, #0
 800344e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003452:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003456:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800345a:	4689      	mov	r9, r1
 800345c:	4692      	mov	sl, r2
 800345e:	eb1b 0509 	adds.w	r5, fp, r9
 8003462:	eb4c 060a 	adc.w	r6, ip, sl
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	685b      	ldr	r3, [r3, #4]
 800346a:	4619      	mov	r1, r3
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	f04f 0400 	mov.w	r4, #0
 8003478:	0094      	lsls	r4, r2, #2
 800347a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800347e:	008b      	lsls	r3, r1, #2
 8003480:	461a      	mov	r2, r3
 8003482:	4623      	mov	r3, r4
 8003484:	4628      	mov	r0, r5
 8003486:	4631      	mov	r1, r6
 8003488:	f7fc ff1a 	bl	80002c0 <__aeabi_uldivmod>
 800348c:	4603      	mov	r3, r0
 800348e:	460c      	mov	r4, r1
 8003490:	461a      	mov	r2, r3
 8003492:	4b32      	ldr	r3, [pc, #200]	; (800355c <UART_SetConfig+0x6f4>)
 8003494:	fba3 1302 	umull	r1, r3, r3, r2
 8003498:	095b      	lsrs	r3, r3, #5
 800349a:	2164      	movs	r1, #100	; 0x64
 800349c:	fb01 f303 	mul.w	r3, r1, r3
 80034a0:	1ad3      	subs	r3, r2, r3
 80034a2:	011b      	lsls	r3, r3, #4
 80034a4:	3332      	adds	r3, #50	; 0x32
 80034a6:	4a2d      	ldr	r2, [pc, #180]	; (800355c <UART_SetConfig+0x6f4>)
 80034a8:	fba2 2303 	umull	r2, r3, r2, r3
 80034ac:	095b      	lsrs	r3, r3, #5
 80034ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80034b2:	4498      	add	r8, r3
 80034b4:	68bb      	ldr	r3, [r7, #8]
 80034b6:	469b      	mov	fp, r3
 80034b8:	f04f 0c00 	mov.w	ip, #0
 80034bc:	46d9      	mov	r9, fp
 80034be:	46e2      	mov	sl, ip
 80034c0:	eb19 0309 	adds.w	r3, r9, r9
 80034c4:	eb4a 040a 	adc.w	r4, sl, sl
 80034c8:	4699      	mov	r9, r3
 80034ca:	46a2      	mov	sl, r4
 80034cc:	eb19 090b 	adds.w	r9, r9, fp
 80034d0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80034d4:	f04f 0100 	mov.w	r1, #0
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80034e0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80034e4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80034e8:	4689      	mov	r9, r1
 80034ea:	4692      	mov	sl, r2
 80034ec:	eb1b 0509 	adds.w	r5, fp, r9
 80034f0:	eb4c 060a 	adc.w	r6, ip, sl
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	4619      	mov	r1, r3
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	f04f 0300 	mov.w	r3, #0
 8003502:	f04f 0400 	mov.w	r4, #0
 8003506:	0094      	lsls	r4, r2, #2
 8003508:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800350c:	008b      	lsls	r3, r1, #2
 800350e:	461a      	mov	r2, r3
 8003510:	4623      	mov	r3, r4
 8003512:	4628      	mov	r0, r5
 8003514:	4631      	mov	r1, r6
 8003516:	f7fc fed3 	bl	80002c0 <__aeabi_uldivmod>
 800351a:	4603      	mov	r3, r0
 800351c:	460c      	mov	r4, r1
 800351e:	461a      	mov	r2, r3
 8003520:	4b0e      	ldr	r3, [pc, #56]	; (800355c <UART_SetConfig+0x6f4>)
 8003522:	fba3 1302 	umull	r1, r3, r3, r2
 8003526:	095b      	lsrs	r3, r3, #5
 8003528:	2164      	movs	r1, #100	; 0x64
 800352a:	fb01 f303 	mul.w	r3, r1, r3
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	011b      	lsls	r3, r3, #4
 8003532:	3332      	adds	r3, #50	; 0x32
 8003534:	4a09      	ldr	r2, [pc, #36]	; (800355c <UART_SetConfig+0x6f4>)
 8003536:	fba2 2303 	umull	r2, r3, r2, r3
 800353a:	095b      	lsrs	r3, r3, #5
 800353c:	f003 020f 	and.w	r2, r3, #15
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4442      	add	r2, r8
 8003546:	609a      	str	r2, [r3, #8]
}
 8003548:	e7ff      	b.n	800354a <UART_SetConfig+0x6e2>
 800354a:	bf00      	nop
 800354c:	3714      	adds	r7, #20
 800354e:	46bd      	mov	sp, r7
 8003550:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003554:	40011000 	.word	0x40011000
 8003558:	40011400 	.word	0x40011400
 800355c:	51eb851f 	.word	0x51eb851f

08003560 <NRF24_CSN>:

/*########################### CSN / CE OPERATIONS ###########################################*/

// CSN
static void NRF24_CSN(uint8_t state)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b082      	sub	sp, #8
 8003564:	af00      	add	r7, sp, #0
 8003566:	4603      	mov	r3, r0
 8003568:	71fb      	strb	r3, [r7, #7]
	if (state)
 800356a:	79fb      	ldrb	r3, [r7, #7]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d008      	beq.n	8003582 <NRF24_CSN+0x22>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8003570:	4b0a      	ldr	r3, [pc, #40]	; (800359c <NRF24_CSN+0x3c>)
 8003572:	6818      	ldr	r0, [r3, #0]
 8003574:	4b0a      	ldr	r3, [pc, #40]	; (80035a0 <NRF24_CSN+0x40>)
 8003576:	881b      	ldrh	r3, [r3, #0]
 8003578:	2201      	movs	r2, #1
 800357a:	4619      	mov	r1, r3
 800357c:	f7fd fb2c 	bl	8000bd8 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8003580:	e007      	b.n	8003592 <NRF24_CSN+0x32>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8003582:	4b06      	ldr	r3, [pc, #24]	; (800359c <NRF24_CSN+0x3c>)
 8003584:	6818      	ldr	r0, [r3, #0]
 8003586:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <NRF24_CSN+0x40>)
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	2200      	movs	r2, #0
 800358c:	4619      	mov	r1, r3
 800358e:	f7fd fb23 	bl	8000bd8 <HAL_GPIO_WritePin>
}
 8003592:	bf00      	nop
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	2000009c 	.word	0x2000009c
 80035a0:	200000a0 	.word	0x200000a0

080035a4 <NRF24_CE>:

// CE
static void NRF24_CE(uint8_t state)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	4603      	mov	r3, r0
 80035ac:	71fb      	strb	r3, [r7, #7]
	if (state)
 80035ae:	79fb      	ldrb	r3, [r7, #7]
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d008      	beq.n	80035c6 <NRF24_CE+0x22>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 80035b4:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <NRF24_CE+0x3c>)
 80035b6:	6818      	ldr	r0, [r3, #0]
 80035b8:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <NRF24_CE+0x40>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	2201      	movs	r2, #1
 80035be:	4619      	mov	r1, r3
 80035c0:	f7fd fb0a 	bl	8000bd8 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 80035c4:	e007      	b.n	80035d6 <NRF24_CE+0x32>
		HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <NRF24_CE+0x3c>)
 80035c8:	6818      	ldr	r0, [r3, #0]
 80035ca:	4b06      	ldr	r3, [pc, #24]	; (80035e4 <NRF24_CE+0x40>)
 80035cc:	881b      	ldrh	r3, [r3, #0]
 80035ce:	2200      	movs	r2, #0
 80035d0:	4619      	mov	r1, r3
 80035d2:	f7fd fb01 	bl	8000bd8 <HAL_GPIO_WritePin>
}
 80035d6:	bf00      	nop
 80035d8:	3708      	adds	r7, #8
 80035da:	46bd      	mov	sp, r7
 80035dc:	bd80      	pop	{r7, pc}
 80035de:	bf00      	nop
 80035e0:	2000009c 	.word	0x2000009c
 80035e4:	200000a2 	.word	0x200000a2

080035e8 <NRF24_read_register>:

/*##################### BASIC READ / WRITE REGISTER OPERATIONS ##############################*/

// Read Single Byte From Register
static uint8_t NRF24_read_register(uint8_t reg)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b084      	sub	sp, #16
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	4603      	mov	r3, r0
 80035f0:	71fb      	strb	r3, [r7, #7]
	uint8_t SPI_Buf[3];

	NRF24_CSN(LOW);
 80035f2:	2000      	movs	r0, #0
 80035f4:	f7ff ffb4 	bl	8003560 <NRF24_CSN>

	//Transmit register address
	SPI_Buf[0] = reg & CMD_REGISTER_MASK;
 80035f8:	79fb      	ldrb	r3, [r7, #7]
 80035fa:	f003 031f 	and.w	r3, r3, #31
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(nrf24_hspi, SPI_Buf, 1, 100);
 8003602:	4b0c      	ldr	r3, [pc, #48]	; (8003634 <NRF24_read_register+0x4c>)
 8003604:	6818      	ldr	r0, [r3, #0]
 8003606:	f107 010c 	add.w	r1, r7, #12
 800360a:	2364      	movs	r3, #100	; 0x64
 800360c:	2201      	movs	r2, #1
 800360e:	f7fe f875 	bl	80016fc <HAL_SPI_Transmit>

	//Receive data
	HAL_SPI_Receive(nrf24_hspi, &SPI_Buf[1], 1, 100);
 8003612:	4b08      	ldr	r3, [pc, #32]	; (8003634 <NRF24_read_register+0x4c>)
 8003614:	6818      	ldr	r0, [r3, #0]
 8003616:	f107 030c 	add.w	r3, r7, #12
 800361a:	1c59      	adds	r1, r3, #1
 800361c:	2364      	movs	r3, #100	; 0x64
 800361e:	2201      	movs	r2, #1
 8003620:	f7fe f9a0 	bl	8001964 <HAL_SPI_Receive>

	NRF24_CSN(HIGH);
 8003624:	2001      	movs	r0, #1
 8003626:	f7ff ff9b 	bl	8003560 <NRF24_CSN>

	return SPI_Buf[1];
 800362a:	7b7b      	ldrb	r3, [r7, #13]
}
 800362c:	4618      	mov	r0, r3
 800362e:	3710      	adds	r7, #16
 8003630:	46bd      	mov	sp, r7
 8003632:	bd80      	pop	{r7, pc}
 8003634:	200000a4 	.word	0x200000a4

08003638 <NRF24_read_registerN>:

// Read Multiple Bytes From Register
static void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	4603      	mov	r3, r0
 8003640:	6039      	str	r1, [r7, #0]
 8003642:	71fb      	strb	r3, [r7, #7]
 8003644:	4613      	mov	r3, r2
 8003646:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_CSN(LOW);
 8003648:	2000      	movs	r0, #0
 800364a:	f7ff ff89 	bl	8003560 <NRF24_CSN>

	//Transmit register address
	SPI_Buf[0] = reg & CMD_REGISTER_MASK;
 800364e:	79fb      	ldrb	r3, [r7, #7]
 8003650:	f003 031f 	and.w	r3, r3, #31
 8003654:	b2db      	uxtb	r3, r3
 8003656:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(nrf24_hspi, SPI_Buf, 1, 100);
 8003658:	4b0b      	ldr	r3, [pc, #44]	; (8003688 <NRF24_read_registerN+0x50>)
 800365a:	6818      	ldr	r0, [r3, #0]
 800365c:	f107 010c 	add.w	r1, r7, #12
 8003660:	2364      	movs	r3, #100	; 0x64
 8003662:	2201      	movs	r2, #1
 8003664:	f7fe f84a 	bl	80016fc <HAL_SPI_Transmit>

	//Receive data
	HAL_SPI_Receive(nrf24_hspi, buf, len, 100);
 8003668:	4b07      	ldr	r3, [pc, #28]	; (8003688 <NRF24_read_registerN+0x50>)
 800366a:	6818      	ldr	r0, [r3, #0]
 800366c:	79bb      	ldrb	r3, [r7, #6]
 800366e:	b29a      	uxth	r2, r3
 8003670:	2364      	movs	r3, #100	; 0x64
 8003672:	6839      	ldr	r1, [r7, #0]
 8003674:	f7fe f976 	bl	8001964 <HAL_SPI_Receive>

	NRF24_CSN(HIGH);
 8003678:	2001      	movs	r0, #1
 800367a:	f7ff ff71 	bl	8003560 <NRF24_CSN>
}
 800367e:	bf00      	nop
 8003680:	3710      	adds	r7, #16
 8003682:	46bd      	mov	sp, r7
 8003684:	bd80      	pop	{r7, pc}
 8003686:	bf00      	nop
 8003688:	200000a4 	.word	0x200000a4

0800368c <NRF24_write_register>:

// Write Single Byte To Register
static void NRF24_write_register(uint8_t reg, uint8_t value)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	4603      	mov	r3, r0
 8003694:	460a      	mov	r2, r1
 8003696:	71fb      	strb	r3, [r7, #7]
 8003698:	4613      	mov	r3, r2
 800369a:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_CSN(LOW);
 800369c:	2000      	movs	r0, #0
 800369e:	f7ff ff5f 	bl	8003560 <NRF24_CSN>

	//Transmit register address and data
	SPI_Buf[0] = reg | CMD_W_REGISTER;
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	f043 0320 	orr.w	r3, r3, #32
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	733b      	strb	r3, [r7, #12]
	SPI_Buf[1] = value;
 80036ac:	79bb      	ldrb	r3, [r7, #6]
 80036ae:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(nrf24_hspi, SPI_Buf, 2, 100);
 80036b0:	4b07      	ldr	r3, [pc, #28]	; (80036d0 <NRF24_write_register+0x44>)
 80036b2:	6818      	ldr	r0, [r3, #0]
 80036b4:	f107 010c 	add.w	r1, r7, #12
 80036b8:	2364      	movs	r3, #100	; 0x64
 80036ba:	2202      	movs	r2, #2
 80036bc:	f7fe f81e 	bl	80016fc <HAL_SPI_Transmit>

	NRF24_CSN(HIGH);
 80036c0:	2001      	movs	r0, #1
 80036c2:	f7ff ff4d 	bl	8003560 <NRF24_CSN>
}
 80036c6:	bf00      	nop
 80036c8:	3710      	adds	r7, #16
 80036ca:	46bd      	mov	sp, r7
 80036cc:	bd80      	pop	{r7, pc}
 80036ce:	bf00      	nop
 80036d0:	200000a4 	.word	0x200000a4

080036d4 <NRF24_write_registerN>:

// Write Multiple Bytes To Register
static void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 80036d4:	b580      	push	{r7, lr}
 80036d6:	b084      	sub	sp, #16
 80036d8:	af00      	add	r7, sp, #0
 80036da:	4603      	mov	r3, r0
 80036dc:	6039      	str	r1, [r7, #0]
 80036de:	71fb      	strb	r3, [r7, #7]
 80036e0:	4613      	mov	r3, r2
 80036e2:	71bb      	strb	r3, [r7, #6]
	uint8_t SPI_Buf[3];

	NRF24_CSN(LOW);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f7ff ff3b 	bl	8003560 <NRF24_CSN>

	//Transmit register address and data
	SPI_Buf[0] = reg | CMD_W_REGISTER;
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	f043 0320 	orr.w	r3, r3, #32
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(nrf24_hspi, SPI_Buf, 1, 100);
 80036f4:	4b0b      	ldr	r3, [pc, #44]	; (8003724 <NRF24_write_registerN+0x50>)
 80036f6:	6818      	ldr	r0, [r3, #0]
 80036f8:	f107 010c 	add.w	r1, r7, #12
 80036fc:	2364      	movs	r3, #100	; 0x64
 80036fe:	2201      	movs	r2, #1
 8003700:	f7fd fffc 	bl	80016fc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(nrf24_hspi, (uint8_t*)buf, len, 100);
 8003704:	4b07      	ldr	r3, [pc, #28]	; (8003724 <NRF24_write_registerN+0x50>)
 8003706:	6818      	ldr	r0, [r3, #0]
 8003708:	79bb      	ldrb	r3, [r7, #6]
 800370a:	b29a      	uxth	r2, r3
 800370c:	2364      	movs	r3, #100	; 0x64
 800370e:	6839      	ldr	r1, [r7, #0]
 8003710:	f7fd fff4 	bl	80016fc <HAL_SPI_Transmit>

	NRF24_CSN(HIGH);
 8003714:	2001      	movs	r0, #1
 8003716:	f7ff ff23 	bl	8003560 <NRF24_CSN>
}
 800371a:	bf00      	nop
 800371c:	3710      	adds	r7, #16
 800371e:	46bd      	mov	sp, r7
 8003720:	bd80      	pop	{r7, pc}
 8003722:	bf00      	nop
 8003724:	200000a4 	.word	0x200000a4

08003728 <NRF24_ACTIVATE_cmd>:

/*########################### CUSTOM SETTINGS AND COMMANDS ##################################*/

// Activate CMD
static void NRF24_ACTIVATE_cmd(void)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];

	NRF24_CSN(LOW);
 800372e:	2000      	movs	r0, #0
 8003730:	f7ff ff16 	bl	8003560 <NRF24_CSN>

	//Read data from Rx payload buffer
	cmdRxBuf[0] = CMD_ACTIVATE;
 8003734:	2350      	movs	r3, #80	; 0x50
 8003736:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 8003738:	2373      	movs	r3, #115	; 0x73
 800373a:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(nrf24_hspi, cmdRxBuf, 2, 100);
 800373c:	4b06      	ldr	r3, [pc, #24]	; (8003758 <NRF24_ACTIVATE_cmd+0x30>)
 800373e:	6818      	ldr	r0, [r3, #0]
 8003740:	1d39      	adds	r1, r7, #4
 8003742:	2364      	movs	r3, #100	; 0x64
 8003744:	2202      	movs	r2, #2
 8003746:	f7fd ffd9 	bl	80016fc <HAL_SPI_Transmit>

	NRF24_CSN(HIGH);
 800374a:	2001      	movs	r0, #1
 800374c:	f7ff ff08 	bl	8003560 <NRF24_CSN>
}
 8003750:	bf00      	nop
 8003752:	3708      	adds	r7, #8
 8003754:	46bd      	mov	sp, r7
 8003756:	bd80      	pop	{r7, pc}
 8003758:	200000a4 	.word	0x200000a4

0800375c <NRF24_resetStatus>:

// Reset Status
static void NRF24_resetStatus(void)
{
 800375c:	b580      	push	{r7, lr}
 800375e:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS, NRF24_read_register(REG_CONFIG) & MASK_REG_CONFIG_RESET_STATUS);
 8003760:	2000      	movs	r0, #0
 8003762:	f7ff ff41 	bl	80035e8 <NRF24_read_register>
 8003766:	4603      	mov	r3, r0
 8003768:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800376c:	b2db      	uxtb	r3, r3
 800376e:	4619      	mov	r1, r3
 8003770:	2007      	movs	r0, #7
 8003772:	f7ff ff8b 	bl	800368c <NRF24_write_register>
}
 8003776:	bf00      	nop
 8003778:	bd80      	pop	{r7, pc}

0800377a <NRF24_powerDown>:

// Power Down
static void NRF24_powerDown(void)
{
 800377a:	b580      	push	{r7, lr}
 800377c:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) & ~MASK_REG_CONFIG_POWER);
 800377e:	2000      	movs	r0, #0
 8003780:	f7ff ff32 	bl	80035e8 <NRF24_read_register>
 8003784:	4603      	mov	r3, r0
 8003786:	f023 0302 	bic.w	r3, r3, #2
 800378a:	b2db      	uxtb	r3, r3
 800378c:	4619      	mov	r1, r3
 800378e:	2000      	movs	r0, #0
 8003790:	f7ff ff7c 	bl	800368c <NRF24_write_register>
}
 8003794:	bf00      	nop
 8003796:	bd80      	pop	{r7, pc}

08003798 <NRF24_available>:

/*############################### PIPE OPERATIONS ###########################################*/

// Check For Available Data To Read
uint8_t NRF24_available(void)
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
	uint8_t status = NRF24_read_register(REG_STATUS);
 800379e:	2007      	movs	r0, #7
 80037a0:	f7ff ff22 	bl	80035e8 <NRF24_read_register>
 80037a4:	4603      	mov	r3, r0
 80037a6:	71fb      	strb	r3, [r7, #7]

	uint8_t result = (status & MASK_REG_CONFIG_RX_DX);
 80037a8:	79fb      	ldrb	r3, [r7, #7]
 80037aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80037ae:	71bb      	strb	r3, [r7, #6]

	if (result)
 80037b0:	79bb      	ldrb	r3, [r7, #6]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d00c      	beq.n	80037d0 <NRF24_available+0x38>
	{
		// Clear the status bit
		NRF24_write_register(REG_STATUS, MASK_REG_CONFIG_RX_DX );
 80037b6:	2140      	movs	r1, #64	; 0x40
 80037b8:	2007      	movs	r0, #7
 80037ba:	f7ff ff67 	bl	800368c <NRF24_write_register>

		// Handle ack payload receipt
		if (status & MASK_REG_CONFIG_TX_DS)
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	f003 0320 	and.w	r3, r3, #32
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d003      	beq.n	80037d0 <NRF24_available+0x38>
		{
			NRF24_write_register(REG_STATUS, MASK_REG_CONFIG_TX_DS);
 80037c8:	2120      	movs	r1, #32
 80037ca:	2007      	movs	r0, #7
 80037cc:	f7ff ff5e 	bl	800368c <NRF24_write_register>
		}
	}
	return result;
 80037d0:	79bb      	ldrb	r3, [r7, #6]
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3708      	adds	r7, #8
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}
	...

080037dc <NRF24_read>:
	return retStatus;
}

// Read Data
uint8_t NRF24_read( void* buf, uint8_t len )
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b084      	sub	sp, #16
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
 80037e4:	460b      	mov	r3, r1
 80037e6:	70fb      	strb	r3, [r7, #3]
	uint8_t cmdRxBuf;
	uint8_t data_len = MIN(len, payload_size);
 80037e8:	4b16      	ldr	r3, [pc, #88]	; (8003844 <NRF24_read+0x68>)
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	4293      	cmp	r3, r2
 80037f0:	bf28      	it	cs
 80037f2:	4613      	movcs	r3, r2
 80037f4:	73fb      	strb	r3, [r7, #15]

	NRF24_CSN(LOW);
 80037f6:	2000      	movs	r0, #0
 80037f8:	f7ff feb2 	bl	8003560 <NRF24_CSN>

	//Read data from Rx payload buffer
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 80037fc:	2361      	movs	r3, #97	; 0x61
 80037fe:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(nrf24_hspi, &cmdRxBuf, 1, 100);
 8003800:	4b11      	ldr	r3, [pc, #68]	; (8003848 <NRF24_read+0x6c>)
 8003802:	6818      	ldr	r0, [r3, #0]
 8003804:	f107 010d 	add.w	r1, r7, #13
 8003808:	2364      	movs	r3, #100	; 0x64
 800380a:	2201      	movs	r2, #1
 800380c:	f7fd ff76 	bl	80016fc <HAL_SPI_Transmit>
	HAL_SPI_Receive(nrf24_hspi, buf, data_len, 100);
 8003810:	4b0d      	ldr	r3, [pc, #52]	; (8003848 <NRF24_read+0x6c>)
 8003812:	6818      	ldr	r0, [r3, #0]
 8003814:	7bfb      	ldrb	r3, [r7, #15]
 8003816:	b29a      	uxth	r2, r3
 8003818:	2364      	movs	r3, #100	; 0x64
 800381a:	6879      	ldr	r1, [r7, #4]
 800381c:	f7fe f8a2 	bl	8001964 <HAL_SPI_Receive>

	NRF24_CSN(HIGH);
 8003820:	2001      	movs	r0, #1
 8003822:	f7ff fe9d 	bl	8003560 <NRF24_CSN>

	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & MASK_REG_FIFO_STATUS_RX_FIFO_EMPTY_FLAG;
 8003826:	2017      	movs	r0, #23
 8003828:	f7ff fede 	bl	80035e8 <NRF24_read_register>
 800382c:	4603      	mov	r3, r0
 800382e:	f003 0301 	and.w	r3, r3, #1
 8003832:	73bb      	strb	r3, [r7, #14]

	NRF24_flush_RX();
 8003834:	f000 f95c 	bl	8003af0 <NRF24_flush_RX>
	return rxStatus;
 8003838:	7bbb      	ldrb	r3, [r7, #14]
}
 800383a:	4618      	mov	r0, r3
 800383c:	3710      	adds	r7, #16
 800383e:	46bd      	mov	sp, r7
 8003840:	bd80      	pop	{r7, pc}
 8003842:	bf00      	nop
 8003844:	20000098 	.word	0x20000098
 8003848:	200000a4 	.word	0x200000a4

0800384c <NRF24_openReadingPipe>:
	NRF24_write_register(REG_RX_PW_P0, payload_size);
}

// Open RX Pipe
void NRF24_openReadingPipe(uint8_t number, uint64_t address)
{
 800384c:	b590      	push	{r4, r7, lr}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	4601      	mov	r1, r0
 8003854:	e9c7 2300 	strd	r2, r3, [r7]
 8003858:	460b      	mov	r3, r1
 800385a:	73fb      	strb	r3, [r7, #15]
	if (number == 0)
 800385c:	7bfb      	ldrb	r3, [r7, #15]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d104      	bne.n	800386c <NRF24_openReadingPipe+0x20>
		pipe0_reading_address = address;
 8003862:	e9d7 3400 	ldrd	r3, r4, [r7]
 8003866:	4a1c      	ldr	r2, [pc, #112]	; (80038d8 <NRF24_openReadingPipe+0x8c>)
 8003868:	e9c2 3400 	strd	r3, r4, [r2]

	if(number <= 6)
 800386c:	7bfb      	ldrb	r3, [r7, #15]
 800386e:	2b06      	cmp	r3, #6
 8003870:	d82d      	bhi.n	80038ce <NRF24_openReadingPipe+0x82>
	{
		if(number < 2)
 8003872:	7bfb      	ldrb	r3, [r7, #15]
 8003874:	2b01      	cmp	r3, #1
 8003876:	d808      	bhi.n	800388a <NRF24_openReadingPipe+0x3e>
		{
			//Address width is 5 bytes
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 5);
 8003878:	7bfb      	ldrb	r3, [r7, #15]
 800387a:	4a18      	ldr	r2, [pc, #96]	; (80038dc <NRF24_openReadingPipe+0x90>)
 800387c:	5cd3      	ldrb	r3, [r2, r3]
 800387e:	4639      	mov	r1, r7
 8003880:	2205      	movs	r2, #5
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff ff26 	bl	80036d4 <NRF24_write_registerN>
 8003888:	e007      	b.n	800389a <NRF24_openReadingPipe+0x4e>
		}
		else
		{
			NRF24_write_registerN(NRF24_ADDR_REGS[number], (uint8_t *)(&address), 1);
 800388a:	7bfb      	ldrb	r3, [r7, #15]
 800388c:	4a13      	ldr	r2, [pc, #76]	; (80038dc <NRF24_openReadingPipe+0x90>)
 800388e:	5cd3      	ldrb	r3, [r2, r3]
 8003890:	4639      	mov	r1, r7
 8003892:	2201      	movs	r2, #1
 8003894:	4618      	mov	r0, r3
 8003896:	f7ff ff1d 	bl	80036d4 <NRF24_write_registerN>
		}

		//Write payload size
		NRF24_write_register(RF24_RX_PW_PIPE[number], payload_size);
 800389a:	7bfb      	ldrb	r3, [r7, #15]
 800389c:	4a10      	ldr	r2, [pc, #64]	; (80038e0 <NRF24_openReadingPipe+0x94>)
 800389e:	5cd2      	ldrb	r2, [r2, r3]
 80038a0:	4b10      	ldr	r3, [pc, #64]	; (80038e4 <NRF24_openReadingPipe+0x98>)
 80038a2:	781b      	ldrb	r3, [r3, #0]
 80038a4:	4619      	mov	r1, r3
 80038a6:	4610      	mov	r0, r2
 80038a8:	f7ff fef0 	bl	800368c <NRF24_write_register>

		//Enable pipe
		NRF24_write_register(REG_EN_RXADDR, NRF24_read_register(REG_EN_RXADDR) | (1 << number));
 80038ac:	2002      	movs	r0, #2
 80038ae:	f7ff fe9b 	bl	80035e8 <NRF24_read_register>
 80038b2:	4603      	mov	r3, r0
 80038b4:	b25a      	sxtb	r2, r3
 80038b6:	7bfb      	ldrb	r3, [r7, #15]
 80038b8:	2101      	movs	r1, #1
 80038ba:	fa01 f303 	lsl.w	r3, r1, r3
 80038be:	b25b      	sxtb	r3, r3
 80038c0:	4313      	orrs	r3, r2
 80038c2:	b25b      	sxtb	r3, r3
 80038c4:	b2db      	uxtb	r3, r3
 80038c6:	4619      	mov	r1, r3
 80038c8:	2002      	movs	r0, #2
 80038ca:	f7ff fedf 	bl	800368c <NRF24_write_register>
	}
}
 80038ce:	bf00      	nop
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd90      	pop	{r4, r7, pc}
 80038d6:	bf00      	nop
 80038d8:	20000090 	.word	0x20000090
 80038dc:	08005a20 	.word	0x08005a20
 80038e0:	08005a28 	.word	0x08005a28
 80038e4:	20000098 	.word	0x20000098

080038e8 <NRF24_startListening>:

// Start Listening On Pipes
void NRF24_startListening(void)
{
 80038e8:	b598      	push	{r3, r4, r7, lr}
 80038ea:	af00      	add	r7, sp, #0
	//Power up and set to RX mode
	NRF24_write_register(REG_CONFIG, NRF24_read_register(REG_CONFIG) | MASK_REG_CONFIG_POWER_UP_RX);
 80038ec:	2000      	movs	r0, #0
 80038ee:	f7ff fe7b 	bl	80035e8 <NRF24_read_register>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f043 0303 	orr.w	r3, r3, #3
 80038f8:	b2db      	uxtb	r3, r3
 80038fa:	4619      	mov	r1, r3
 80038fc:	2000      	movs	r0, #0
 80038fe:	f7ff fec5 	bl	800368c <NRF24_write_register>

	// Restore Pipe 0 Address If Exists
	if(pipe0_reading_address)
 8003902:	4b0b      	ldr	r3, [pc, #44]	; (8003930 <NRF24_startListening+0x48>)
 8003904:	e9d3 3400 	ldrd	r3, r4, [r3]
 8003908:	4323      	orrs	r3, r4
 800390a:	d004      	beq.n	8003916 <NRF24_startListening+0x2e>
		NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&pipe0_reading_address), 5);
 800390c:	2205      	movs	r2, #5
 800390e:	4908      	ldr	r1, [pc, #32]	; (8003930 <NRF24_startListening+0x48>)
 8003910:	200a      	movs	r0, #10
 8003912:	f7ff fedf 	bl	80036d4 <NRF24_write_registerN>

	//Flush buffers
	NRF24_flush_TX();
 8003916:	f000 f8e3 	bl	8003ae0 <NRF24_flush_TX>
	NRF24_flush_RX();
 800391a:	f000 f8e9 	bl	8003af0 <NRF24_flush_RX>

	NRF24_CE(HIGH);
 800391e:	2001      	movs	r0, #1
 8003920:	f7ff fe40 	bl	80035a4 <NRF24_CE>
	// Wait 1 ms For The Radio To Come On
	HAL_Delay(1);
 8003924:	2001      	movs	r0, #1
 8003926:	f7fc febd 	bl	80006a4 <HAL_Delay>
}
 800392a:	bf00      	nop
 800392c:	bd98      	pop	{r3, r4, r7, pc}
 800392e:	bf00      	nop
 8003930:	20000090 	.word	0x20000090

08003934 <NRF24_init>:

/*########################## DEFAULT INITIALIZATION #########################################*/

// NRF24 INIT
void NRF24_init(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef *nrfSPI)
{
 8003934:	b580      	push	{r7, lr}
 8003936:	b086      	sub	sp, #24
 8003938:	af00      	add	r7, sp, #0
 800393a:	60f8      	str	r0, [r7, #12]
 800393c:	607b      	str	r3, [r7, #4]
 800393e:	460b      	mov	r3, r1
 8003940:	817b      	strh	r3, [r7, #10]
 8003942:	4613      	mov	r3, r2
 8003944:	813b      	strh	r3, [r7, #8]
	// Copy SPI handle, Pins And Port Variables
	nrf24_hspi = nrfSPI;
 8003946:	4a59      	ldr	r2, [pc, #356]	; (8003aac <NRF24_init+0x178>)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6013      	str	r3, [r2, #0]

	nrf24_PORT 		= 	nrf24PORT;
 800394c:	4a58      	ldr	r2, [pc, #352]	; (8003ab0 <NRF24_init+0x17c>)
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN 	= 	nrfCSN_Pin;
 8003952:	4a58      	ldr	r2, [pc, #352]	; (8003ab4 <NRF24_init+0x180>)
 8003954:	897b      	ldrh	r3, [r7, #10]
 8003956:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN 	= 	nrfCE_Pin;
 8003958:	4a57      	ldr	r2, [pc, #348]	; (8003ab8 <NRF24_init+0x184>)
 800395a:	893b      	ldrh	r3, [r7, #8]
 800395c:	8013      	strh	r3, [r2, #0]

	// Put Pins To Idle State
	NRF24_CSN(HIGH);
 800395e:	2001      	movs	r0, #1
 8003960:	f7ff fdfe 	bl	8003560 <NRF24_CSN>
	NRF24_CE(LOW);
 8003964:	2000      	movs	r0, #0
 8003966:	f7ff fe1d 	bl	80035a4 <NRF24_CE>

	// Initial Delay
	HAL_Delay(5);
 800396a:	2005      	movs	r0, #5
 800396c:	f7fc fe9a 	bl	80006a4 <HAL_Delay>

	// Soft Reset Registers
	NRF24_write_register(REG_CONFIG, 		MASK_REG_CONFIG_2BYTES_CRC);
 8003970:	210c      	movs	r1, #12
 8003972:	2000      	movs	r0, #0
 8003974:	f7ff fe8a 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_EN_AA, 		MASK_REG_EN_AA_AUTO_ACK_NO_PIPES);
 8003978:	2100      	movs	r1, #0
 800397a:	2001      	movs	r0, #1
 800397c:	f7ff fe86 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_EN_RXADDR, 	MASK_REG_EN_RXADDR_PIPES_1_2_ENABLE);
 8003980:	2103      	movs	r1, #3
 8003982:	2002      	movs	r0, #2
 8003984:	f7ff fe82 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_SETUP_AW, 		MASK_REG_SETUP_AW_5BYTES_ADDR_FIELD);
 8003988:	2103      	movs	r1, #3
 800398a:	2003      	movs	r0, #3
 800398c:	f7ff fe7e 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_SETUP_RETR, 	MASK_REG_SETUP_RETR_SET_15RETR_1250DELAY);
 8003990:	214f      	movs	r1, #79	; 0x4f
 8003992:	2004      	movs	r0, #4
 8003994:	f7ff fe7a 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RF_CH, 		MASK_REG_RF_CH_SET_CHANNEL_52);
 8003998:	2134      	movs	r1, #52	; 0x34
 800399a:	2005      	movs	r0, #5
 800399c:	f7ff fe76 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RF_SETUP, 		MASK_REG_RF_SETUP_POWER_0DBM_2MBPS);
 80039a0:	210f      	movs	r1, #15
 80039a2:	2006      	movs	r0, #6
 80039a4:	f7ff fe72 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_STATUS, 		MASK_REG_STATUS_CLEAR);
 80039a8:	210e      	movs	r1, #14
 80039aa:	2007      	movs	r0, #7
 80039ac:	f7ff fe6e 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_OBSERVE_TX, 	MASK_REG_OBSERVE_TX_CLEAR);
 80039b0:	2100      	movs	r1, #0
 80039b2:	2008      	movs	r0, #8
 80039b4:	f7ff fe6a 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_CD, 			MASK_REG_CD_CLEAR);
 80039b8:	2100      	movs	r1, #0
 80039ba:	2009      	movs	r0, #9
 80039bc:	f7ff fe66 	bl	800368c <NRF24_write_register>

	uint8_t pipeAddrVar[6];
	pipeAddrVar[4] = 0xE7;
 80039c0:	23e7      	movs	r3, #231	; 0xe7
 80039c2:	753b      	strb	r3, [r7, #20]
	pipeAddrVar[3] = 0xE7;
 80039c4:	23e7      	movs	r3, #231	; 0xe7
 80039c6:	74fb      	strb	r3, [r7, #19]
	pipeAddrVar[2] = 0xE7;
 80039c8:	23e7      	movs	r3, #231	; 0xe7
 80039ca:	74bb      	strb	r3, [r7, #18]
	pipeAddrVar[1] = 0xE7;
 80039cc:	23e7      	movs	r3, #231	; 0xe7
 80039ce:	747b      	strb	r3, [r7, #17]
	pipeAddrVar[0] = 0xE7;
 80039d0:	23e7      	movs	r3, #231	; 0xe7
 80039d2:	743b      	strb	r3, [r7, #16]
	NRF24_write_registerN(REG_RX_ADDR_P0, pipeAddrVar, 5);
 80039d4:	f107 0310 	add.w	r3, r7, #16
 80039d8:	2205      	movs	r2, #5
 80039da:	4619      	mov	r1, r3
 80039dc:	200a      	movs	r0, #10
 80039de:	f7ff fe79 	bl	80036d4 <NRF24_write_registerN>

	pipeAddrVar[4] = 0xC2;
 80039e2:	23c2      	movs	r3, #194	; 0xc2
 80039e4:	753b      	strb	r3, [r7, #20]
	pipeAddrVar[3] = 0xC2;
 80039e6:	23c2      	movs	r3, #194	; 0xc2
 80039e8:	74fb      	strb	r3, [r7, #19]
	pipeAddrVar[2] = 0xC2;
 80039ea:	23c2      	movs	r3, #194	; 0xc2
 80039ec:	74bb      	strb	r3, [r7, #18]
	pipeAddrVar[1] = 0xC2;
 80039ee:	23c2      	movs	r3, #194	; 0xc2
 80039f0:	747b      	strb	r3, [r7, #17]
	pipeAddrVar[0] = 0xC2;
 80039f2:	23c2      	movs	r3, #194	; 0xc2
 80039f4:	743b      	strb	r3, [r7, #16]
	NRF24_write_registerN(REG_RX_ADDR_P1, pipeAddrVar, 5);
 80039f6:	f107 0310 	add.w	r3, r7, #16
 80039fa:	2205      	movs	r2, #5
 80039fc:	4619      	mov	r1, r3
 80039fe:	200b      	movs	r0, #11
 8003a00:	f7ff fe68 	bl	80036d4 <NRF24_write_registerN>

	NRF24_write_register(REG_RX_ADDR_P2, 	0xC3);
 8003a04:	21c3      	movs	r1, #195	; 0xc3
 8003a06:	200c      	movs	r0, #12
 8003a08:	f7ff fe40 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P3, 	0xC4);
 8003a0c:	21c4      	movs	r1, #196	; 0xc4
 8003a0e:	200d      	movs	r0, #13
 8003a10:	f7ff fe3c 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P4, 	0xC5);
 8003a14:	21c5      	movs	r1, #197	; 0xc5
 8003a16:	200e      	movs	r0, #14
 8003a18:	f7ff fe38 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_ADDR_P5, 	0xC6);
 8003a1c:	21c6      	movs	r1, #198	; 0xc6
 8003a1e:	200f      	movs	r0, #15
 8003a20:	f7ff fe34 	bl	800368c <NRF24_write_register>

	pipeAddrVar[4] = 0xE7;
 8003a24:	23e7      	movs	r3, #231	; 0xe7
 8003a26:	753b      	strb	r3, [r7, #20]
	pipeAddrVar[3] = 0xE7;
 8003a28:	23e7      	movs	r3, #231	; 0xe7
 8003a2a:	74fb      	strb	r3, [r7, #19]
	pipeAddrVar[2] = 0xE7;
 8003a2c:	23e7      	movs	r3, #231	; 0xe7
 8003a2e:	74bb      	strb	r3, [r7, #18]
	pipeAddrVar[1] = 0xE7;
 8003a30:	23e7      	movs	r3, #231	; 0xe7
 8003a32:	747b      	strb	r3, [r7, #17]
	pipeAddrVar[0] = 0xE7;
 8003a34:	23e7      	movs	r3, #231	; 0xe7
 8003a36:	743b      	strb	r3, [r7, #16]
	NRF24_write_registerN(REG_TX_ADDR, pipeAddrVar, 5);
 8003a38:	f107 0310 	add.w	r3, r7, #16
 8003a3c:	2205      	movs	r2, #5
 8003a3e:	4619      	mov	r1, r3
 8003a40:	2010      	movs	r0, #16
 8003a42:	f7ff fe47 	bl	80036d4 <NRF24_write_registerN>

	NRF24_write_register(REG_RX_PW_P0, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a46:	2100      	movs	r1, #0
 8003a48:	2011      	movs	r0, #17
 8003a4a:	f7ff fe1f 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P1, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a4e:	2100      	movs	r1, #0
 8003a50:	2012      	movs	r0, #18
 8003a52:	f7ff fe1b 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P2, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a56:	2100      	movs	r1, #0
 8003a58:	2013      	movs	r0, #19
 8003a5a:	f7ff fe17 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P3, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a5e:	2100      	movs	r1, #0
 8003a60:	2014      	movs	r0, #20
 8003a62:	f7ff fe13 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P4, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a66:	2100      	movs	r1, #0
 8003a68:	2015      	movs	r0, #21
 8003a6a:	f7ff fe0f 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_RX_PW_P5, 		MASK_REG_RX_PW_P_PIPE_NOT_USED);
 8003a6e:	2100      	movs	r1, #0
 8003a70:	2016      	movs	r0, #22
 8003a72:	f7ff fe0b 	bl	800368c <NRF24_write_register>

	NRF24_ACTIVATE_cmd();
 8003a76:	f7ff fe57 	bl	8003728 <NRF24_ACTIVATE_cmd>

	NRF24_write_register(REG_DYNPD, 		MASK_REG_DYNPD_DISABLE_DYNAMIC_PAYLOAD);
 8003a7a:	2100      	movs	r1, #0
 8003a7c:	201c      	movs	r0, #28
 8003a7e:	f7ff fe05 	bl	800368c <NRF24_write_register>
	NRF24_write_register(REG_FEATURE, 		MASK_REG_FEATURE_DISABLE_DYNAMIC_PAYLOAD);
 8003a82:	2100      	movs	r1, #0
 8003a84:	201d      	movs	r0, #29
 8003a86:	f7ff fe01 	bl	800368c <NRF24_write_register>

	printRadioSettings();
 8003a8a:	f000 f839 	bl	8003b00 <printRadioSettings>

	//Set payload size
	payload_size = MIN(PAYLOAD_SIZE, MAX_PAYLOAD_SIZE);
 8003a8e:	4b0b      	ldr	r3, [pc, #44]	; (8003abc <NRF24_init+0x188>)
 8003a90:	2202      	movs	r2, #2
 8003a92:	701a      	strb	r2, [r3, #0]

	//Reset status register
	NRF24_resetStatus();
 8003a94:	f7ff fe62 	bl	800375c <NRF24_resetStatus>

	//Flush buffers
	NRF24_flush_TX();
 8003a98:	f000 f822 	bl	8003ae0 <NRF24_flush_TX>
	NRF24_flush_RX();
 8003a9c:	f000 f828 	bl	8003af0 <NRF24_flush_RX>

	NRF24_powerDown();
 8003aa0:	f7ff fe6b 	bl	800377a <NRF24_powerDown>
}
 8003aa4:	bf00      	nop
 8003aa6:	3718      	adds	r7, #24
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	bd80      	pop	{r7, pc}
 8003aac:	200000a4 	.word	0x200000a4
 8003ab0:	2000009c 	.word	0x2000009c
 8003ab4:	200000a0 	.word	0x200000a0
 8003ab8:	200000a2 	.word	0x200000a2
 8003abc:	20000098 	.word	0x20000098

08003ac0 <nrf24_DebugUART_Init>:

// Init UART Debug for NRF24
void nrf24_DebugUART_Init(UART_HandleTypeDef *nrf24Uart)
{
 8003ac0:	b480      	push	{r7}
 8003ac2:	b083      	sub	sp, #12
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
	nrf24_huart = nrf24Uart;
 8003ac8:	4a04      	ldr	r2, [pc, #16]	; (8003adc <nrf24_DebugUART_Init+0x1c>)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6013      	str	r3, [r2, #0]
}
 8003ace:	bf00      	nop
 8003ad0:	370c      	adds	r7, #12
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad8:	4770      	bx	lr
 8003ada:	bf00      	nop
 8003adc:	200000a8 	.word	0x200000a8

08003ae0 <NRF24_flush_TX>:

/*############################ Flush RX / TX Functions ######################################*/

// Flush TX Buffer
static void NRF24_flush_TX(void)
{
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, CMD_FLUSH);
 8003ae4:	21ff      	movs	r1, #255	; 0xff
 8003ae6:	20e1      	movs	r0, #225	; 0xe1
 8003ae8:	f7ff fdd0 	bl	800368c <NRF24_write_register>
}
 8003aec:	bf00      	nop
 8003aee:	bd80      	pop	{r7, pc}

08003af0 <NRF24_flush_RX>:

// Flush RX Buffer
static void NRF24_flush_RX(void)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, CMD_FLUSH);
 8003af4:	21ff      	movs	r1, #255	; 0xff
 8003af6:	20e2      	movs	r0, #226	; 0xe2
 8003af8:	f7ff fdc8 	bl	800368c <NRF24_write_register>
}
 8003afc:	bf00      	nop
 8003afe:	bd80      	pop	{r7, pc}

08003b00 <printRadioSettings>:

/*############################ PRINT SETTINGS FUNCTIONS #####################################*/

// Print Radio Settings
void printRadioSettings(void)
{
 8003b00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b02:	b0a1      	sub	sp, #132	; 0x84
 8003b04:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];

	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8003b06:	f107 0308 	add.w	r3, r7, #8
 8003b0a:	4abc      	ldr	r2, [pc, #752]	; (8003dfc <printRadioSettings+0x2fc>)
 8003b0c:	461c      	mov	r4, r3
 8003b0e:	4615      	mov	r5, r2
 8003b10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b18:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b1a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b1c:	682b      	ldr	r3, [r5, #0]
 8003b1e:	461a      	mov	r2, r3
 8003b20:	8022      	strh	r2, [r4, #0]
 8003b22:	3402      	adds	r4, #2
 8003b24:	0c1b      	lsrs	r3, r3, #16
 8003b26:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003b28:	4bb5      	ldr	r3, [pc, #724]	; (8003e00 <printRadioSettings+0x300>)
 8003b2a:	681c      	ldr	r4, [r3, #0]
 8003b2c:	f107 0308 	add.w	r3, r7, #8
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7fc fb6d 	bl	8000210 <strlen>
 8003b36:	4603      	mov	r3, r0
 8003b38:	b29a      	uxth	r2, r3
 8003b3a:	f107 0108 	add.w	r1, r7, #8
 8003b3e:	230a      	movs	r3, #10
 8003b40:	4620      	mov	r0, r4
 8003b42:	f7ff f8ae 	bl	8002ca2 <HAL_UART_Transmit>

	// Print CRC Setting
	reg8Val = NRF24_read_register(REG_CONFIG);
 8003b46:	2000      	movs	r0, #0
 8003b48:	f7ff fd4e 	bl	80035e8 <NRF24_read_register>
 8003b4c:	4603      	mov	r3, r0
 8003b4e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8003b52:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b56:	f003 0308 	and.w	r3, r3, #8
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d020      	beq.n	8003ba0 <printRadioSettings+0xa0>
	{
		if(reg8Val & (1 << 2))
 8003b5e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b62:	f003 0304 	and.w	r3, r3, #4
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00b      	beq.n	8003b82 <printRadioSettings+0x82>
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 8003b6a:	f107 0308 	add.w	r3, r7, #8
 8003b6e:	4aa5      	ldr	r2, [pc, #660]	; (8003e04 <printRadioSettings+0x304>)
 8003b70:	461c      	mov	r4, r3
 8003b72:	4615      	mov	r5, r2
 8003b74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b78:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b7c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003b80:	e017      	b.n	8003bb2 <printRadioSettings+0xb2>
		else
			sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");
 8003b82:	f107 0308 	add.w	r3, r7, #8
 8003b86:	4aa0      	ldr	r2, [pc, #640]	; (8003e08 <printRadioSettings+0x308>)
 8003b88:	461c      	mov	r4, r3
 8003b8a:	4615      	mov	r5, r2
 8003b8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003b94:	c403      	stmia	r4!, {r0, r1}
 8003b96:	8022      	strh	r2, [r4, #0]
 8003b98:	3402      	adds	r4, #2
 8003b9a:	0c13      	lsrs	r3, r2, #16
 8003b9c:	7023      	strb	r3, [r4, #0]
 8003b9e:	e008      	b.n	8003bb2 <printRadioSettings+0xb2>
	}
	else
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 8003ba0:	f107 0308 	add.w	r3, r7, #8
 8003ba4:	4a99      	ldr	r2, [pc, #612]	; (8003e0c <printRadioSettings+0x30c>)
 8003ba6:	461c      	mov	r4, r3
 8003ba8:	4615      	mov	r5, r2
 8003baa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bae:	682b      	ldr	r3, [r5, #0]
 8003bb0:	6023      	str	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003bb2:	4b93      	ldr	r3, [pc, #588]	; (8003e00 <printRadioSettings+0x300>)
 8003bb4:	681c      	ldr	r4, [r3, #0]
 8003bb6:	f107 0308 	add.w	r3, r7, #8
 8003bba:	4618      	mov	r0, r3
 8003bbc:	f7fc fb28 	bl	8000210 <strlen>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	b29a      	uxth	r2, r3
 8003bc4:	f107 0108 	add.w	r1, r7, #8
 8003bc8:	230a      	movs	r3, #10
 8003bca:	4620      	mov	r0, r4
 8003bcc:	f7ff f869 	bl	8002ca2 <HAL_UART_Transmit>

	// Print Auto ACK Setting
	reg8Val = NRF24_read_register(REG_EN_AA);
 8003bd0:	2001      	movs	r0, #1
 8003bd2:	f7ff fd09 	bl	80035e8 <NRF24_read_register>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003bdc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003be0:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bfcc      	ite	gt
 8003be8:	2301      	movgt	r3, #1
 8003bea:	2300      	movle	r3, #0
 8003bec:	b2db      	uxtb	r3, r3
 8003bee:	461d      	mov	r5, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003bf0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003bf4:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	bfcc      	ite	gt
 8003bfc:	2301      	movgt	r3, #1
 8003bfe:	2300      	movle	r3, #0
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	461e      	mov	r6, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003c04:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003c08:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	bfcc      	ite	gt
 8003c10:	2301      	movgt	r3, #1
 8003c12:	2300      	movle	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	461a      	mov	r2, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003c18:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003c1c:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	bfcc      	ite	gt
 8003c24:	2301      	movgt	r3, #1
 8003c26:	2300      	movle	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	4619      	mov	r1, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003c2c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003c30:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	bfcc      	ite	gt
 8003c38:	2301      	movgt	r3, #1
 8003c3a:	2300      	movle	r3, #0
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	461c      	mov	r4, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003c40:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003c44:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	bfcc      	ite	gt
 8003c4c:	2301      	movgt	r3, #1
 8003c4e:	2300      	movle	r3, #0
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	f107 0008 	add.w	r0, r7, #8
 8003c56:	9303      	str	r3, [sp, #12]
 8003c58:	9402      	str	r4, [sp, #8]
 8003c5a:	9101      	str	r1, [sp, #4]
 8003c5c:	9200      	str	r2, [sp, #0]
 8003c5e:	4633      	mov	r3, r6
 8003c60:	462a      	mov	r2, r5
 8003c62:	496b      	ldr	r1, [pc, #428]	; (8003e10 <printRadioSettings+0x310>)
 8003c64:	f001 f89c 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003c68:	4b65      	ldr	r3, [pc, #404]	; (8003e00 <printRadioSettings+0x300>)
 8003c6a:	681c      	ldr	r4, [r3, #0]
 8003c6c:	f107 0308 	add.w	r3, r7, #8
 8003c70:	4618      	mov	r0, r3
 8003c72:	f7fc facd 	bl	8000210 <strlen>
 8003c76:	4603      	mov	r3, r0
 8003c78:	b29a      	uxth	r2, r3
 8003c7a:	f107 0108 	add.w	r1, r7, #8
 8003c7e:	230a      	movs	r3, #10
 8003c80:	4620      	mov	r0, r4
 8003c82:	f7ff f80e 	bl	8002ca2 <HAL_UART_Transmit>

	// Print Enabled RX Addresses
	reg8Val = NRF24_read_register(REG_EN_RXADDR);
 8003c86:	2002      	movs	r0, #2
 8003c88:	f7ff fcae 	bl	80035e8 <NRF24_read_register>
 8003c8c:	4603      	mov	r3, r0
 8003c8e:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003c92:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003c96:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	bfcc      	ite	gt
 8003c9e:	2301      	movgt	r3, #1
 8003ca0:	2300      	movle	r3, #0
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	461d      	mov	r5, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003ca6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003caa:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	bfcc      	ite	gt
 8003cb2:	2301      	movgt	r3, #1
 8003cb4:	2300      	movle	r3, #0
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	461e      	mov	r6, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003cba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003cbe:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	bfcc      	ite	gt
 8003cc6:	2301      	movgt	r3, #1
 8003cc8:	2300      	movle	r3, #0
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	461a      	mov	r2, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003cce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003cd2:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	bfcc      	ite	gt
 8003cda:	2301      	movgt	r3, #1
 8003cdc:	2300      	movle	r3, #0
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	4619      	mov	r1, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003ce2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003ce6:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	bfcc      	ite	gt
 8003cee:	2301      	movgt	r3, #1
 8003cf0:	2300      	movle	r3, #0
 8003cf2:	b2db      	uxtb	r3, r3
 8003cf4:	461c      	mov	r4, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8003cf6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003cfa:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	bfcc      	ite	gt
 8003d02:	2301      	movgt	r3, #1
 8003d04:	2300      	movle	r3, #0
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	f107 0008 	add.w	r0, r7, #8
 8003d0c:	9303      	str	r3, [sp, #12]
 8003d0e:	9402      	str	r4, [sp, #8]
 8003d10:	9101      	str	r1, [sp, #4]
 8003d12:	9200      	str	r2, [sp, #0]
 8003d14:	4633      	mov	r3, r6
 8003d16:	462a      	mov	r2, r5
 8003d18:	493e      	ldr	r1, [pc, #248]	; (8003e14 <printRadioSettings+0x314>)
 8003d1a:	f001 f841 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003d1e:	4b38      	ldr	r3, [pc, #224]	; (8003e00 <printRadioSettings+0x300>)
 8003d20:	681c      	ldr	r4, [r3, #0]
 8003d22:	f107 0308 	add.w	r3, r7, #8
 8003d26:	4618      	mov	r0, r3
 8003d28:	f7fc fa72 	bl	8000210 <strlen>
 8003d2c:	4603      	mov	r3, r0
 8003d2e:	b29a      	uxth	r2, r3
 8003d30:	f107 0108 	add.w	r1, r7, #8
 8003d34:	230a      	movs	r3, #10
 8003d36:	4620      	mov	r0, r4
 8003d38:	f7fe ffb3 	bl	8002ca2 <HAL_UART_Transmit>

	// Print Address Width
	reg8Val = NRF24_read_register(REG_SETUP_AW) & 0x03;
 8003d3c:	2003      	movs	r0, #3
 8003d3e:	f7ff fc53 	bl	80035e8 <NRF24_read_register>
 8003d42:	4603      	mov	r3, r0
 8003d44:	f003 0303 	and.w	r3, r3, #3
 8003d48:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val += 2;
 8003d4c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003d50:	3302      	adds	r3, #2
 8003d52:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8003d56:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 8003d5a:	f107 0308 	add.w	r3, r7, #8
 8003d5e:	492e      	ldr	r1, [pc, #184]	; (8003e18 <printRadioSettings+0x318>)
 8003d60:	4618      	mov	r0, r3
 8003d62:	f001 f81d 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003d66:	4b26      	ldr	r3, [pc, #152]	; (8003e00 <printRadioSettings+0x300>)
 8003d68:	681c      	ldr	r4, [r3, #0]
 8003d6a:	f107 0308 	add.w	r3, r7, #8
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7fc fa4e 	bl	8000210 <strlen>
 8003d74:	4603      	mov	r3, r0
 8003d76:	b29a      	uxth	r2, r3
 8003d78:	f107 0108 	add.w	r1, r7, #8
 8003d7c:	230a      	movs	r3, #10
 8003d7e:	4620      	mov	r0, r4
 8003d80:	f7fe ff8f 	bl	8002ca2 <HAL_UART_Transmit>

	// Print RF Channel
	reg8Val = NRF24_read_register(REG_RF_CH);
 8003d84:	2005      	movs	r0, #5
 8003d86:	f7ff fc2f 	bl	80035e8 <NRF24_read_register>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val & 0x7F);
 8003d90:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003d94:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8003d98:	f107 0308 	add.w	r3, r7, #8
 8003d9c:	491f      	ldr	r1, [pc, #124]	; (8003e1c <printRadioSettings+0x31c>)
 8003d9e:	4618      	mov	r0, r3
 8003da0:	f000 fffe 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003da4:	4b16      	ldr	r3, [pc, #88]	; (8003e00 <printRadioSettings+0x300>)
 8003da6:	681c      	ldr	r4, [r3, #0]
 8003da8:	f107 0308 	add.w	r3, r7, #8
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fc fa2f 	bl	8000210 <strlen>
 8003db2:	4603      	mov	r3, r0
 8003db4:	b29a      	uxth	r2, r3
 8003db6:	f107 0108 	add.w	r1, r7, #8
 8003dba:	230a      	movs	r3, #10
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	f7fe ff70 	bl	8002ca2 <HAL_UART_Transmit>

	// Print Data Rate And Power
	reg8Val = NRF24_read_register(REG_RF_SETUP);
 8003dc2:	2006      	movs	r0, #6
 8003dc4:	f7ff fc10 	bl	80035e8 <NRF24_read_register>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 8003dce:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003dd2:	f003 0308 	and.w	r3, r3, #8
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d024      	beq.n	8003e24 <printRadioSettings+0x324>
		sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 8003dda:	f107 0308 	add.w	r3, r7, #8
 8003dde:	4a10      	ldr	r2, [pc, #64]	; (8003e20 <printRadioSettings+0x320>)
 8003de0:	461c      	mov	r4, r3
 8003de2:	4615      	mov	r5, r2
 8003de4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003de6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003de8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003dec:	6020      	str	r0, [r4, #0]
 8003dee:	3404      	adds	r4, #4
 8003df0:	8021      	strh	r1, [r4, #0]
 8003df2:	3402      	adds	r4, #2
 8003df4:	0c0b      	lsrs	r3, r1, #16
 8003df6:	7023      	strb	r3, [r4, #0]
 8003df8:	e023      	b.n	8003e42 <printRadioSettings+0x342>
 8003dfa:	bf00      	nop
 8003dfc:	080055c4 	.word	0x080055c4
 8003e00:	200000a8 	.word	0x200000a8
 8003e04:	080055f8 	.word	0x080055f8
 8003e08:	08005614 	.word	0x08005614
 8003e0c:	08005630 	.word	0x08005630
 8003e10:	08005644 	.word	0x08005644
 8003e14:	08005688 	.word	0x08005688
 8003e18:	080056d4 	.word	0x080056d4
 8003e1c:	080056f0 	.word	0x080056f0
 8003e20:	08005704 	.word	0x08005704
	else
		sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 8003e24:	f107 0308 	add.w	r3, r7, #8
 8003e28:	4a2a      	ldr	r2, [pc, #168]	; (8003ed4 <printRadioSettings+0x3d4>)
 8003e2a:	461c      	mov	r4, r3
 8003e2c:	4615      	mov	r5, r2
 8003e2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e32:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003e36:	6020      	str	r0, [r4, #0]
 8003e38:	3404      	adds	r4, #4
 8003e3a:	8021      	strh	r1, [r4, #0]
 8003e3c:	3402      	adds	r4, #2
 8003e3e:	0c0b      	lsrs	r3, r1, #16
 8003e40:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003e42:	4b25      	ldr	r3, [pc, #148]	; (8003ed8 <printRadioSettings+0x3d8>)
 8003e44:	681c      	ldr	r4, [r3, #0]
 8003e46:	f107 0308 	add.w	r3, r7, #8
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	f7fc f9e0 	bl	8000210 <strlen>
 8003e50:	4603      	mov	r3, r0
 8003e52:	b29a      	uxth	r2, r3
 8003e54:	f107 0108 	add.w	r1, r7, #8
 8003e58:	230a      	movs	r3, #10
 8003e5a:	4620      	mov	r0, r4
 8003e5c:	f7fe ff21 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val &= (3 << 1);
 8003e60:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003e64:	f003 0306 	and.w	r3, r3, #6
 8003e68:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val >> 1);
 8003e6c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003e70:	085b      	lsrs	r3, r3, #1
 8003e72:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0)
 8003e76:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d109      	bne.n	8003e92 <printRadioSettings+0x392>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 8003e7e:	f107 0308 	add.w	r3, r7, #8
 8003e82:	4a16      	ldr	r2, [pc, #88]	; (8003edc <printRadioSettings+0x3dc>)
 8003e84:	461c      	mov	r4, r3
 8003e86:	4615      	mov	r5, r2
 8003e88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003e8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e8c:	682b      	ldr	r3, [r5, #0]
 8003e8e:	6023      	str	r3, [r4, #0]
 8003e90:	e03b      	b.n	8003f0a <printRadioSettings+0x40a>
	else if(reg8Val == 1)
 8003e92:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003e96:	2b01      	cmp	r3, #1
 8003e98:	d109      	bne.n	8003eae <printRadioSettings+0x3ae>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 8003e9a:	f107 0308 	add.w	r3, r7, #8
 8003e9e:	4a10      	ldr	r2, [pc, #64]	; (8003ee0 <printRadioSettings+0x3e0>)
 8003ea0:	461c      	mov	r4, r3
 8003ea2:	4615      	mov	r5, r2
 8003ea4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ea6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ea8:	682b      	ldr	r3, [r5, #0]
 8003eaa:	6023      	str	r3, [r4, #0]
 8003eac:	e02d      	b.n	8003f0a <printRadioSettings+0x40a>
	else if(reg8Val == 2)
 8003eae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003eb2:	2b02      	cmp	r3, #2
 8003eb4:	d118      	bne.n	8003ee8 <printRadioSettings+0x3e8>
		sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 8003eb6:	f107 0308 	add.w	r3, r7, #8
 8003eba:	4a0a      	ldr	r2, [pc, #40]	; (8003ee4 <printRadioSettings+0x3e4>)
 8003ebc:	461c      	mov	r4, r3
 8003ebe:	4615      	mov	r5, r2
 8003ec0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003ec2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003ec4:	682b      	ldr	r3, [r5, #0]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	8022      	strh	r2, [r4, #0]
 8003eca:	3402      	adds	r4, #2
 8003ecc:	0c1b      	lsrs	r3, r3, #16
 8003ece:	7023      	strb	r3, [r4, #0]
 8003ed0:	e01b      	b.n	8003f0a <printRadioSettings+0x40a>
 8003ed2:	bf00      	nop
 8003ed4:	0800571c 	.word	0x0800571c
 8003ed8:	200000a8 	.word	0x200000a8
 8003edc:	08005734 	.word	0x08005734
 8003ee0:	08005748 	.word	0x08005748
 8003ee4:	0800575c 	.word	0x0800575c
	else if(reg8Val == 3)
 8003ee8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003eec:	2b03      	cmp	r3, #3
 8003eee:	d10c      	bne.n	8003f0a <printRadioSettings+0x40a>
		sprintf(uartTxBuf, "RF_PWR:\r\n		 0dB \r\n");
 8003ef0:	f107 0308 	add.w	r3, r7, #8
 8003ef4:	4ad3      	ldr	r2, [pc, #844]	; (8004244 <printRadioSettings+0x744>)
 8003ef6:	461c      	mov	r4, r3
 8003ef8:	4615      	mov	r5, r2
 8003efa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003efc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003efe:	682b      	ldr	r3, [r5, #0]
 8003f00:	461a      	mov	r2, r3
 8003f02:	8022      	strh	r2, [r4, #0]
 8003f04:	3402      	adds	r4, #2
 8003f06:	0c1b      	lsrs	r3, r3, #16
 8003f08:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003f0a:	4bcf      	ldr	r3, [pc, #828]	; (8004248 <printRadioSettings+0x748>)
 8003f0c:	681c      	ldr	r4, [r3, #0]
 8003f0e:	f107 0308 	add.w	r3, r7, #8
 8003f12:	4618      	mov	r0, r3
 8003f14:	f7fc f97c 	bl	8000210 <strlen>
 8003f18:	4603      	mov	r3, r0
 8003f1a:	b29a      	uxth	r2, r3
 8003f1c:	f107 0108 	add.w	r1, r7, #8
 8003f20:	230a      	movs	r3, #10
 8003f22:	4620      	mov	r0, r4
 8003f24:	f7fe febd 	bl	8002ca2 <HAL_UART_Transmit>

	// Print RX Pipes Addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(REG_RX_ADDR_P0, pipeAddrs, 5);
 8003f28:	463b      	mov	r3, r7
 8003f2a:	2205      	movs	r2, #5
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	200a      	movs	r0, #10
 8003f30:	f7ff fb82 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8003f34:	793b      	ldrb	r3, [r7, #4]
 8003f36:	461c      	mov	r4, r3
 8003f38:	78fb      	ldrb	r3, [r7, #3]
 8003f3a:	461d      	mov	r5, r3
 8003f3c:	78bb      	ldrb	r3, [r7, #2]
 8003f3e:	787a      	ldrb	r2, [r7, #1]
 8003f40:	7839      	ldrb	r1, [r7, #0]
 8003f42:	f107 0008 	add.w	r0, r7, #8
 8003f46:	9102      	str	r1, [sp, #8]
 8003f48:	9201      	str	r2, [sp, #4]
 8003f4a:	9300      	str	r3, [sp, #0]
 8003f4c:	462b      	mov	r3, r5
 8003f4e:	4622      	mov	r2, r4
 8003f50:	49be      	ldr	r1, [pc, #760]	; (800424c <printRadioSettings+0x74c>)
 8003f52:	f000 ff25 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003f56:	4bbc      	ldr	r3, [pc, #752]	; (8004248 <printRadioSettings+0x748>)
 8003f58:	681c      	ldr	r4, [r3, #0]
 8003f5a:	f107 0308 	add.w	r3, r7, #8
 8003f5e:	4618      	mov	r0, r3
 8003f60:	f7fc f956 	bl	8000210 <strlen>
 8003f64:	4603      	mov	r3, r0
 8003f66:	b29a      	uxth	r2, r3
 8003f68:	f107 0108 	add.w	r1, r7, #8
 8003f6c:	230a      	movs	r3, #10
 8003f6e:	4620      	mov	r0, r4
 8003f70:	f7fe fe97 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_RX_ADDR_P1, pipeAddrs, 5);
 8003f74:	463b      	mov	r3, r7
 8003f76:	2205      	movs	r2, #5
 8003f78:	4619      	mov	r1, r3
 8003f7a:	200b      	movs	r0, #11
 8003f7c:	f7ff fb5c 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8003f80:	793b      	ldrb	r3, [r7, #4]
 8003f82:	461c      	mov	r4, r3
 8003f84:	78fb      	ldrb	r3, [r7, #3]
 8003f86:	461d      	mov	r5, r3
 8003f88:	78bb      	ldrb	r3, [r7, #2]
 8003f8a:	787a      	ldrb	r2, [r7, #1]
 8003f8c:	7839      	ldrb	r1, [r7, #0]
 8003f8e:	f107 0008 	add.w	r0, r7, #8
 8003f92:	9102      	str	r1, [sp, #8]
 8003f94:	9201      	str	r2, [sp, #4]
 8003f96:	9300      	str	r3, [sp, #0]
 8003f98:	462b      	mov	r3, r5
 8003f9a:	4622      	mov	r2, r4
 8003f9c:	49ac      	ldr	r1, [pc, #688]	; (8004250 <printRadioSettings+0x750>)
 8003f9e:	f000 feff 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003fa2:	4ba9      	ldr	r3, [pc, #676]	; (8004248 <printRadioSettings+0x748>)
 8003fa4:	681c      	ldr	r4, [r3, #0]
 8003fa6:	f107 0308 	add.w	r3, r7, #8
 8003faa:	4618      	mov	r0, r3
 8003fac:	f7fc f930 	bl	8000210 <strlen>
 8003fb0:	4603      	mov	r3, r0
 8003fb2:	b29a      	uxth	r2, r3
 8003fb4:	f107 0108 	add.w	r1, r7, #8
 8003fb8:	230a      	movs	r3, #10
 8003fba:	4620      	mov	r0, r4
 8003fbc:	f7fe fe71 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_RX_ADDR_P2, pipeAddrs, 1);
 8003fc0:	463b      	mov	r3, r7
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	4619      	mov	r1, r3
 8003fc6:	200c      	movs	r0, #12
 8003fc8:	f7ff fb36 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8003fcc:	783b      	ldrb	r3, [r7, #0]
 8003fce:	461a      	mov	r2, r3
 8003fd0:	f107 0308 	add.w	r3, r7, #8
 8003fd4:	499f      	ldr	r1, [pc, #636]	; (8004254 <printRadioSettings+0x754>)
 8003fd6:	4618      	mov	r0, r3
 8003fd8:	f000 fee2 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003fdc:	4b9a      	ldr	r3, [pc, #616]	; (8004248 <printRadioSettings+0x748>)
 8003fde:	681c      	ldr	r4, [r3, #0]
 8003fe0:	f107 0308 	add.w	r3, r7, #8
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	f7fc f913 	bl	8000210 <strlen>
 8003fea:	4603      	mov	r3, r0
 8003fec:	b29a      	uxth	r2, r3
 8003fee:	f107 0108 	add.w	r1, r7, #8
 8003ff2:	230a      	movs	r3, #10
 8003ff4:	4620      	mov	r0, r4
 8003ff6:	f7fe fe54 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_RX_ADDR_P3, pipeAddrs, 1);
 8003ffa:	463b      	mov	r3, r7
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	4619      	mov	r1, r3
 8004000:	200d      	movs	r0, #13
 8004002:	f7ff fb19 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004006:	783b      	ldrb	r3, [r7, #0]
 8004008:	461a      	mov	r2, r3
 800400a:	f107 0308 	add.w	r3, r7, #8
 800400e:	4992      	ldr	r1, [pc, #584]	; (8004258 <printRadioSettings+0x758>)
 8004010:	4618      	mov	r0, r3
 8004012:	f000 fec5 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004016:	4b8c      	ldr	r3, [pc, #560]	; (8004248 <printRadioSettings+0x748>)
 8004018:	681c      	ldr	r4, [r3, #0]
 800401a:	f107 0308 	add.w	r3, r7, #8
 800401e:	4618      	mov	r0, r3
 8004020:	f7fc f8f6 	bl	8000210 <strlen>
 8004024:	4603      	mov	r3, r0
 8004026:	b29a      	uxth	r2, r3
 8004028:	f107 0108 	add.w	r1, r7, #8
 800402c:	230a      	movs	r3, #10
 800402e:	4620      	mov	r0, r4
 8004030:	f7fe fe37 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_RX_ADDR_P4, pipeAddrs, 1);
 8004034:	463b      	mov	r3, r7
 8004036:	2201      	movs	r2, #1
 8004038:	4619      	mov	r1, r3
 800403a:	200e      	movs	r0, #14
 800403c:	f7ff fafc 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8004040:	783b      	ldrb	r3, [r7, #0]
 8004042:	461a      	mov	r2, r3
 8004044:	f107 0308 	add.w	r3, r7, #8
 8004048:	4984      	ldr	r1, [pc, #528]	; (800425c <printRadioSettings+0x75c>)
 800404a:	4618      	mov	r0, r3
 800404c:	f000 fea8 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004050:	4b7d      	ldr	r3, [pc, #500]	; (8004248 <printRadioSettings+0x748>)
 8004052:	681c      	ldr	r4, [r3, #0]
 8004054:	f107 0308 	add.w	r3, r7, #8
 8004058:	4618      	mov	r0, r3
 800405a:	f7fc f8d9 	bl	8000210 <strlen>
 800405e:	4603      	mov	r3, r0
 8004060:	b29a      	uxth	r2, r3
 8004062:	f107 0108 	add.w	r1, r7, #8
 8004066:	230a      	movs	r3, #10
 8004068:	4620      	mov	r0, r4
 800406a:	f7fe fe1a 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_RX_ADDR_P5, pipeAddrs, 1);
 800406e:	463b      	mov	r3, r7
 8004070:	2201      	movs	r2, #1
 8004072:	4619      	mov	r1, r3
 8004074:	200f      	movs	r0, #15
 8004076:	f7ff fadf 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800407a:	783b      	ldrb	r3, [r7, #0]
 800407c:	461a      	mov	r2, r3
 800407e:	f107 0308 	add.w	r3, r7, #8
 8004082:	4977      	ldr	r1, [pc, #476]	; (8004260 <printRadioSettings+0x760>)
 8004084:	4618      	mov	r0, r3
 8004086:	f000 fe8b 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800408a:	4b6f      	ldr	r3, [pc, #444]	; (8004248 <printRadioSettings+0x748>)
 800408c:	681c      	ldr	r4, [r3, #0]
 800408e:	f107 0308 	add.w	r3, r7, #8
 8004092:	4618      	mov	r0, r3
 8004094:	f7fc f8bc 	bl	8000210 <strlen>
 8004098:	4603      	mov	r3, r0
 800409a:	b29a      	uxth	r2, r3
 800409c:	f107 0108 	add.w	r1, r7, #8
 80040a0:	230a      	movs	r3, #10
 80040a2:	4620      	mov	r0, r4
 80040a4:	f7fe fdfd 	bl	8002ca2 <HAL_UART_Transmit>

	NRF24_read_registerN(REG_TX_ADDR, pipeAddrs, 5);
 80040a8:	463b      	mov	r3, r7
 80040aa:	2205      	movs	r2, #5
 80040ac:	4619      	mov	r1, r3
 80040ae:	2010      	movs	r0, #16
 80040b0:	f7ff fac2 	bl	8003638 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80040b4:	793b      	ldrb	r3, [r7, #4]
 80040b6:	461c      	mov	r4, r3
 80040b8:	78fb      	ldrb	r3, [r7, #3]
 80040ba:	461d      	mov	r5, r3
 80040bc:	78bb      	ldrb	r3, [r7, #2]
 80040be:	787a      	ldrb	r2, [r7, #1]
 80040c0:	7839      	ldrb	r1, [r7, #0]
 80040c2:	f107 0008 	add.w	r0, r7, #8
 80040c6:	9102      	str	r1, [sp, #8]
 80040c8:	9201      	str	r2, [sp, #4]
 80040ca:	9300      	str	r3, [sp, #0]
 80040cc:	462b      	mov	r3, r5
 80040ce:	4622      	mov	r2, r4
 80040d0:	4964      	ldr	r1, [pc, #400]	; (8004264 <printRadioSettings+0x764>)
 80040d2:	f000 fe65 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80040d6:	4b5c      	ldr	r3, [pc, #368]	; (8004248 <printRadioSettings+0x748>)
 80040d8:	681c      	ldr	r4, [r3, #0]
 80040da:	f107 0308 	add.w	r3, r7, #8
 80040de:	4618      	mov	r0, r3
 80040e0:	f7fc f896 	bl	8000210 <strlen>
 80040e4:	4603      	mov	r3, r0
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	f107 0108 	add.w	r1, r7, #8
 80040ec:	230a      	movs	r3, #10
 80040ee:	4620      	mov	r0, r4
 80040f0:	f7fe fdd7 	bl	8002ca2 <HAL_UART_Transmit>

	// Print RX Payload Width In Each Pipe
	reg8Val = NRF24_read_register(REG_RX_PW_P0);
 80040f4:	2011      	movs	r0, #17
 80040f6:	f7ff fa77 	bl	80035e8 <NRF24_read_register>
 80040fa:	4603      	mov	r3, r0
 80040fc:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8004100:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004104:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004108:	f107 0308 	add.w	r3, r7, #8
 800410c:	4956      	ldr	r1, [pc, #344]	; (8004268 <printRadioSettings+0x768>)
 800410e:	4618      	mov	r0, r3
 8004110:	f000 fe46 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004114:	4b4c      	ldr	r3, [pc, #304]	; (8004248 <printRadioSettings+0x748>)
 8004116:	681c      	ldr	r4, [r3, #0]
 8004118:	f107 0308 	add.w	r3, r7, #8
 800411c:	4618      	mov	r0, r3
 800411e:	f7fc f877 	bl	8000210 <strlen>
 8004122:	4603      	mov	r3, r0
 8004124:	b29a      	uxth	r2, r3
 8004126:	f107 0108 	add.w	r1, r7, #8
 800412a:	230a      	movs	r3, #10
 800412c:	4620      	mov	r0, r4
 800412e:	f7fe fdb8 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(REG_RX_PW_P1);
 8004132:	2012      	movs	r0, #18
 8004134:	f7ff fa58 	bl	80035e8 <NRF24_read_register>
 8004138:	4603      	mov	r3, r0
 800413a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 800413e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004142:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004146:	f107 0308 	add.w	r3, r7, #8
 800414a:	4948      	ldr	r1, [pc, #288]	; (800426c <printRadioSettings+0x76c>)
 800414c:	4618      	mov	r0, r3
 800414e:	f000 fe27 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004152:	4b3d      	ldr	r3, [pc, #244]	; (8004248 <printRadioSettings+0x748>)
 8004154:	681c      	ldr	r4, [r3, #0]
 8004156:	f107 0308 	add.w	r3, r7, #8
 800415a:	4618      	mov	r0, r3
 800415c:	f7fc f858 	bl	8000210 <strlen>
 8004160:	4603      	mov	r3, r0
 8004162:	b29a      	uxth	r2, r3
 8004164:	f107 0108 	add.w	r1, r7, #8
 8004168:	230a      	movs	r3, #10
 800416a:	4620      	mov	r0, r4
 800416c:	f7fe fd99 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(REG_RX_PW_P2);
 8004170:	2013      	movs	r0, #19
 8004172:	f7ff fa39 	bl	80035e8 <NRF24_read_register>
 8004176:	4603      	mov	r3, r0
 8004178:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 800417c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004180:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004184:	f107 0308 	add.w	r3, r7, #8
 8004188:	4939      	ldr	r1, [pc, #228]	; (8004270 <printRadioSettings+0x770>)
 800418a:	4618      	mov	r0, r3
 800418c:	f000 fe08 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004190:	4b2d      	ldr	r3, [pc, #180]	; (8004248 <printRadioSettings+0x748>)
 8004192:	681c      	ldr	r4, [r3, #0]
 8004194:	f107 0308 	add.w	r3, r7, #8
 8004198:	4618      	mov	r0, r3
 800419a:	f7fc f839 	bl	8000210 <strlen>
 800419e:	4603      	mov	r3, r0
 80041a0:	b29a      	uxth	r2, r3
 80041a2:	f107 0108 	add.w	r1, r7, #8
 80041a6:	230a      	movs	r3, #10
 80041a8:	4620      	mov	r0, r4
 80041aa:	f7fe fd7a 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(REG_RX_PW_P3);
 80041ae:	2014      	movs	r0, #20
 80041b0:	f7ff fa1a 	bl	80035e8 <NRF24_read_register>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 80041ba:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80041be:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80041c2:	f107 0308 	add.w	r3, r7, #8
 80041c6:	492b      	ldr	r1, [pc, #172]	; (8004274 <printRadioSettings+0x774>)
 80041c8:	4618      	mov	r0, r3
 80041ca:	f000 fde9 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80041ce:	4b1e      	ldr	r3, [pc, #120]	; (8004248 <printRadioSettings+0x748>)
 80041d0:	681c      	ldr	r4, [r3, #0]
 80041d2:	f107 0308 	add.w	r3, r7, #8
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7fc f81a 	bl	8000210 <strlen>
 80041dc:	4603      	mov	r3, r0
 80041de:	b29a      	uxth	r2, r3
 80041e0:	f107 0108 	add.w	r1, r7, #8
 80041e4:	230a      	movs	r3, #10
 80041e6:	4620      	mov	r0, r4
 80041e8:	f7fe fd5b 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(REG_RX_PW_P4);
 80041ec:	2015      	movs	r0, #21
 80041ee:	f7ff f9fb 	bl	80035e8 <NRF24_read_register>
 80041f2:	4603      	mov	r3, r0
 80041f4:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 80041f8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80041fc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004200:	f107 0308 	add.w	r3, r7, #8
 8004204:	491c      	ldr	r1, [pc, #112]	; (8004278 <printRadioSettings+0x778>)
 8004206:	4618      	mov	r0, r3
 8004208:	f000 fdca 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800420c:	4b0e      	ldr	r3, [pc, #56]	; (8004248 <printRadioSettings+0x748>)
 800420e:	681c      	ldr	r4, [r3, #0]
 8004210:	f107 0308 	add.w	r3, r7, #8
 8004214:	4618      	mov	r0, r3
 8004216:	f7fb fffb 	bl	8000210 <strlen>
 800421a:	4603      	mov	r3, r0
 800421c:	b29a      	uxth	r2, r3
 800421e:	f107 0108 	add.w	r1, r7, #8
 8004222:	230a      	movs	r3, #10
 8004224:	4620      	mov	r0, r4
 8004226:	f7fe fd3c 	bl	8002ca2 <HAL_UART_Transmit>

	reg8Val = NRF24_read_register(REG_RX_PW_P5);
 800422a:	2016      	movs	r0, #22
 800422c:	f7ff f9dc 	bl	80035e8 <NRF24_read_register>
 8004230:	4603      	mov	r3, r0
 8004232:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val & 0x3F);
 8004236:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800423a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800423e:	f107 0308 	add.w	r3, r7, #8
 8004242:	e01b      	b.n	800427c <printRadioSettings+0x77c>
 8004244:	08005770 	.word	0x08005770
 8004248:	200000a8 	.word	0x200000a8
 800424c:	08005784 	.word	0x08005784
 8004250:	080057b4 	.word	0x080057b4
 8004254:	080057e4 	.word	0x080057e4
 8004258:	0800580c 	.word	0x0800580c
 800425c:	08005834 	.word	0x08005834
 8004260:	0800585c 	.word	0x0800585c
 8004264:	08005884 	.word	0x08005884
 8004268:	080058b0 	.word	0x080058b0
 800426c:	080058cc 	.word	0x080058cc
 8004270:	080058e8 	.word	0x080058e8
 8004274:	08005904 	.word	0x08005904
 8004278:	08005920 	.word	0x08005920
 800427c:	497b      	ldr	r1, [pc, #492]	; (800446c <printRadioSettings+0x96c>)
 800427e:	4618      	mov	r0, r3
 8004280:	f000 fd8e 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004284:	4b7a      	ldr	r3, [pc, #488]	; (8004470 <printRadioSettings+0x970>)
 8004286:	681c      	ldr	r4, [r3, #0]
 8004288:	f107 0308 	add.w	r3, r7, #8
 800428c:	4618      	mov	r0, r3
 800428e:	f7fb ffbf 	bl	8000210 <strlen>
 8004292:	4603      	mov	r3, r0
 8004294:	b29a      	uxth	r2, r3
 8004296:	f107 0108 	add.w	r1, r7, #8
 800429a:	230a      	movs	r3, #10
 800429c:	4620      	mov	r0, r4
 800429e:	f7fe fd00 	bl	8002ca2 <HAL_UART_Transmit>

	// Print Dynamic Payload Enable For Each Pipe
	reg8Val = NRF24_read_register(REG_DYNPD);
 80042a2:	201c      	movs	r0, #28
 80042a4:	f7ff f9a0 	bl	80035e8 <NRF24_read_register>
 80042a8:	4603      	mov	r3, r0
 80042aa:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80042ae:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042b2:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	bfcc      	ite	gt
 80042ba:	2301      	movgt	r3, #1
 80042bc:	2300      	movle	r3, #0
 80042be:	b2db      	uxtb	r3, r3
 80042c0:	461d      	mov	r5, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80042c2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042c6:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	bfcc      	ite	gt
 80042ce:	2301      	movgt	r3, #1
 80042d0:	2300      	movle	r3, #0
 80042d2:	b2db      	uxtb	r3, r3
 80042d4:	461e      	mov	r6, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80042d6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042da:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042de:	2b00      	cmp	r3, #0
 80042e0:	bfcc      	ite	gt
 80042e2:	2301      	movgt	r3, #1
 80042e4:	2300      	movle	r3, #0
 80042e6:	b2db      	uxtb	r3, r3
 80042e8:	461a      	mov	r2, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80042ea:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80042ee:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	bfcc      	ite	gt
 80042f6:	2301      	movgt	r3, #1
 80042f8:	2300      	movle	r3, #0
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	4619      	mov	r1, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 80042fe:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004302:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8004306:	2b00      	cmp	r3, #0
 8004308:	bfcc      	ite	gt
 800430a:	2301      	movgt	r3, #1
 800430c:	2300      	movle	r3, #0
 800430e:	b2db      	uxtb	r3, r3
 8004310:	461c      	mov	r4, r3
	_BOOL(reg8Val & (1 << 0)), _BOOL(reg8Val & (1 << 1)), _BOOL(reg8Val & (1 << 2)), _BOOL(reg8Val & (1 << 3)), _BOOL(reg8Val & (1 << 4)), _BOOL(reg8Val & (1 << 5)));
 8004312:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004316:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800431a:	2b00      	cmp	r3, #0
 800431c:	bfcc      	ite	gt
 800431e:	2301      	movgt	r3, #1
 8004320:	2300      	movle	r3, #0
 8004322:	b2db      	uxtb	r3, r3
 8004324:	f107 0008 	add.w	r0, r7, #8
 8004328:	9303      	str	r3, [sp, #12]
 800432a:	9402      	str	r4, [sp, #8]
 800432c:	9101      	str	r1, [sp, #4]
 800432e:	9200      	str	r2, [sp, #0]
 8004330:	4633      	mov	r3, r6
 8004332:	462a      	mov	r2, r5
 8004334:	494f      	ldr	r1, [pc, #316]	; (8004474 <printRadioSettings+0x974>)
 8004336:	f000 fd33 	bl	8004da0 <siprintf>
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800433a:	4b4d      	ldr	r3, [pc, #308]	; (8004470 <printRadioSettings+0x970>)
 800433c:	681c      	ldr	r4, [r3, #0]
 800433e:	f107 0308 	add.w	r3, r7, #8
 8004342:	4618      	mov	r0, r3
 8004344:	f7fb ff64 	bl	8000210 <strlen>
 8004348:	4603      	mov	r3, r0
 800434a:	b29a      	uxth	r2, r3
 800434c:	f107 0108 	add.w	r1, r7, #8
 8004350:	230a      	movs	r3, #10
 8004352:	4620      	mov	r0, r4
 8004354:	f7fe fca5 	bl	8002ca2 <HAL_UART_Transmit>

	// Print If Dynamic Payload Feature Is Enabled
	reg8Val = NRF24_read_register(REG_FEATURE);
 8004358:	201d      	movs	r0, #29
 800435a:	f7ff f945 	bl	80035e8 <NRF24_read_register>
 800435e:	4603      	mov	r3, r0
 8004360:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8004364:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8004368:	f003 0304 	and.w	r3, r3, #4
 800436c:	2b00      	cmp	r3, #0
 800436e:	d00c      	beq.n	800438a <printRadioSettings+0x88a>
 8004370:	f107 0308 	add.w	r3, r7, #8
 8004374:	4a40      	ldr	r2, [pc, #256]	; (8004478 <printRadioSettings+0x978>)
 8004376:	461c      	mov	r4, r3
 8004378:	4615      	mov	r5, r2
 800437a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800437c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800437e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8004382:	6020      	str	r0, [r4, #0]
 8004384:	3404      	adds	r4, #4
 8004386:	8021      	strh	r1, [r4, #0]
 8004388:	e00e      	b.n	80043a8 <printRadioSettings+0x8a8>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 800438a:	f107 0308 	add.w	r3, r7, #8
 800438e:	4a3b      	ldr	r2, [pc, #236]	; (800447c <printRadioSettings+0x97c>)
 8004390:	461c      	mov	r4, r3
 8004392:	4615      	mov	r5, r2
 8004394:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004396:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004398:	e895 0003 	ldmia.w	r5, {r0, r1}
 800439c:	6020      	str	r0, [r4, #0]
 800439e:	3404      	adds	r4, #4
 80043a0:	8021      	strh	r1, [r4, #0]
 80043a2:	3402      	adds	r4, #2
 80043a4:	0c0b      	lsrs	r3, r1, #16
 80043a6:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80043a8:	4b31      	ldr	r3, [pc, #196]	; (8004470 <printRadioSettings+0x970>)
 80043aa:	681c      	ldr	r4, [r3, #0]
 80043ac:	f107 0308 	add.w	r3, r7, #8
 80043b0:	4618      	mov	r0, r3
 80043b2:	f7fb ff2d 	bl	8000210 <strlen>
 80043b6:	4603      	mov	r3, r0
 80043b8:	b29a      	uxth	r2, r3
 80043ba:	f107 0108 	add.w	r1, r7, #8
 80043be:	230a      	movs	r3, #10
 80043c0:	4620      	mov	r0, r4
 80043c2:	f7fe fc6e 	bl	8002ca2 <HAL_UART_Transmit>

	// Print If ACK Payload Feature Is Enabled
	if(reg8Val & (1 << 1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 80043c6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d00b      	beq.n	80043ea <printRadioSettings+0x8ea>
 80043d2:	f107 0308 	add.w	r3, r7, #8
 80043d6:	4a2a      	ldr	r2, [pc, #168]	; (8004480 <printRadioSettings+0x980>)
 80043d8:	461c      	mov	r4, r3
 80043da:	4615      	mov	r5, r2
 80043dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043e0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80043e4:	c403      	stmia	r4!, {r0, r1}
 80043e6:	8022      	strh	r2, [r4, #0]
 80043e8:	e00d      	b.n	8004406 <printRadioSettings+0x906>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 80043ea:	f107 0308 	add.w	r3, r7, #8
 80043ee:	4a25      	ldr	r2, [pc, #148]	; (8004484 <printRadioSettings+0x984>)
 80043f0:	461c      	mov	r4, r3
 80043f2:	4615      	mov	r5, r2
 80043f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80043f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80043f8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80043fc:	c403      	stmia	r4!, {r0, r1}
 80043fe:	8022      	strh	r2, [r4, #0]
 8004400:	3402      	adds	r4, #2
 8004402:	0c13      	lsrs	r3, r2, #16
 8004404:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004406:	4b1a      	ldr	r3, [pc, #104]	; (8004470 <printRadioSettings+0x970>)
 8004408:	681c      	ldr	r4, [r3, #0]
 800440a:	f107 0308 	add.w	r3, r7, #8
 800440e:	4618      	mov	r0, r3
 8004410:	f7fb fefe 	bl	8000210 <strlen>
 8004414:	4603      	mov	r3, r0
 8004416:	b29a      	uxth	r2, r3
 8004418:	f107 0108 	add.w	r1, r7, #8
 800441c:	230a      	movs	r3, #10
 800441e:	4620      	mov	r0, r4
 8004420:	f7fe fc3f 	bl	8002ca2 <HAL_UART_Transmit>

	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8004424:	f107 0308 	add.w	r3, r7, #8
 8004428:	4a17      	ldr	r2, [pc, #92]	; (8004488 <printRadioSettings+0x988>)
 800442a:	461c      	mov	r4, r3
 800442c:	4615      	mov	r5, r2
 800442e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004430:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004434:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004436:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004438:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800443a:	682b      	ldr	r3, [r5, #0]
 800443c:	461a      	mov	r2, r3
 800443e:	8022      	strh	r2, [r4, #0]
 8004440:	3402      	adds	r4, #2
 8004442:	0c1b      	lsrs	r3, r3, #16
 8004444:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8004446:	4b0a      	ldr	r3, [pc, #40]	; (8004470 <printRadioSettings+0x970>)
 8004448:	681c      	ldr	r4, [r3, #0]
 800444a:	f107 0308 	add.w	r3, r7, #8
 800444e:	4618      	mov	r0, r3
 8004450:	f7fb fede 	bl	8000210 <strlen>
 8004454:	4603      	mov	r3, r0
 8004456:	b29a      	uxth	r2, r3
 8004458:	f107 0108 	add.w	r1, r7, #8
 800445c:	230a      	movs	r3, #10
 800445e:	4620      	mov	r0, r4
 8004460:	f7fe fc1f 	bl	8002ca2 <HAL_UART_Transmit>
}
 8004464:	bf00      	nop
 8004466:	3774      	adds	r7, #116	; 0x74
 8004468:	46bd      	mov	sp, r7
 800446a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800446c:	0800593c 	.word	0x0800593c
 8004470:	200000a8 	.word	0x200000a8
 8004474:	08005958 	.word	0x08005958
 8004478:	080059a4 	.word	0x080059a4
 800447c:	080059bc 	.word	0x080059bc
 8004480:	080059d4 	.word	0x080059d4
 8004484:	080059f0 	.word	0x080059f0
 8004488:	080055c4 	.word	0x080055c4

0800448c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b08a      	sub	sp, #40	; 0x28
 8004490:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004492:	f107 0314 	add.w	r3, r7, #20
 8004496:	2200      	movs	r2, #0
 8004498:	601a      	str	r2, [r3, #0]
 800449a:	605a      	str	r2, [r3, #4]
 800449c:	609a      	str	r2, [r3, #8]
 800449e:	60da      	str	r2, [r3, #12]
 80044a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80044a2:	2300      	movs	r3, #0
 80044a4:	613b      	str	r3, [r7, #16]
 80044a6:	4b37      	ldr	r3, [pc, #220]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044aa:	4a36      	ldr	r2, [pc, #216]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044ac:	f043 0304 	orr.w	r3, r3, #4
 80044b0:	6313      	str	r3, [r2, #48]	; 0x30
 80044b2:	4b34      	ldr	r3, [pc, #208]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044b6:	f003 0304 	and.w	r3, r3, #4
 80044ba:	613b      	str	r3, [r7, #16]
 80044bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80044be:	2300      	movs	r3, #0
 80044c0:	60fb      	str	r3, [r7, #12]
 80044c2:	4b30      	ldr	r3, [pc, #192]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	4a2f      	ldr	r2, [pc, #188]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044cc:	6313      	str	r3, [r2, #48]	; 0x30
 80044ce:	4b2d      	ldr	r3, [pc, #180]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d6:	60fb      	str	r3, [r7, #12]
 80044d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044da:	2300      	movs	r3, #0
 80044dc:	60bb      	str	r3, [r7, #8]
 80044de:	4b29      	ldr	r3, [pc, #164]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e2:	4a28      	ldr	r2, [pc, #160]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044e4:	f043 0301 	orr.w	r3, r3, #1
 80044e8:	6313      	str	r3, [r2, #48]	; 0x30
 80044ea:	4b26      	ldr	r3, [pc, #152]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044ee:	f003 0301 	and.w	r3, r3, #1
 80044f2:	60bb      	str	r3, [r7, #8]
 80044f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044f6:	2300      	movs	r3, #0
 80044f8:	607b      	str	r3, [r7, #4]
 80044fa:	4b22      	ldr	r3, [pc, #136]	; (8004584 <MX_GPIO_Init+0xf8>)
 80044fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fe:	4a21      	ldr	r2, [pc, #132]	; (8004584 <MX_GPIO_Init+0xf8>)
 8004500:	f043 0302 	orr.w	r3, r3, #2
 8004504:	6313      	str	r3, [r2, #48]	; 0x30
 8004506:	4b1f      	ldr	r3, [pc, #124]	; (8004584 <MX_GPIO_Init+0xf8>)
 8004508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800450a:	f003 0302 	and.w	r3, r3, #2
 800450e:	607b      	str	r3, [r7, #4]
 8004510:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004512:	2200      	movs	r2, #0
 8004514:	2120      	movs	r1, #32
 8004516:	481c      	ldr	r0, [pc, #112]	; (8004588 <MX_GPIO_Init+0xfc>)
 8004518:	f7fc fb5e 	bl	8000bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 800451c:	2200      	movs	r2, #0
 800451e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8004522:	481a      	ldr	r0, [pc, #104]	; (800458c <MX_GPIO_Init+0x100>)
 8004524:	f7fc fb58 	bl	8000bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004528:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800452c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800452e:	4b18      	ldr	r3, [pc, #96]	; (8004590 <MX_GPIO_Init+0x104>)
 8004530:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004532:	2300      	movs	r3, #0
 8004534:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004536:	f107 0314 	add.w	r3, r7, #20
 800453a:	4619      	mov	r1, r3
 800453c:	4813      	ldr	r0, [pc, #76]	; (800458c <MX_GPIO_Init+0x100>)
 800453e:	f7fc f9b9 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8004542:	2320      	movs	r3, #32
 8004544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004546:	2301      	movs	r3, #1
 8004548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800454a:	2300      	movs	r3, #0
 800454c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800454e:	2300      	movs	r3, #0
 8004550:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8004552:	f107 0314 	add.w	r3, r7, #20
 8004556:	4619      	mov	r1, r3
 8004558:	480b      	ldr	r0, [pc, #44]	; (8004588 <MX_GPIO_Init+0xfc>)
 800455a:	f7fc f9ab 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 800455e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004564:	2301      	movs	r3, #1
 8004566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004568:	2300      	movs	r3, #0
 800456a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800456c:	2300      	movs	r3, #0
 800456e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004570:	f107 0314 	add.w	r3, r7, #20
 8004574:	4619      	mov	r1, r3
 8004576:	4805      	ldr	r0, [pc, #20]	; (800458c <MX_GPIO_Init+0x100>)
 8004578:	f7fc f99c 	bl	80008b4 <HAL_GPIO_Init>

}
 800457c:	bf00      	nop
 800457e:	3728      	adds	r7, #40	; 0x28
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}
 8004584:	40023800 	.word	0x40023800
 8004588:	40020000 	.word	0x40020000
 800458c:	40020800 	.word	0x40020800
 8004590:	10210000 	.word	0x10210000
 8004594:	00000000 	.word	0x00000000

08004598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004598:	b5b0      	push	{r4, r5, r7, lr}
 800459a:	b086      	sub	sp, #24
 800459c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800459e:	f7fc f80f 	bl	80005c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80045a2:	f000 f86b 	bl	800467c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80045a6:	f7ff ff71 	bl	800448c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80045aa:	f000 fb2b 	bl	8004c04 <MX_USART2_UART_Init>
  MX_SPI2_Init();
 80045ae:	f000 f8db 	bl	8004768 <MX_SPI2_Init>
  MX_TIM1_Init();
 80045b2:	f000 fa1f 	bl	80049f4 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  NRF24_init(GPIOC, NRF24_CSN_Pin, NRF24_CE_Pin, &hspi2);
 80045b6:	4b2c      	ldr	r3, [pc, #176]	; (8004668 <main+0xd0>)
 80045b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80045c0:	482a      	ldr	r0, [pc, #168]	; (800466c <main+0xd4>)
 80045c2:	f7ff f9b7 	bl	8003934 <NRF24_init>
  nrf24_DebugUART_Init(&huart2);
 80045c6:	482a      	ldr	r0, [pc, #168]	; (8004670 <main+0xd8>)
 80045c8:	f7ff fa7a 	bl	8003ac0 <nrf24_DebugUART_Init>

  printRadioSettings();
 80045cc:	f7ff fa98 	bl	8003b00 <printRadioSettings>

  NRF24_openReadingPipe(1, rx_pipe_addr);
 80045d0:	a423      	add	r4, pc, #140	; (adr r4, 8004660 <main+0xc8>)
 80045d2:	e9d4 3400 	ldrd	r3, r4, [r4]
 80045d6:	461a      	mov	r2, r3
 80045d8:	4623      	mov	r3, r4
 80045da:	2001      	movs	r0, #1
 80045dc:	f7ff f936 	bl	800384c <NRF24_openReadingPipe>
  NRF24_startListening();
 80045e0:	f7ff f982 	bl	80038e8 <NRF24_startListening>

  uint32_t watchdog = HAL_GetTick();
 80045e4:	f7fc f852 	bl	800068c <HAL_GetTick>
 80045e8:	6178      	str	r0, [r7, #20]
  uint8_t error_msg[] = "Connection Lost\r\n";
 80045ea:	4b22      	ldr	r3, [pc, #136]	; (8004674 <main+0xdc>)
 80045ec:	463c      	mov	r4, r7
 80045ee:	461d      	mov	r5, r3
 80045f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80045f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80045f4:	682b      	ldr	r3, [r5, #0]
 80045f6:	8023      	strh	r3, [r4, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(NRF24_available()){
 80045f8:	f7ff f8ce 	bl	8003798 <NRF24_available>
 80045fc:	4603      	mov	r3, r0
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d013      	beq.n	800462a <main+0x92>
		  NRF24_read(my_rx_data, PAYLOAD_SIZE);
 8004602:	2102      	movs	r1, #2
 8004604:	481c      	ldr	r0, [pc, #112]	; (8004678 <main+0xe0>)
 8004606:	f7ff f8e9 	bl	80037dc <NRF24_read>

		  my_rx_data[PAYLOAD_SIZE] = '\r';
 800460a:	4b1b      	ldr	r3, [pc, #108]	; (8004678 <main+0xe0>)
 800460c:	220d      	movs	r2, #13
 800460e:	709a      	strb	r2, [r3, #2]
		  my_rx_data[PAYLOAD_SIZE + 1] = '\n';
 8004610:	4b19      	ldr	r3, [pc, #100]	; (8004678 <main+0xe0>)
 8004612:	220a      	movs	r2, #10
 8004614:	70da      	strb	r2, [r3, #3]
		  HAL_UART_Transmit(&huart2, my_rx_data, PAYLOAD_SIZE + 2, 100);
 8004616:	2364      	movs	r3, #100	; 0x64
 8004618:	2204      	movs	r2, #4
 800461a:	4917      	ldr	r1, [pc, #92]	; (8004678 <main+0xe0>)
 800461c:	4814      	ldr	r0, [pc, #80]	; (8004670 <main+0xd8>)
 800461e:	f7fe fb40 	bl	8002ca2 <HAL_UART_Transmit>

		  watchdog = HAL_GetTick();
 8004622:	f7fc f833 	bl	800068c <HAL_GetTick>
 8004626:	6178      	str	r0, [r7, #20]
 8004628:	e7e6      	b.n	80045f8 <main+0x60>
	  }
	  else if((HAL_GetTick() - watchdog) > MAX_TIMEOUT ){
 800462a:	f7fc f82f 	bl	800068c <HAL_GetTick>
 800462e:	4602      	mov	r2, r0
 8004630:	697b      	ldr	r3, [r7, #20]
 8004632:	1ad3      	subs	r3, r2, r3
 8004634:	f5b3 6faf 	cmp.w	r3, #1400	; 0x578
 8004638:	d9de      	bls.n	80045f8 <main+0x60>
		  my_rx_data[0] = IDLE_STATE;
 800463a:	4b0f      	ldr	r3, [pc, #60]	; (8004678 <main+0xe0>)
 800463c:	224a      	movs	r2, #74	; 0x4a
 800463e:	701a      	strb	r2, [r3, #0]
		  my_rx_data[1] = IDLE_STATE;
 8004640:	4b0d      	ldr	r3, [pc, #52]	; (8004678 <main+0xe0>)
 8004642:	224a      	movs	r2, #74	; 0x4a
 8004644:	705a      	strb	r2, [r3, #1]
		  HAL_UART_Transmit(&huart2, error_msg, sizeof(error_msg), 100);
 8004646:	4639      	mov	r1, r7
 8004648:	2364      	movs	r3, #100	; 0x64
 800464a:	2212      	movs	r2, #18
 800464c:	4808      	ldr	r0, [pc, #32]	; (8004670 <main+0xd8>)
 800464e:	f7fe fb28 	bl	8002ca2 <HAL_UART_Transmit>

		  HAL_Delay(350);
 8004652:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8004656:	f7fc f825 	bl	80006a4 <HAL_Delay>
	  if(NRF24_available()){
 800465a:	e7cd      	b.n	80045f8 <main+0x60>
 800465c:	f3af 8000 	nop.w
 8004660:	223344aa 	.word	0x223344aa
 8004664:	00000011 	.word	0x00000011
 8004668:	200000e0 	.word	0x200000e0
 800466c:	40020800 	.word	0x40020800
 8004670:	20000178 	.word	0x20000178
 8004674:	08005a0c 	.word	0x08005a0c
 8004678:	200000bc 	.word	0x200000bc

0800467c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b094      	sub	sp, #80	; 0x50
 8004680:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004682:	f107 031c 	add.w	r3, r7, #28
 8004686:	2234      	movs	r2, #52	; 0x34
 8004688:	2100      	movs	r1, #0
 800468a:	4618      	mov	r0, r3
 800468c:	f000 fb80 	bl	8004d90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004690:	f107 0308 	add.w	r3, r7, #8
 8004694:	2200      	movs	r2, #0
 8004696:	601a      	str	r2, [r3, #0]
 8004698:	605a      	str	r2, [r3, #4]
 800469a:	609a      	str	r2, [r3, #8]
 800469c:	60da      	str	r2, [r3, #12]
 800469e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80046a0:	2300      	movs	r3, #0
 80046a2:	607b      	str	r3, [r7, #4]
 80046a4:	4b2a      	ldr	r3, [pc, #168]	; (8004750 <SystemClock_Config+0xd4>)
 80046a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a8:	4a29      	ldr	r2, [pc, #164]	; (8004750 <SystemClock_Config+0xd4>)
 80046aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ae:	6413      	str	r3, [r2, #64]	; 0x40
 80046b0:	4b27      	ldr	r3, [pc, #156]	; (8004750 <SystemClock_Config+0xd4>)
 80046b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80046b8:	607b      	str	r3, [r7, #4]
 80046ba:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80046bc:	2300      	movs	r3, #0
 80046be:	603b      	str	r3, [r7, #0]
 80046c0:	4b24      	ldr	r3, [pc, #144]	; (8004754 <SystemClock_Config+0xd8>)
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80046c8:	4a22      	ldr	r2, [pc, #136]	; (8004754 <SystemClock_Config+0xd8>)
 80046ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80046ce:	6013      	str	r3, [r2, #0]
 80046d0:	4b20      	ldr	r3, [pc, #128]	; (8004754 <SystemClock_Config+0xd8>)
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80046d8:	603b      	str	r3, [r7, #0]
 80046da:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80046dc:	2302      	movs	r3, #2
 80046de:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80046e0:	2301      	movs	r3, #1
 80046e2:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80046e4:	2310      	movs	r3, #16
 80046e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80046e8:	2302      	movs	r3, #2
 80046ea:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80046ec:	2300      	movs	r3, #0
 80046ee:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80046f0:	2310      	movs	r3, #16
 80046f2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80046f4:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80046f8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80046fa:	2304      	movs	r3, #4
 80046fc:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80046fe:	2302      	movs	r3, #2
 8004700:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8004702:	2302      	movs	r3, #2
 8004704:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004706:	f107 031c 	add.w	r3, r7, #28
 800470a:	4618      	mov	r0, r3
 800470c:	f7fc fd38 	bl	8001180 <HAL_RCC_OscConfig>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8004716:	f000 f81f 	bl	8004758 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800471a:	230f      	movs	r3, #15
 800471c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800471e:	2302      	movs	r3, #2
 8004720:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004722:	2300      	movs	r3, #0
 8004724:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004726:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800472a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800472c:	2300      	movs	r3, #0
 800472e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8004730:	f107 0308 	add.w	r3, r7, #8
 8004734:	2102      	movs	r1, #2
 8004736:	4618      	mov	r0, r3
 8004738:	f7fc fa68 	bl	8000c0c <HAL_RCC_ClockConfig>
 800473c:	4603      	mov	r3, r0
 800473e:	2b00      	cmp	r3, #0
 8004740:	d001      	beq.n	8004746 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8004742:	f000 f809 	bl	8004758 <Error_Handler>
  }
}
 8004746:	bf00      	nop
 8004748:	3750      	adds	r7, #80	; 0x50
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
 800474e:	bf00      	nop
 8004750:	40023800 	.word	0x40023800
 8004754:	40007000 	.word	0x40007000

08004758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004758:	b480      	push	{r7}
 800475a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 800475c:	bf00      	nop
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr
	...

08004768 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004768:	b580      	push	{r7, lr}
 800476a:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 800476c:	4b17      	ldr	r3, [pc, #92]	; (80047cc <MX_SPI2_Init+0x64>)
 800476e:	4a18      	ldr	r2, [pc, #96]	; (80047d0 <MX_SPI2_Init+0x68>)
 8004770:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004772:	4b16      	ldr	r3, [pc, #88]	; (80047cc <MX_SPI2_Init+0x64>)
 8004774:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004778:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800477a:	4b14      	ldr	r3, [pc, #80]	; (80047cc <MX_SPI2_Init+0x64>)
 800477c:	2200      	movs	r2, #0
 800477e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004780:	4b12      	ldr	r3, [pc, #72]	; (80047cc <MX_SPI2_Init+0x64>)
 8004782:	2200      	movs	r2, #0
 8004784:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <MX_SPI2_Init+0x64>)
 8004788:	2200      	movs	r2, #0
 800478a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800478c:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <MX_SPI2_Init+0x64>)
 800478e:	2200      	movs	r2, #0
 8004790:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004792:	4b0e      	ldr	r3, [pc, #56]	; (80047cc <MX_SPI2_Init+0x64>)
 8004794:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004798:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 800479a:	4b0c      	ldr	r3, [pc, #48]	; (80047cc <MX_SPI2_Init+0x64>)
 800479c:	2220      	movs	r2, #32
 800479e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047a0:	4b0a      	ldr	r3, [pc, #40]	; (80047cc <MX_SPI2_Init+0x64>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80047a6:	4b09      	ldr	r3, [pc, #36]	; (80047cc <MX_SPI2_Init+0x64>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047ac:	4b07      	ldr	r3, [pc, #28]	; (80047cc <MX_SPI2_Init+0x64>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80047b2:	4b06      	ldr	r3, [pc, #24]	; (80047cc <MX_SPI2_Init+0x64>)
 80047b4:	220a      	movs	r2, #10
 80047b6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80047b8:	4804      	ldr	r0, [pc, #16]	; (80047cc <MX_SPI2_Init+0x64>)
 80047ba:	f7fc ff3b 	bl	8001634 <HAL_SPI_Init>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d001      	beq.n	80047c8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80047c4:	f7ff ffc8 	bl	8004758 <Error_Handler>
  }

}
 80047c8:	bf00      	nop
 80047ca:	bd80      	pop	{r7, pc}
 80047cc:	200000e0 	.word	0x200000e0
 80047d0:	40003800 	.word	0x40003800

080047d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b08a      	sub	sp, #40	; 0x28
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047dc:	f107 0314 	add.w	r3, r7, #20
 80047e0:	2200      	movs	r2, #0
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	605a      	str	r2, [r3, #4]
 80047e6:	609a      	str	r2, [r3, #8]
 80047e8:	60da      	str	r2, [r3, #12]
 80047ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a30      	ldr	r2, [pc, #192]	; (80048b4 <HAL_SPI_MspInit+0xe0>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d15a      	bne.n	80048ac <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80047f6:	2300      	movs	r3, #0
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	4b2f      	ldr	r3, [pc, #188]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 80047fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047fe:	4a2e      	ldr	r2, [pc, #184]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004800:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004804:	6413      	str	r3, [r2, #64]	; 0x40
 8004806:	4b2c      	ldr	r3, [pc, #176]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800480a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800480e:	613b      	str	r3, [r7, #16]
 8004810:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004812:	2300      	movs	r3, #0
 8004814:	60fb      	str	r3, [r7, #12]
 8004816:	4b28      	ldr	r3, [pc, #160]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800481a:	4a27      	ldr	r2, [pc, #156]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 800481c:	f043 0304 	orr.w	r3, r3, #4
 8004820:	6313      	str	r3, [r2, #48]	; 0x30
 8004822:	4b25      	ldr	r3, [pc, #148]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	f003 0304 	and.w	r3, r3, #4
 800482a:	60fb      	str	r3, [r7, #12]
 800482c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800482e:	2300      	movs	r3, #0
 8004830:	60bb      	str	r3, [r7, #8]
 8004832:	4b21      	ldr	r3, [pc, #132]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004834:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004836:	4a20      	ldr	r2, [pc, #128]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004838:	f043 0302 	orr.w	r3, r3, #2
 800483c:	6313      	str	r3, [r2, #48]	; 0x30
 800483e:	4b1e      	ldr	r3, [pc, #120]	; (80048b8 <HAL_SPI_MspInit+0xe4>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	60bb      	str	r3, [r7, #8]
 8004848:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800484a:	2302      	movs	r3, #2
 800484c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800484e:	2302      	movs	r3, #2
 8004850:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004852:	2300      	movs	r3, #0
 8004854:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004856:	2303      	movs	r3, #3
 8004858:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800485a:	2307      	movs	r3, #7
 800485c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800485e:	f107 0314 	add.w	r3, r7, #20
 8004862:	4619      	mov	r1, r3
 8004864:	4815      	ldr	r0, [pc, #84]	; (80048bc <HAL_SPI_MspInit+0xe8>)
 8004866:	f7fc f825 	bl	80008b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800486a:	2304      	movs	r3, #4
 800486c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800486e:	2302      	movs	r3, #2
 8004870:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004872:	2300      	movs	r3, #0
 8004874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004876:	2303      	movs	r3, #3
 8004878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800487a:	2305      	movs	r3, #5
 800487c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800487e:	f107 0314 	add.w	r3, r7, #20
 8004882:	4619      	mov	r1, r3
 8004884:	480d      	ldr	r0, [pc, #52]	; (80048bc <HAL_SPI_MspInit+0xe8>)
 8004886:	f7fc f815 	bl	80008b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800488a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800488e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004890:	2302      	movs	r3, #2
 8004892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004894:	2300      	movs	r3, #0
 8004896:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004898:	2303      	movs	r3, #3
 800489a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800489c:	2305      	movs	r3, #5
 800489e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048a0:	f107 0314 	add.w	r3, r7, #20
 80048a4:	4619      	mov	r1, r3
 80048a6:	4806      	ldr	r0, [pc, #24]	; (80048c0 <HAL_SPI_MspInit+0xec>)
 80048a8:	f7fc f804 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80048ac:	bf00      	nop
 80048ae:	3728      	adds	r7, #40	; 0x28
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40003800 	.word	0x40003800
 80048b8:	40023800 	.word	0x40023800
 80048bc:	40020800 	.word	0x40020800
 80048c0:	40020400 	.word	0x40020400

080048c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80048c4:	b580      	push	{r7, lr}
 80048c6:	b082      	sub	sp, #8
 80048c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80048ca:	2300      	movs	r3, #0
 80048cc:	607b      	str	r3, [r7, #4]
 80048ce:	4b10      	ldr	r3, [pc, #64]	; (8004910 <HAL_MspInit+0x4c>)
 80048d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048d2:	4a0f      	ldr	r2, [pc, #60]	; (8004910 <HAL_MspInit+0x4c>)
 80048d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80048d8:	6453      	str	r3, [r2, #68]	; 0x44
 80048da:	4b0d      	ldr	r3, [pc, #52]	; (8004910 <HAL_MspInit+0x4c>)
 80048dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80048de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80048e2:	607b      	str	r3, [r7, #4]
 80048e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048e6:	2300      	movs	r3, #0
 80048e8:	603b      	str	r3, [r7, #0]
 80048ea:	4b09      	ldr	r3, [pc, #36]	; (8004910 <HAL_MspInit+0x4c>)
 80048ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048ee:	4a08      	ldr	r2, [pc, #32]	; (8004910 <HAL_MspInit+0x4c>)
 80048f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048f4:	6413      	str	r3, [r2, #64]	; 0x40
 80048f6:	4b06      	ldr	r3, [pc, #24]	; (8004910 <HAL_MspInit+0x4c>)
 80048f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048fe:	603b      	str	r3, [r7, #0]
 8004900:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004902:	2007      	movs	r0, #7
 8004904:	f7fb ffa2 	bl	800084c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004908:	bf00      	nop
 800490a:	3708      	adds	r7, #8
 800490c:	46bd      	mov	sp, r7
 800490e:	bd80      	pop	{r7, pc}
 8004910:	40023800 	.word	0x40023800

08004914 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004914:	b480      	push	{r7}
 8004916:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004918:	bf00      	nop
 800491a:	46bd      	mov	sp, r7
 800491c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004920:	4770      	bx	lr

08004922 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004922:	b480      	push	{r7}
 8004924:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004926:	e7fe      	b.n	8004926 <HardFault_Handler+0x4>

08004928 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004928:	b480      	push	{r7}
 800492a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800492c:	e7fe      	b.n	800492c <MemManage_Handler+0x4>

0800492e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800492e:	b480      	push	{r7}
 8004930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004932:	e7fe      	b.n	8004932 <BusFault_Handler+0x4>

08004934 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004934:	b480      	push	{r7}
 8004936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004938:	e7fe      	b.n	8004938 <UsageFault_Handler+0x4>

0800493a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800493a:	b480      	push	{r7}
 800493c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800493e:	bf00      	nop
 8004940:	46bd      	mov	sp, r7
 8004942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004946:	4770      	bx	lr

08004948 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004948:	b480      	push	{r7}
 800494a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800494c:	bf00      	nop
 800494e:	46bd      	mov	sp, r7
 8004950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004954:	4770      	bx	lr

08004956 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004956:	b480      	push	{r7}
 8004958:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004968:	f7fb fe7c 	bl	8000664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800496c:	bf00      	nop
 800496e:	bd80      	pop	{r7, pc}

08004970 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004978:	4b11      	ldr	r3, [pc, #68]	; (80049c0 <_sbrk+0x50>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d102      	bne.n	8004986 <_sbrk+0x16>
		heap_end = &end;
 8004980:	4b0f      	ldr	r3, [pc, #60]	; (80049c0 <_sbrk+0x50>)
 8004982:	4a10      	ldr	r2, [pc, #64]	; (80049c4 <_sbrk+0x54>)
 8004984:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8004986:	4b0e      	ldr	r3, [pc, #56]	; (80049c0 <_sbrk+0x50>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800498c:	4b0c      	ldr	r3, [pc, #48]	; (80049c0 <_sbrk+0x50>)
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	4413      	add	r3, r2
 8004994:	466a      	mov	r2, sp
 8004996:	4293      	cmp	r3, r2
 8004998:	d907      	bls.n	80049aa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800499a:	f000 f9cf 	bl	8004d3c <__errno>
 800499e:	4602      	mov	r2, r0
 80049a0:	230c      	movs	r3, #12
 80049a2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80049a4:	f04f 33ff 	mov.w	r3, #4294967295
 80049a8:	e006      	b.n	80049b8 <_sbrk+0x48>
	}

	heap_end += incr;
 80049aa:	4b05      	ldr	r3, [pc, #20]	; (80049c0 <_sbrk+0x50>)
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	4413      	add	r3, r2
 80049b2:	4a03      	ldr	r2, [pc, #12]	; (80049c0 <_sbrk+0x50>)
 80049b4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80049b6:	68fb      	ldr	r3, [r7, #12]
}
 80049b8:	4618      	mov	r0, r3
 80049ba:	3710      	adds	r7, #16
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	200000ac 	.word	0x200000ac
 80049c4:	200001c0 	.word	0x200001c0

080049c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80049c8:	b480      	push	{r7}
 80049ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80049cc:	4b08      	ldr	r3, [pc, #32]	; (80049f0 <SystemInit+0x28>)
 80049ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80049d2:	4a07      	ldr	r2, [pc, #28]	; (80049f0 <SystemInit+0x28>)
 80049d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80049d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80049dc:	4b04      	ldr	r3, [pc, #16]	; (80049f0 <SystemInit+0x28>)
 80049de:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80049e2:	609a      	str	r2, [r3, #8]
#endif
}
 80049e4:	bf00      	nop
 80049e6:	46bd      	mov	sp, r7
 80049e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ec:	4770      	bx	lr
 80049ee:	bf00      	nop
 80049f0:	e000ed00 	.word	0xe000ed00

080049f4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80049f4:	b580      	push	{r7, lr}
 80049f6:	b096      	sub	sp, #88	; 0x58
 80049f8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049fa:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80049fe:	2200      	movs	r2, #0
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	605a      	str	r2, [r3, #4]
 8004a04:	609a      	str	r2, [r3, #8]
 8004a06:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004a08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	601a      	str	r2, [r3, #0]
 8004a10:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004a12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004a16:	2200      	movs	r2, #0
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	605a      	str	r2, [r3, #4]
 8004a1c:	609a      	str	r2, [r3, #8]
 8004a1e:	60da      	str	r2, [r3, #12]
 8004a20:	611a      	str	r2, [r3, #16]
 8004a22:	615a      	str	r2, [r3, #20]
 8004a24:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004a26:	1d3b      	adds	r3, r7, #4
 8004a28:	2220      	movs	r2, #32
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f000 f9af 	bl	8004d90 <memset>

  htim1.Instance = TIM1;
 8004a32:	4b44      	ldr	r3, [pc, #272]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a34:	4a44      	ldr	r2, [pc, #272]	; (8004b48 <MX_TIM1_Init+0x154>)
 8004a36:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 839;
 8004a38:	4b42      	ldr	r3, [pc, #264]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a3a:	f240 3247 	movw	r2, #839	; 0x347
 8004a3e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a40:	4b40      	ldr	r3, [pc, #256]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8004a46:	4b3f      	ldr	r3, [pc, #252]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a48:	2263      	movs	r2, #99	; 0x63
 8004a4a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a4c:	4b3d      	ldr	r3, [pc, #244]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a4e:	2200      	movs	r2, #0
 8004a50:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004a52:	4b3c      	ldr	r3, [pc, #240]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a54:	2200      	movs	r2, #0
 8004a56:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a58:	4b3a      	ldr	r3, [pc, #232]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004a5e:	4839      	ldr	r0, [pc, #228]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a60:	f7fd fb3c 	bl	80020dc <HAL_TIM_Base_Init>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d001      	beq.n	8004a6e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8004a6a:	f7ff fe75 	bl	8004758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004a72:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004a74:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004a78:	4619      	mov	r1, r3
 8004a7a:	4832      	ldr	r0, [pc, #200]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a7c:	f7fd fc54 	bl	8002328 <HAL_TIM_ConfigClockSource>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8004a86:	f7ff fe67 	bl	8004758 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004a8a:	482e      	ldr	r0, [pc, #184]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004a8c:	f7fd fb51 	bl	8002132 <HAL_TIM_PWM_Init>
 8004a90:	4603      	mov	r3, r0
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d001      	beq.n	8004a9a <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8004a96:	f7ff fe5f 	bl	8004758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a9a:	2300      	movs	r3, #0
 8004a9c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004aa2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4826      	ldr	r0, [pc, #152]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004aaa:	f7fd ffdf 	bl	8002a6c <HAL_TIMEx_MasterConfigSynchronization>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8004ab4:	f7ff fe50 	bl	8004758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004ab8:	2360      	movs	r3, #96	; 0x60
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004abc:	2300      	movs	r3, #0
 8004abe:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004ac8:	2300      	movs	r3, #0
 8004aca:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8004acc:	2300      	movs	r3, #0
 8004ace:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004ad4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004ad8:	2200      	movs	r2, #0
 8004ada:	4619      	mov	r1, r3
 8004adc:	4819      	ldr	r0, [pc, #100]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004ade:	f7fd fb5d 	bl	800219c <HAL_TIM_PWM_ConfigChannel>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d001      	beq.n	8004aec <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8004ae8:	f7ff fe36 	bl	8004758 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004aec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004af0:	2204      	movs	r2, #4
 8004af2:	4619      	mov	r1, r3
 8004af4:	4813      	ldr	r0, [pc, #76]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004af6:	f7fd fb51 	bl	800219c <HAL_TIM_PWM_ConfigChannel>
 8004afa:	4603      	mov	r3, r0
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d001      	beq.n	8004b04 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8004b00:	f7ff fe2a 	bl	8004758 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8004b04:	2300      	movs	r3, #0
 8004b06:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004b08:	2300      	movs	r3, #0
 8004b0a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004b10:	2300      	movs	r3, #0
 8004b12:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8004b14:	2300      	movs	r3, #0
 8004b16:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004b18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004b1c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004b1e:	2300      	movs	r3, #0
 8004b20:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004b22:	1d3b      	adds	r3, r7, #4
 8004b24:	4619      	mov	r1, r3
 8004b26:	4807      	ldr	r0, [pc, #28]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004b28:	f7fe f81c 	bl	8002b64 <HAL_TIMEx_ConfigBreakDeadTime>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d001      	beq.n	8004b36 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8004b32:	f7ff fe11 	bl	8004758 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 8004b36:	4803      	ldr	r0, [pc, #12]	; (8004b44 <MX_TIM1_Init+0x150>)
 8004b38:	f000 f82a 	bl	8004b90 <HAL_TIM_MspPostInit>

}
 8004b3c:	bf00      	nop
 8004b3e:	3758      	adds	r7, #88	; 0x58
 8004b40:	46bd      	mov	sp, r7
 8004b42:	bd80      	pop	{r7, pc}
 8004b44:	20000138 	.word	0x20000138
 8004b48:	40010000 	.word	0x40010000

08004b4c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004b4c:	b480      	push	{r7}
 8004b4e:	b085      	sub	sp, #20
 8004b50:	af00      	add	r7, sp, #0
 8004b52:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	4a0b      	ldr	r2, [pc, #44]	; (8004b88 <HAL_TIM_Base_MspInit+0x3c>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d10d      	bne.n	8004b7a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60fb      	str	r3, [r7, #12]
 8004b62:	4b0a      	ldr	r3, [pc, #40]	; (8004b8c <HAL_TIM_Base_MspInit+0x40>)
 8004b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b66:	4a09      	ldr	r2, [pc, #36]	; (8004b8c <HAL_TIM_Base_MspInit+0x40>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	6453      	str	r3, [r2, #68]	; 0x44
 8004b6e:	4b07      	ldr	r3, [pc, #28]	; (8004b8c <HAL_TIM_Base_MspInit+0x40>)
 8004b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8004b7a:	bf00      	nop
 8004b7c:	3714      	adds	r7, #20
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
 8004b86:	bf00      	nop
 8004b88:	40010000 	.word	0x40010000
 8004b8c:	40023800 	.word	0x40023800

08004b90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b98:	f107 030c 	add.w	r3, r7, #12
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	601a      	str	r2, [r3, #0]
 8004ba0:	605a      	str	r2, [r3, #4]
 8004ba2:	609a      	str	r2, [r3, #8]
 8004ba4:	60da      	str	r2, [r3, #12]
 8004ba6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	4a12      	ldr	r2, [pc, #72]	; (8004bf8 <HAL_TIM_MspPostInit+0x68>)
 8004bae:	4293      	cmp	r3, r2
 8004bb0:	d11e      	bne.n	8004bf0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
 8004bb6:	4b11      	ldr	r3, [pc, #68]	; (8004bfc <HAL_TIM_MspPostInit+0x6c>)
 8004bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bba:	4a10      	ldr	r2, [pc, #64]	; (8004bfc <HAL_TIM_MspPostInit+0x6c>)
 8004bbc:	f043 0301 	orr.w	r3, r3, #1
 8004bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8004bc2:	4b0e      	ldr	r3, [pc, #56]	; (8004bfc <HAL_TIM_MspPostInit+0x6c>)
 8004bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc6:	f003 0301 	and.w	r3, r3, #1
 8004bca:	60bb      	str	r3, [r7, #8]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004bce:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004bd2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd4:	2302      	movs	r3, #2
 8004bd6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004be0:	2301      	movs	r3, #1
 8004be2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be4:	f107 030c 	add.w	r3, r7, #12
 8004be8:	4619      	mov	r1, r3
 8004bea:	4805      	ldr	r0, [pc, #20]	; (8004c00 <HAL_TIM_MspPostInit+0x70>)
 8004bec:	f7fb fe62 	bl	80008b4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8004bf0:	bf00      	nop
 8004bf2:	3720      	adds	r7, #32
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	40010000 	.word	0x40010000
 8004bfc:	40023800 	.word	0x40023800
 8004c00:	40020000 	.word	0x40020000

08004c04 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8004c08:	4b11      	ldr	r3, [pc, #68]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c0a:	4a12      	ldr	r2, [pc, #72]	; (8004c54 <MX_USART2_UART_Init+0x50>)
 8004c0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004c0e:	4b10      	ldr	r3, [pc, #64]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004c14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004c16:	4b0e      	ldr	r3, [pc, #56]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c18:	2200      	movs	r2, #0
 8004c1a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004c1c:	4b0c      	ldr	r3, [pc, #48]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c1e:	2200      	movs	r2, #0
 8004c20:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004c22:	4b0b      	ldr	r3, [pc, #44]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c24:	2200      	movs	r2, #0
 8004c26:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004c28:	4b09      	ldr	r3, [pc, #36]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c2a:	220c      	movs	r2, #12
 8004c2c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004c2e:	4b08      	ldr	r3, [pc, #32]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c30:	2200      	movs	r2, #0
 8004c32:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004c34:	4b06      	ldr	r3, [pc, #24]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c36:	2200      	movs	r2, #0
 8004c38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004c3a:	4805      	ldr	r0, [pc, #20]	; (8004c50 <MX_USART2_UART_Init+0x4c>)
 8004c3c:	f7fd ffe4 	bl	8002c08 <HAL_UART_Init>
 8004c40:	4603      	mov	r3, r0
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d001      	beq.n	8004c4a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8004c46:	f7ff fd87 	bl	8004758 <Error_Handler>
  }

}
 8004c4a:	bf00      	nop
 8004c4c:	bd80      	pop	{r7, pc}
 8004c4e:	bf00      	nop
 8004c50:	20000178 	.word	0x20000178
 8004c54:	40004400 	.word	0x40004400

08004c58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004c58:	b580      	push	{r7, lr}
 8004c5a:	b08a      	sub	sp, #40	; 0x28
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c60:	f107 0314 	add.w	r3, r7, #20
 8004c64:	2200      	movs	r2, #0
 8004c66:	601a      	str	r2, [r3, #0]
 8004c68:	605a      	str	r2, [r3, #4]
 8004c6a:	609a      	str	r2, [r3, #8]
 8004c6c:	60da      	str	r2, [r3, #12]
 8004c6e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	4a19      	ldr	r2, [pc, #100]	; (8004cdc <HAL_UART_MspInit+0x84>)
 8004c76:	4293      	cmp	r3, r2
 8004c78:	d12b      	bne.n	8004cd2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	613b      	str	r3, [r7, #16]
 8004c7e:	4b18      	ldr	r3, [pc, #96]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c82:	4a17      	ldr	r2, [pc, #92]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004c84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c88:	6413      	str	r3, [r2, #64]	; 0x40
 8004c8a:	4b15      	ldr	r3, [pc, #84]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c92:	613b      	str	r3, [r7, #16]
 8004c94:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c96:	2300      	movs	r3, #0
 8004c98:	60fb      	str	r3, [r7, #12]
 8004c9a:	4b11      	ldr	r3, [pc, #68]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004c9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9e:	4a10      	ldr	r2, [pc, #64]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004ca0:	f043 0301 	orr.w	r3, r3, #1
 8004ca4:	6313      	str	r3, [r2, #48]	; 0x30
 8004ca6:	4b0e      	ldr	r3, [pc, #56]	; (8004ce0 <HAL_UART_MspInit+0x88>)
 8004ca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004cb2:	230c      	movs	r3, #12
 8004cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb6:	2302      	movs	r3, #2
 8004cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cba:	2300      	movs	r3, #0
 8004cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004cc2:	2307      	movs	r3, #7
 8004cc4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cc6:	f107 0314 	add.w	r3, r7, #20
 8004cca:	4619      	mov	r1, r3
 8004ccc:	4805      	ldr	r0, [pc, #20]	; (8004ce4 <HAL_UART_MspInit+0x8c>)
 8004cce:	f7fb fdf1 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004cd2:	bf00      	nop
 8004cd4:	3728      	adds	r7, #40	; 0x28
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	40004400 	.word	0x40004400
 8004ce0:	40023800 	.word	0x40023800
 8004ce4:	40020000 	.word	0x40020000

08004ce8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8004ce8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004d20 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004cec:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004cee:	e003      	b.n	8004cf8 <LoopCopyDataInit>

08004cf0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004cf0:	4b0c      	ldr	r3, [pc, #48]	; (8004d24 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004cf2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004cf4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004cf6:	3104      	adds	r1, #4

08004cf8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004cf8:	480b      	ldr	r0, [pc, #44]	; (8004d28 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004cfa:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004cfc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004cfe:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004d00:	d3f6      	bcc.n	8004cf0 <CopyDataInit>
  ldr  r2, =_sbss
 8004d02:	4a0b      	ldr	r2, [pc, #44]	; (8004d30 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004d04:	e002      	b.n	8004d0c <LoopFillZerobss>

08004d06 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004d06:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004d08:	f842 3b04 	str.w	r3, [r2], #4

08004d0c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004d0c:	4b09      	ldr	r3, [pc, #36]	; (8004d34 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004d0e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004d10:	d3f9      	bcc.n	8004d06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004d12:	f7ff fe59 	bl	80049c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004d16:	f000 f817 	bl	8004d48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004d1a:	f7ff fc3d 	bl	8004598 <main>
  bx  lr    
 8004d1e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004d20:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004d24:	08005a8c 	.word	0x08005a8c
  ldr  r0, =_sdata
 8004d28:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004d2c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8004d30:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004d34:	200001bc 	.word	0x200001bc

08004d38 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004d38:	e7fe      	b.n	8004d38 <ADC_IRQHandler>
	...

08004d3c <__errno>:
 8004d3c:	4b01      	ldr	r3, [pc, #4]	; (8004d44 <__errno+0x8>)
 8004d3e:	6818      	ldr	r0, [r3, #0]
 8004d40:	4770      	bx	lr
 8004d42:	bf00      	nop
 8004d44:	2000000c 	.word	0x2000000c

08004d48 <__libc_init_array>:
 8004d48:	b570      	push	{r4, r5, r6, lr}
 8004d4a:	4e0d      	ldr	r6, [pc, #52]	; (8004d80 <__libc_init_array+0x38>)
 8004d4c:	4c0d      	ldr	r4, [pc, #52]	; (8004d84 <__libc_init_array+0x3c>)
 8004d4e:	1ba4      	subs	r4, r4, r6
 8004d50:	10a4      	asrs	r4, r4, #2
 8004d52:	2500      	movs	r5, #0
 8004d54:	42a5      	cmp	r5, r4
 8004d56:	d109      	bne.n	8004d6c <__libc_init_array+0x24>
 8004d58:	4e0b      	ldr	r6, [pc, #44]	; (8004d88 <__libc_init_array+0x40>)
 8004d5a:	4c0c      	ldr	r4, [pc, #48]	; (8004d8c <__libc_init_array+0x44>)
 8004d5c:	f000 fc26 	bl	80055ac <_init>
 8004d60:	1ba4      	subs	r4, r4, r6
 8004d62:	10a4      	asrs	r4, r4, #2
 8004d64:	2500      	movs	r5, #0
 8004d66:	42a5      	cmp	r5, r4
 8004d68:	d105      	bne.n	8004d76 <__libc_init_array+0x2e>
 8004d6a:	bd70      	pop	{r4, r5, r6, pc}
 8004d6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d70:	4798      	blx	r3
 8004d72:	3501      	adds	r5, #1
 8004d74:	e7ee      	b.n	8004d54 <__libc_init_array+0xc>
 8004d76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004d7a:	4798      	blx	r3
 8004d7c:	3501      	adds	r5, #1
 8004d7e:	e7f2      	b.n	8004d66 <__libc_init_array+0x1e>
 8004d80:	08005a84 	.word	0x08005a84
 8004d84:	08005a84 	.word	0x08005a84
 8004d88:	08005a84 	.word	0x08005a84
 8004d8c:	08005a88 	.word	0x08005a88

08004d90 <memset>:
 8004d90:	4402      	add	r2, r0
 8004d92:	4603      	mov	r3, r0
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d100      	bne.n	8004d9a <memset+0xa>
 8004d98:	4770      	bx	lr
 8004d9a:	f803 1b01 	strb.w	r1, [r3], #1
 8004d9e:	e7f9      	b.n	8004d94 <memset+0x4>

08004da0 <siprintf>:
 8004da0:	b40e      	push	{r1, r2, r3}
 8004da2:	b500      	push	{lr}
 8004da4:	b09c      	sub	sp, #112	; 0x70
 8004da6:	ab1d      	add	r3, sp, #116	; 0x74
 8004da8:	9002      	str	r0, [sp, #8]
 8004daa:	9006      	str	r0, [sp, #24]
 8004dac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004db0:	4809      	ldr	r0, [pc, #36]	; (8004dd8 <siprintf+0x38>)
 8004db2:	9107      	str	r1, [sp, #28]
 8004db4:	9104      	str	r1, [sp, #16]
 8004db6:	4909      	ldr	r1, [pc, #36]	; (8004ddc <siprintf+0x3c>)
 8004db8:	f853 2b04 	ldr.w	r2, [r3], #4
 8004dbc:	9105      	str	r1, [sp, #20]
 8004dbe:	6800      	ldr	r0, [r0, #0]
 8004dc0:	9301      	str	r3, [sp, #4]
 8004dc2:	a902      	add	r1, sp, #8
 8004dc4:	f000 f866 	bl	8004e94 <_svfiprintf_r>
 8004dc8:	9b02      	ldr	r3, [sp, #8]
 8004dca:	2200      	movs	r2, #0
 8004dcc:	701a      	strb	r2, [r3, #0]
 8004dce:	b01c      	add	sp, #112	; 0x70
 8004dd0:	f85d eb04 	ldr.w	lr, [sp], #4
 8004dd4:	b003      	add	sp, #12
 8004dd6:	4770      	bx	lr
 8004dd8:	2000000c 	.word	0x2000000c
 8004ddc:	ffff0208 	.word	0xffff0208

08004de0 <__ssputs_r>:
 8004de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004de4:	688e      	ldr	r6, [r1, #8]
 8004de6:	429e      	cmp	r6, r3
 8004de8:	4682      	mov	sl, r0
 8004dea:	460c      	mov	r4, r1
 8004dec:	4690      	mov	r8, r2
 8004dee:	4699      	mov	r9, r3
 8004df0:	d837      	bhi.n	8004e62 <__ssputs_r+0x82>
 8004df2:	898a      	ldrh	r2, [r1, #12]
 8004df4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004df8:	d031      	beq.n	8004e5e <__ssputs_r+0x7e>
 8004dfa:	6825      	ldr	r5, [r4, #0]
 8004dfc:	6909      	ldr	r1, [r1, #16]
 8004dfe:	1a6f      	subs	r7, r5, r1
 8004e00:	6965      	ldr	r5, [r4, #20]
 8004e02:	2302      	movs	r3, #2
 8004e04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e08:	fb95 f5f3 	sdiv	r5, r5, r3
 8004e0c:	f109 0301 	add.w	r3, r9, #1
 8004e10:	443b      	add	r3, r7
 8004e12:	429d      	cmp	r5, r3
 8004e14:	bf38      	it	cc
 8004e16:	461d      	movcc	r5, r3
 8004e18:	0553      	lsls	r3, r2, #21
 8004e1a:	d530      	bpl.n	8004e7e <__ssputs_r+0x9e>
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	f000 fb2b 	bl	8005478 <_malloc_r>
 8004e22:	4606      	mov	r6, r0
 8004e24:	b950      	cbnz	r0, 8004e3c <__ssputs_r+0x5c>
 8004e26:	230c      	movs	r3, #12
 8004e28:	f8ca 3000 	str.w	r3, [sl]
 8004e2c:	89a3      	ldrh	r3, [r4, #12]
 8004e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e32:	81a3      	strh	r3, [r4, #12]
 8004e34:	f04f 30ff 	mov.w	r0, #4294967295
 8004e38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e3c:	463a      	mov	r2, r7
 8004e3e:	6921      	ldr	r1, [r4, #16]
 8004e40:	f000 faa8 	bl	8005394 <memcpy>
 8004e44:	89a3      	ldrh	r3, [r4, #12]
 8004e46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004e4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e4e:	81a3      	strh	r3, [r4, #12]
 8004e50:	6126      	str	r6, [r4, #16]
 8004e52:	6165      	str	r5, [r4, #20]
 8004e54:	443e      	add	r6, r7
 8004e56:	1bed      	subs	r5, r5, r7
 8004e58:	6026      	str	r6, [r4, #0]
 8004e5a:	60a5      	str	r5, [r4, #8]
 8004e5c:	464e      	mov	r6, r9
 8004e5e:	454e      	cmp	r6, r9
 8004e60:	d900      	bls.n	8004e64 <__ssputs_r+0x84>
 8004e62:	464e      	mov	r6, r9
 8004e64:	4632      	mov	r2, r6
 8004e66:	4641      	mov	r1, r8
 8004e68:	6820      	ldr	r0, [r4, #0]
 8004e6a:	f000 fa9e 	bl	80053aa <memmove>
 8004e6e:	68a3      	ldr	r3, [r4, #8]
 8004e70:	1b9b      	subs	r3, r3, r6
 8004e72:	60a3      	str	r3, [r4, #8]
 8004e74:	6823      	ldr	r3, [r4, #0]
 8004e76:	441e      	add	r6, r3
 8004e78:	6026      	str	r6, [r4, #0]
 8004e7a:	2000      	movs	r0, #0
 8004e7c:	e7dc      	b.n	8004e38 <__ssputs_r+0x58>
 8004e7e:	462a      	mov	r2, r5
 8004e80:	f000 fb54 	bl	800552c <_realloc_r>
 8004e84:	4606      	mov	r6, r0
 8004e86:	2800      	cmp	r0, #0
 8004e88:	d1e2      	bne.n	8004e50 <__ssputs_r+0x70>
 8004e8a:	6921      	ldr	r1, [r4, #16]
 8004e8c:	4650      	mov	r0, sl
 8004e8e:	f000 faa5 	bl	80053dc <_free_r>
 8004e92:	e7c8      	b.n	8004e26 <__ssputs_r+0x46>

08004e94 <_svfiprintf_r>:
 8004e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e98:	461d      	mov	r5, r3
 8004e9a:	898b      	ldrh	r3, [r1, #12]
 8004e9c:	061f      	lsls	r7, r3, #24
 8004e9e:	b09d      	sub	sp, #116	; 0x74
 8004ea0:	4680      	mov	r8, r0
 8004ea2:	460c      	mov	r4, r1
 8004ea4:	4616      	mov	r6, r2
 8004ea6:	d50f      	bpl.n	8004ec8 <_svfiprintf_r+0x34>
 8004ea8:	690b      	ldr	r3, [r1, #16]
 8004eaa:	b96b      	cbnz	r3, 8004ec8 <_svfiprintf_r+0x34>
 8004eac:	2140      	movs	r1, #64	; 0x40
 8004eae:	f000 fae3 	bl	8005478 <_malloc_r>
 8004eb2:	6020      	str	r0, [r4, #0]
 8004eb4:	6120      	str	r0, [r4, #16]
 8004eb6:	b928      	cbnz	r0, 8004ec4 <_svfiprintf_r+0x30>
 8004eb8:	230c      	movs	r3, #12
 8004eba:	f8c8 3000 	str.w	r3, [r8]
 8004ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8004ec2:	e0c8      	b.n	8005056 <_svfiprintf_r+0x1c2>
 8004ec4:	2340      	movs	r3, #64	; 0x40
 8004ec6:	6163      	str	r3, [r4, #20]
 8004ec8:	2300      	movs	r3, #0
 8004eca:	9309      	str	r3, [sp, #36]	; 0x24
 8004ecc:	2320      	movs	r3, #32
 8004ece:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004ed2:	2330      	movs	r3, #48	; 0x30
 8004ed4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004ed8:	9503      	str	r5, [sp, #12]
 8004eda:	f04f 0b01 	mov.w	fp, #1
 8004ede:	4637      	mov	r7, r6
 8004ee0:	463d      	mov	r5, r7
 8004ee2:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004ee6:	b10b      	cbz	r3, 8004eec <_svfiprintf_r+0x58>
 8004ee8:	2b25      	cmp	r3, #37	; 0x25
 8004eea:	d13e      	bne.n	8004f6a <_svfiprintf_r+0xd6>
 8004eec:	ebb7 0a06 	subs.w	sl, r7, r6
 8004ef0:	d00b      	beq.n	8004f0a <_svfiprintf_r+0x76>
 8004ef2:	4653      	mov	r3, sl
 8004ef4:	4632      	mov	r2, r6
 8004ef6:	4621      	mov	r1, r4
 8004ef8:	4640      	mov	r0, r8
 8004efa:	f7ff ff71 	bl	8004de0 <__ssputs_r>
 8004efe:	3001      	adds	r0, #1
 8004f00:	f000 80a4 	beq.w	800504c <_svfiprintf_r+0x1b8>
 8004f04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f06:	4453      	add	r3, sl
 8004f08:	9309      	str	r3, [sp, #36]	; 0x24
 8004f0a:	783b      	ldrb	r3, [r7, #0]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	f000 809d 	beq.w	800504c <_svfiprintf_r+0x1b8>
 8004f12:	2300      	movs	r3, #0
 8004f14:	f04f 32ff 	mov.w	r2, #4294967295
 8004f18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f1c:	9304      	str	r3, [sp, #16]
 8004f1e:	9307      	str	r3, [sp, #28]
 8004f20:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004f24:	931a      	str	r3, [sp, #104]	; 0x68
 8004f26:	462f      	mov	r7, r5
 8004f28:	2205      	movs	r2, #5
 8004f2a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004f2e:	4850      	ldr	r0, [pc, #320]	; (8005070 <_svfiprintf_r+0x1dc>)
 8004f30:	f7fb f976 	bl	8000220 <memchr>
 8004f34:	9b04      	ldr	r3, [sp, #16]
 8004f36:	b9d0      	cbnz	r0, 8004f6e <_svfiprintf_r+0xda>
 8004f38:	06d9      	lsls	r1, r3, #27
 8004f3a:	bf44      	itt	mi
 8004f3c:	2220      	movmi	r2, #32
 8004f3e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f42:	071a      	lsls	r2, r3, #28
 8004f44:	bf44      	itt	mi
 8004f46:	222b      	movmi	r2, #43	; 0x2b
 8004f48:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004f4c:	782a      	ldrb	r2, [r5, #0]
 8004f4e:	2a2a      	cmp	r2, #42	; 0x2a
 8004f50:	d015      	beq.n	8004f7e <_svfiprintf_r+0xea>
 8004f52:	9a07      	ldr	r2, [sp, #28]
 8004f54:	462f      	mov	r7, r5
 8004f56:	2000      	movs	r0, #0
 8004f58:	250a      	movs	r5, #10
 8004f5a:	4639      	mov	r1, r7
 8004f5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004f60:	3b30      	subs	r3, #48	; 0x30
 8004f62:	2b09      	cmp	r3, #9
 8004f64:	d94d      	bls.n	8005002 <_svfiprintf_r+0x16e>
 8004f66:	b1b8      	cbz	r0, 8004f98 <_svfiprintf_r+0x104>
 8004f68:	e00f      	b.n	8004f8a <_svfiprintf_r+0xf6>
 8004f6a:	462f      	mov	r7, r5
 8004f6c:	e7b8      	b.n	8004ee0 <_svfiprintf_r+0x4c>
 8004f6e:	4a40      	ldr	r2, [pc, #256]	; (8005070 <_svfiprintf_r+0x1dc>)
 8004f70:	1a80      	subs	r0, r0, r2
 8004f72:	fa0b f000 	lsl.w	r0, fp, r0
 8004f76:	4318      	orrs	r0, r3
 8004f78:	9004      	str	r0, [sp, #16]
 8004f7a:	463d      	mov	r5, r7
 8004f7c:	e7d3      	b.n	8004f26 <_svfiprintf_r+0x92>
 8004f7e:	9a03      	ldr	r2, [sp, #12]
 8004f80:	1d11      	adds	r1, r2, #4
 8004f82:	6812      	ldr	r2, [r2, #0]
 8004f84:	9103      	str	r1, [sp, #12]
 8004f86:	2a00      	cmp	r2, #0
 8004f88:	db01      	blt.n	8004f8e <_svfiprintf_r+0xfa>
 8004f8a:	9207      	str	r2, [sp, #28]
 8004f8c:	e004      	b.n	8004f98 <_svfiprintf_r+0x104>
 8004f8e:	4252      	negs	r2, r2
 8004f90:	f043 0302 	orr.w	r3, r3, #2
 8004f94:	9207      	str	r2, [sp, #28]
 8004f96:	9304      	str	r3, [sp, #16]
 8004f98:	783b      	ldrb	r3, [r7, #0]
 8004f9a:	2b2e      	cmp	r3, #46	; 0x2e
 8004f9c:	d10c      	bne.n	8004fb8 <_svfiprintf_r+0x124>
 8004f9e:	787b      	ldrb	r3, [r7, #1]
 8004fa0:	2b2a      	cmp	r3, #42	; 0x2a
 8004fa2:	d133      	bne.n	800500c <_svfiprintf_r+0x178>
 8004fa4:	9b03      	ldr	r3, [sp, #12]
 8004fa6:	1d1a      	adds	r2, r3, #4
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	9203      	str	r2, [sp, #12]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	bfb8      	it	lt
 8004fb0:	f04f 33ff 	movlt.w	r3, #4294967295
 8004fb4:	3702      	adds	r7, #2
 8004fb6:	9305      	str	r3, [sp, #20]
 8004fb8:	4d2e      	ldr	r5, [pc, #184]	; (8005074 <_svfiprintf_r+0x1e0>)
 8004fba:	7839      	ldrb	r1, [r7, #0]
 8004fbc:	2203      	movs	r2, #3
 8004fbe:	4628      	mov	r0, r5
 8004fc0:	f7fb f92e 	bl	8000220 <memchr>
 8004fc4:	b138      	cbz	r0, 8004fd6 <_svfiprintf_r+0x142>
 8004fc6:	2340      	movs	r3, #64	; 0x40
 8004fc8:	1b40      	subs	r0, r0, r5
 8004fca:	fa03 f000 	lsl.w	r0, r3, r0
 8004fce:	9b04      	ldr	r3, [sp, #16]
 8004fd0:	4303      	orrs	r3, r0
 8004fd2:	3701      	adds	r7, #1
 8004fd4:	9304      	str	r3, [sp, #16]
 8004fd6:	7839      	ldrb	r1, [r7, #0]
 8004fd8:	4827      	ldr	r0, [pc, #156]	; (8005078 <_svfiprintf_r+0x1e4>)
 8004fda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004fde:	2206      	movs	r2, #6
 8004fe0:	1c7e      	adds	r6, r7, #1
 8004fe2:	f7fb f91d 	bl	8000220 <memchr>
 8004fe6:	2800      	cmp	r0, #0
 8004fe8:	d038      	beq.n	800505c <_svfiprintf_r+0x1c8>
 8004fea:	4b24      	ldr	r3, [pc, #144]	; (800507c <_svfiprintf_r+0x1e8>)
 8004fec:	bb13      	cbnz	r3, 8005034 <_svfiprintf_r+0x1a0>
 8004fee:	9b03      	ldr	r3, [sp, #12]
 8004ff0:	3307      	adds	r3, #7
 8004ff2:	f023 0307 	bic.w	r3, r3, #7
 8004ff6:	3308      	adds	r3, #8
 8004ff8:	9303      	str	r3, [sp, #12]
 8004ffa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ffc:	444b      	add	r3, r9
 8004ffe:	9309      	str	r3, [sp, #36]	; 0x24
 8005000:	e76d      	b.n	8004ede <_svfiprintf_r+0x4a>
 8005002:	fb05 3202 	mla	r2, r5, r2, r3
 8005006:	2001      	movs	r0, #1
 8005008:	460f      	mov	r7, r1
 800500a:	e7a6      	b.n	8004f5a <_svfiprintf_r+0xc6>
 800500c:	2300      	movs	r3, #0
 800500e:	3701      	adds	r7, #1
 8005010:	9305      	str	r3, [sp, #20]
 8005012:	4619      	mov	r1, r3
 8005014:	250a      	movs	r5, #10
 8005016:	4638      	mov	r0, r7
 8005018:	f810 2b01 	ldrb.w	r2, [r0], #1
 800501c:	3a30      	subs	r2, #48	; 0x30
 800501e:	2a09      	cmp	r2, #9
 8005020:	d903      	bls.n	800502a <_svfiprintf_r+0x196>
 8005022:	2b00      	cmp	r3, #0
 8005024:	d0c8      	beq.n	8004fb8 <_svfiprintf_r+0x124>
 8005026:	9105      	str	r1, [sp, #20]
 8005028:	e7c6      	b.n	8004fb8 <_svfiprintf_r+0x124>
 800502a:	fb05 2101 	mla	r1, r5, r1, r2
 800502e:	2301      	movs	r3, #1
 8005030:	4607      	mov	r7, r0
 8005032:	e7f0      	b.n	8005016 <_svfiprintf_r+0x182>
 8005034:	ab03      	add	r3, sp, #12
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	4622      	mov	r2, r4
 800503a:	4b11      	ldr	r3, [pc, #68]	; (8005080 <_svfiprintf_r+0x1ec>)
 800503c:	a904      	add	r1, sp, #16
 800503e:	4640      	mov	r0, r8
 8005040:	f3af 8000 	nop.w
 8005044:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005048:	4681      	mov	r9, r0
 800504a:	d1d6      	bne.n	8004ffa <_svfiprintf_r+0x166>
 800504c:	89a3      	ldrh	r3, [r4, #12]
 800504e:	065b      	lsls	r3, r3, #25
 8005050:	f53f af35 	bmi.w	8004ebe <_svfiprintf_r+0x2a>
 8005054:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005056:	b01d      	add	sp, #116	; 0x74
 8005058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800505c:	ab03      	add	r3, sp, #12
 800505e:	9300      	str	r3, [sp, #0]
 8005060:	4622      	mov	r2, r4
 8005062:	4b07      	ldr	r3, [pc, #28]	; (8005080 <_svfiprintf_r+0x1ec>)
 8005064:	a904      	add	r1, sp, #16
 8005066:	4640      	mov	r0, r8
 8005068:	f000 f882 	bl	8005170 <_printf_i>
 800506c:	e7ea      	b.n	8005044 <_svfiprintf_r+0x1b0>
 800506e:	bf00      	nop
 8005070:	08005a48 	.word	0x08005a48
 8005074:	08005a4e 	.word	0x08005a4e
 8005078:	08005a52 	.word	0x08005a52
 800507c:	00000000 	.word	0x00000000
 8005080:	08004de1 	.word	0x08004de1

08005084 <_printf_common>:
 8005084:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005088:	4691      	mov	r9, r2
 800508a:	461f      	mov	r7, r3
 800508c:	688a      	ldr	r2, [r1, #8]
 800508e:	690b      	ldr	r3, [r1, #16]
 8005090:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005094:	4293      	cmp	r3, r2
 8005096:	bfb8      	it	lt
 8005098:	4613      	movlt	r3, r2
 800509a:	f8c9 3000 	str.w	r3, [r9]
 800509e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050a2:	4606      	mov	r6, r0
 80050a4:	460c      	mov	r4, r1
 80050a6:	b112      	cbz	r2, 80050ae <_printf_common+0x2a>
 80050a8:	3301      	adds	r3, #1
 80050aa:	f8c9 3000 	str.w	r3, [r9]
 80050ae:	6823      	ldr	r3, [r4, #0]
 80050b0:	0699      	lsls	r1, r3, #26
 80050b2:	bf42      	ittt	mi
 80050b4:	f8d9 3000 	ldrmi.w	r3, [r9]
 80050b8:	3302      	addmi	r3, #2
 80050ba:	f8c9 3000 	strmi.w	r3, [r9]
 80050be:	6825      	ldr	r5, [r4, #0]
 80050c0:	f015 0506 	ands.w	r5, r5, #6
 80050c4:	d107      	bne.n	80050d6 <_printf_common+0x52>
 80050c6:	f104 0a19 	add.w	sl, r4, #25
 80050ca:	68e3      	ldr	r3, [r4, #12]
 80050cc:	f8d9 2000 	ldr.w	r2, [r9]
 80050d0:	1a9b      	subs	r3, r3, r2
 80050d2:	42ab      	cmp	r3, r5
 80050d4:	dc28      	bgt.n	8005128 <_printf_common+0xa4>
 80050d6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80050da:	6822      	ldr	r2, [r4, #0]
 80050dc:	3300      	adds	r3, #0
 80050de:	bf18      	it	ne
 80050e0:	2301      	movne	r3, #1
 80050e2:	0692      	lsls	r2, r2, #26
 80050e4:	d42d      	bmi.n	8005142 <_printf_common+0xbe>
 80050e6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050ea:	4639      	mov	r1, r7
 80050ec:	4630      	mov	r0, r6
 80050ee:	47c0      	blx	r8
 80050f0:	3001      	adds	r0, #1
 80050f2:	d020      	beq.n	8005136 <_printf_common+0xb2>
 80050f4:	6823      	ldr	r3, [r4, #0]
 80050f6:	68e5      	ldr	r5, [r4, #12]
 80050f8:	f8d9 2000 	ldr.w	r2, [r9]
 80050fc:	f003 0306 	and.w	r3, r3, #6
 8005100:	2b04      	cmp	r3, #4
 8005102:	bf08      	it	eq
 8005104:	1aad      	subeq	r5, r5, r2
 8005106:	68a3      	ldr	r3, [r4, #8]
 8005108:	6922      	ldr	r2, [r4, #16]
 800510a:	bf0c      	ite	eq
 800510c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005110:	2500      	movne	r5, #0
 8005112:	4293      	cmp	r3, r2
 8005114:	bfc4      	itt	gt
 8005116:	1a9b      	subgt	r3, r3, r2
 8005118:	18ed      	addgt	r5, r5, r3
 800511a:	f04f 0900 	mov.w	r9, #0
 800511e:	341a      	adds	r4, #26
 8005120:	454d      	cmp	r5, r9
 8005122:	d11a      	bne.n	800515a <_printf_common+0xd6>
 8005124:	2000      	movs	r0, #0
 8005126:	e008      	b.n	800513a <_printf_common+0xb6>
 8005128:	2301      	movs	r3, #1
 800512a:	4652      	mov	r2, sl
 800512c:	4639      	mov	r1, r7
 800512e:	4630      	mov	r0, r6
 8005130:	47c0      	blx	r8
 8005132:	3001      	adds	r0, #1
 8005134:	d103      	bne.n	800513e <_printf_common+0xba>
 8005136:	f04f 30ff 	mov.w	r0, #4294967295
 800513a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800513e:	3501      	adds	r5, #1
 8005140:	e7c3      	b.n	80050ca <_printf_common+0x46>
 8005142:	18e1      	adds	r1, r4, r3
 8005144:	1c5a      	adds	r2, r3, #1
 8005146:	2030      	movs	r0, #48	; 0x30
 8005148:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800514c:	4422      	add	r2, r4
 800514e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005152:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005156:	3302      	adds	r3, #2
 8005158:	e7c5      	b.n	80050e6 <_printf_common+0x62>
 800515a:	2301      	movs	r3, #1
 800515c:	4622      	mov	r2, r4
 800515e:	4639      	mov	r1, r7
 8005160:	4630      	mov	r0, r6
 8005162:	47c0      	blx	r8
 8005164:	3001      	adds	r0, #1
 8005166:	d0e6      	beq.n	8005136 <_printf_common+0xb2>
 8005168:	f109 0901 	add.w	r9, r9, #1
 800516c:	e7d8      	b.n	8005120 <_printf_common+0x9c>
	...

08005170 <_printf_i>:
 8005170:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005174:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005178:	460c      	mov	r4, r1
 800517a:	7e09      	ldrb	r1, [r1, #24]
 800517c:	b085      	sub	sp, #20
 800517e:	296e      	cmp	r1, #110	; 0x6e
 8005180:	4617      	mov	r7, r2
 8005182:	4606      	mov	r6, r0
 8005184:	4698      	mov	r8, r3
 8005186:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005188:	f000 80b3 	beq.w	80052f2 <_printf_i+0x182>
 800518c:	d822      	bhi.n	80051d4 <_printf_i+0x64>
 800518e:	2963      	cmp	r1, #99	; 0x63
 8005190:	d036      	beq.n	8005200 <_printf_i+0x90>
 8005192:	d80a      	bhi.n	80051aa <_printf_i+0x3a>
 8005194:	2900      	cmp	r1, #0
 8005196:	f000 80b9 	beq.w	800530c <_printf_i+0x19c>
 800519a:	2958      	cmp	r1, #88	; 0x58
 800519c:	f000 8083 	beq.w	80052a6 <_printf_i+0x136>
 80051a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80051a4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80051a8:	e032      	b.n	8005210 <_printf_i+0xa0>
 80051aa:	2964      	cmp	r1, #100	; 0x64
 80051ac:	d001      	beq.n	80051b2 <_printf_i+0x42>
 80051ae:	2969      	cmp	r1, #105	; 0x69
 80051b0:	d1f6      	bne.n	80051a0 <_printf_i+0x30>
 80051b2:	6820      	ldr	r0, [r4, #0]
 80051b4:	6813      	ldr	r3, [r2, #0]
 80051b6:	0605      	lsls	r5, r0, #24
 80051b8:	f103 0104 	add.w	r1, r3, #4
 80051bc:	d52a      	bpl.n	8005214 <_printf_i+0xa4>
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	6011      	str	r1, [r2, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da03      	bge.n	80051ce <_printf_i+0x5e>
 80051c6:	222d      	movs	r2, #45	; 0x2d
 80051c8:	425b      	negs	r3, r3
 80051ca:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80051ce:	486f      	ldr	r0, [pc, #444]	; (800538c <_printf_i+0x21c>)
 80051d0:	220a      	movs	r2, #10
 80051d2:	e039      	b.n	8005248 <_printf_i+0xd8>
 80051d4:	2973      	cmp	r1, #115	; 0x73
 80051d6:	f000 809d 	beq.w	8005314 <_printf_i+0x1a4>
 80051da:	d808      	bhi.n	80051ee <_printf_i+0x7e>
 80051dc:	296f      	cmp	r1, #111	; 0x6f
 80051de:	d020      	beq.n	8005222 <_printf_i+0xb2>
 80051e0:	2970      	cmp	r1, #112	; 0x70
 80051e2:	d1dd      	bne.n	80051a0 <_printf_i+0x30>
 80051e4:	6823      	ldr	r3, [r4, #0]
 80051e6:	f043 0320 	orr.w	r3, r3, #32
 80051ea:	6023      	str	r3, [r4, #0]
 80051ec:	e003      	b.n	80051f6 <_printf_i+0x86>
 80051ee:	2975      	cmp	r1, #117	; 0x75
 80051f0:	d017      	beq.n	8005222 <_printf_i+0xb2>
 80051f2:	2978      	cmp	r1, #120	; 0x78
 80051f4:	d1d4      	bne.n	80051a0 <_printf_i+0x30>
 80051f6:	2378      	movs	r3, #120	; 0x78
 80051f8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80051fc:	4864      	ldr	r0, [pc, #400]	; (8005390 <_printf_i+0x220>)
 80051fe:	e055      	b.n	80052ac <_printf_i+0x13c>
 8005200:	6813      	ldr	r3, [r2, #0]
 8005202:	1d19      	adds	r1, r3, #4
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	6011      	str	r1, [r2, #0]
 8005208:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800520c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005210:	2301      	movs	r3, #1
 8005212:	e08c      	b.n	800532e <_printf_i+0x1be>
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	6011      	str	r1, [r2, #0]
 8005218:	f010 0f40 	tst.w	r0, #64	; 0x40
 800521c:	bf18      	it	ne
 800521e:	b21b      	sxthne	r3, r3
 8005220:	e7cf      	b.n	80051c2 <_printf_i+0x52>
 8005222:	6813      	ldr	r3, [r2, #0]
 8005224:	6825      	ldr	r5, [r4, #0]
 8005226:	1d18      	adds	r0, r3, #4
 8005228:	6010      	str	r0, [r2, #0]
 800522a:	0628      	lsls	r0, r5, #24
 800522c:	d501      	bpl.n	8005232 <_printf_i+0xc2>
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	e002      	b.n	8005238 <_printf_i+0xc8>
 8005232:	0668      	lsls	r0, r5, #25
 8005234:	d5fb      	bpl.n	800522e <_printf_i+0xbe>
 8005236:	881b      	ldrh	r3, [r3, #0]
 8005238:	4854      	ldr	r0, [pc, #336]	; (800538c <_printf_i+0x21c>)
 800523a:	296f      	cmp	r1, #111	; 0x6f
 800523c:	bf14      	ite	ne
 800523e:	220a      	movne	r2, #10
 8005240:	2208      	moveq	r2, #8
 8005242:	2100      	movs	r1, #0
 8005244:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005248:	6865      	ldr	r5, [r4, #4]
 800524a:	60a5      	str	r5, [r4, #8]
 800524c:	2d00      	cmp	r5, #0
 800524e:	f2c0 8095 	blt.w	800537c <_printf_i+0x20c>
 8005252:	6821      	ldr	r1, [r4, #0]
 8005254:	f021 0104 	bic.w	r1, r1, #4
 8005258:	6021      	str	r1, [r4, #0]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d13d      	bne.n	80052da <_printf_i+0x16a>
 800525e:	2d00      	cmp	r5, #0
 8005260:	f040 808e 	bne.w	8005380 <_printf_i+0x210>
 8005264:	4665      	mov	r5, ip
 8005266:	2a08      	cmp	r2, #8
 8005268:	d10b      	bne.n	8005282 <_printf_i+0x112>
 800526a:	6823      	ldr	r3, [r4, #0]
 800526c:	07db      	lsls	r3, r3, #31
 800526e:	d508      	bpl.n	8005282 <_printf_i+0x112>
 8005270:	6923      	ldr	r3, [r4, #16]
 8005272:	6862      	ldr	r2, [r4, #4]
 8005274:	429a      	cmp	r2, r3
 8005276:	bfde      	ittt	le
 8005278:	2330      	movle	r3, #48	; 0x30
 800527a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800527e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005282:	ebac 0305 	sub.w	r3, ip, r5
 8005286:	6123      	str	r3, [r4, #16]
 8005288:	f8cd 8000 	str.w	r8, [sp]
 800528c:	463b      	mov	r3, r7
 800528e:	aa03      	add	r2, sp, #12
 8005290:	4621      	mov	r1, r4
 8005292:	4630      	mov	r0, r6
 8005294:	f7ff fef6 	bl	8005084 <_printf_common>
 8005298:	3001      	adds	r0, #1
 800529a:	d14d      	bne.n	8005338 <_printf_i+0x1c8>
 800529c:	f04f 30ff 	mov.w	r0, #4294967295
 80052a0:	b005      	add	sp, #20
 80052a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80052a6:	4839      	ldr	r0, [pc, #228]	; (800538c <_printf_i+0x21c>)
 80052a8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80052ac:	6813      	ldr	r3, [r2, #0]
 80052ae:	6821      	ldr	r1, [r4, #0]
 80052b0:	1d1d      	adds	r5, r3, #4
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	6015      	str	r5, [r2, #0]
 80052b6:	060a      	lsls	r2, r1, #24
 80052b8:	d50b      	bpl.n	80052d2 <_printf_i+0x162>
 80052ba:	07ca      	lsls	r2, r1, #31
 80052bc:	bf44      	itt	mi
 80052be:	f041 0120 	orrmi.w	r1, r1, #32
 80052c2:	6021      	strmi	r1, [r4, #0]
 80052c4:	b91b      	cbnz	r3, 80052ce <_printf_i+0x15e>
 80052c6:	6822      	ldr	r2, [r4, #0]
 80052c8:	f022 0220 	bic.w	r2, r2, #32
 80052cc:	6022      	str	r2, [r4, #0]
 80052ce:	2210      	movs	r2, #16
 80052d0:	e7b7      	b.n	8005242 <_printf_i+0xd2>
 80052d2:	064d      	lsls	r5, r1, #25
 80052d4:	bf48      	it	mi
 80052d6:	b29b      	uxthmi	r3, r3
 80052d8:	e7ef      	b.n	80052ba <_printf_i+0x14a>
 80052da:	4665      	mov	r5, ip
 80052dc:	fbb3 f1f2 	udiv	r1, r3, r2
 80052e0:	fb02 3311 	mls	r3, r2, r1, r3
 80052e4:	5cc3      	ldrb	r3, [r0, r3]
 80052e6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80052ea:	460b      	mov	r3, r1
 80052ec:	2900      	cmp	r1, #0
 80052ee:	d1f5      	bne.n	80052dc <_printf_i+0x16c>
 80052f0:	e7b9      	b.n	8005266 <_printf_i+0xf6>
 80052f2:	6813      	ldr	r3, [r2, #0]
 80052f4:	6825      	ldr	r5, [r4, #0]
 80052f6:	6961      	ldr	r1, [r4, #20]
 80052f8:	1d18      	adds	r0, r3, #4
 80052fa:	6010      	str	r0, [r2, #0]
 80052fc:	0628      	lsls	r0, r5, #24
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	d501      	bpl.n	8005306 <_printf_i+0x196>
 8005302:	6019      	str	r1, [r3, #0]
 8005304:	e002      	b.n	800530c <_printf_i+0x19c>
 8005306:	066a      	lsls	r2, r5, #25
 8005308:	d5fb      	bpl.n	8005302 <_printf_i+0x192>
 800530a:	8019      	strh	r1, [r3, #0]
 800530c:	2300      	movs	r3, #0
 800530e:	6123      	str	r3, [r4, #16]
 8005310:	4665      	mov	r5, ip
 8005312:	e7b9      	b.n	8005288 <_printf_i+0x118>
 8005314:	6813      	ldr	r3, [r2, #0]
 8005316:	1d19      	adds	r1, r3, #4
 8005318:	6011      	str	r1, [r2, #0]
 800531a:	681d      	ldr	r5, [r3, #0]
 800531c:	6862      	ldr	r2, [r4, #4]
 800531e:	2100      	movs	r1, #0
 8005320:	4628      	mov	r0, r5
 8005322:	f7fa ff7d 	bl	8000220 <memchr>
 8005326:	b108      	cbz	r0, 800532c <_printf_i+0x1bc>
 8005328:	1b40      	subs	r0, r0, r5
 800532a:	6060      	str	r0, [r4, #4]
 800532c:	6863      	ldr	r3, [r4, #4]
 800532e:	6123      	str	r3, [r4, #16]
 8005330:	2300      	movs	r3, #0
 8005332:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005336:	e7a7      	b.n	8005288 <_printf_i+0x118>
 8005338:	6923      	ldr	r3, [r4, #16]
 800533a:	462a      	mov	r2, r5
 800533c:	4639      	mov	r1, r7
 800533e:	4630      	mov	r0, r6
 8005340:	47c0      	blx	r8
 8005342:	3001      	adds	r0, #1
 8005344:	d0aa      	beq.n	800529c <_printf_i+0x12c>
 8005346:	6823      	ldr	r3, [r4, #0]
 8005348:	079b      	lsls	r3, r3, #30
 800534a:	d413      	bmi.n	8005374 <_printf_i+0x204>
 800534c:	68e0      	ldr	r0, [r4, #12]
 800534e:	9b03      	ldr	r3, [sp, #12]
 8005350:	4298      	cmp	r0, r3
 8005352:	bfb8      	it	lt
 8005354:	4618      	movlt	r0, r3
 8005356:	e7a3      	b.n	80052a0 <_printf_i+0x130>
 8005358:	2301      	movs	r3, #1
 800535a:	464a      	mov	r2, r9
 800535c:	4639      	mov	r1, r7
 800535e:	4630      	mov	r0, r6
 8005360:	47c0      	blx	r8
 8005362:	3001      	adds	r0, #1
 8005364:	d09a      	beq.n	800529c <_printf_i+0x12c>
 8005366:	3501      	adds	r5, #1
 8005368:	68e3      	ldr	r3, [r4, #12]
 800536a:	9a03      	ldr	r2, [sp, #12]
 800536c:	1a9b      	subs	r3, r3, r2
 800536e:	42ab      	cmp	r3, r5
 8005370:	dcf2      	bgt.n	8005358 <_printf_i+0x1e8>
 8005372:	e7eb      	b.n	800534c <_printf_i+0x1dc>
 8005374:	2500      	movs	r5, #0
 8005376:	f104 0919 	add.w	r9, r4, #25
 800537a:	e7f5      	b.n	8005368 <_printf_i+0x1f8>
 800537c:	2b00      	cmp	r3, #0
 800537e:	d1ac      	bne.n	80052da <_printf_i+0x16a>
 8005380:	7803      	ldrb	r3, [r0, #0]
 8005382:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005386:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800538a:	e76c      	b.n	8005266 <_printf_i+0xf6>
 800538c:	08005a59 	.word	0x08005a59
 8005390:	08005a6a 	.word	0x08005a6a

08005394 <memcpy>:
 8005394:	b510      	push	{r4, lr}
 8005396:	1e43      	subs	r3, r0, #1
 8005398:	440a      	add	r2, r1
 800539a:	4291      	cmp	r1, r2
 800539c:	d100      	bne.n	80053a0 <memcpy+0xc>
 800539e:	bd10      	pop	{r4, pc}
 80053a0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053a4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053a8:	e7f7      	b.n	800539a <memcpy+0x6>

080053aa <memmove>:
 80053aa:	4288      	cmp	r0, r1
 80053ac:	b510      	push	{r4, lr}
 80053ae:	eb01 0302 	add.w	r3, r1, r2
 80053b2:	d807      	bhi.n	80053c4 <memmove+0x1a>
 80053b4:	1e42      	subs	r2, r0, #1
 80053b6:	4299      	cmp	r1, r3
 80053b8:	d00a      	beq.n	80053d0 <memmove+0x26>
 80053ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80053c2:	e7f8      	b.n	80053b6 <memmove+0xc>
 80053c4:	4283      	cmp	r3, r0
 80053c6:	d9f5      	bls.n	80053b4 <memmove+0xa>
 80053c8:	1881      	adds	r1, r0, r2
 80053ca:	1ad2      	subs	r2, r2, r3
 80053cc:	42d3      	cmn	r3, r2
 80053ce:	d100      	bne.n	80053d2 <memmove+0x28>
 80053d0:	bd10      	pop	{r4, pc}
 80053d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80053d6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80053da:	e7f7      	b.n	80053cc <memmove+0x22>

080053dc <_free_r>:
 80053dc:	b538      	push	{r3, r4, r5, lr}
 80053de:	4605      	mov	r5, r0
 80053e0:	2900      	cmp	r1, #0
 80053e2:	d045      	beq.n	8005470 <_free_r+0x94>
 80053e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053e8:	1f0c      	subs	r4, r1, #4
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	bfb8      	it	lt
 80053ee:	18e4      	addlt	r4, r4, r3
 80053f0:	f000 f8d2 	bl	8005598 <__malloc_lock>
 80053f4:	4a1f      	ldr	r2, [pc, #124]	; (8005474 <_free_r+0x98>)
 80053f6:	6813      	ldr	r3, [r2, #0]
 80053f8:	4610      	mov	r0, r2
 80053fa:	b933      	cbnz	r3, 800540a <_free_r+0x2e>
 80053fc:	6063      	str	r3, [r4, #4]
 80053fe:	6014      	str	r4, [r2, #0]
 8005400:	4628      	mov	r0, r5
 8005402:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005406:	f000 b8c8 	b.w	800559a <__malloc_unlock>
 800540a:	42a3      	cmp	r3, r4
 800540c:	d90c      	bls.n	8005428 <_free_r+0x4c>
 800540e:	6821      	ldr	r1, [r4, #0]
 8005410:	1862      	adds	r2, r4, r1
 8005412:	4293      	cmp	r3, r2
 8005414:	bf04      	itt	eq
 8005416:	681a      	ldreq	r2, [r3, #0]
 8005418:	685b      	ldreq	r3, [r3, #4]
 800541a:	6063      	str	r3, [r4, #4]
 800541c:	bf04      	itt	eq
 800541e:	1852      	addeq	r2, r2, r1
 8005420:	6022      	streq	r2, [r4, #0]
 8005422:	6004      	str	r4, [r0, #0]
 8005424:	e7ec      	b.n	8005400 <_free_r+0x24>
 8005426:	4613      	mov	r3, r2
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	b10a      	cbz	r2, 8005430 <_free_r+0x54>
 800542c:	42a2      	cmp	r2, r4
 800542e:	d9fa      	bls.n	8005426 <_free_r+0x4a>
 8005430:	6819      	ldr	r1, [r3, #0]
 8005432:	1858      	adds	r0, r3, r1
 8005434:	42a0      	cmp	r0, r4
 8005436:	d10b      	bne.n	8005450 <_free_r+0x74>
 8005438:	6820      	ldr	r0, [r4, #0]
 800543a:	4401      	add	r1, r0
 800543c:	1858      	adds	r0, r3, r1
 800543e:	4282      	cmp	r2, r0
 8005440:	6019      	str	r1, [r3, #0]
 8005442:	d1dd      	bne.n	8005400 <_free_r+0x24>
 8005444:	6810      	ldr	r0, [r2, #0]
 8005446:	6852      	ldr	r2, [r2, #4]
 8005448:	605a      	str	r2, [r3, #4]
 800544a:	4401      	add	r1, r0
 800544c:	6019      	str	r1, [r3, #0]
 800544e:	e7d7      	b.n	8005400 <_free_r+0x24>
 8005450:	d902      	bls.n	8005458 <_free_r+0x7c>
 8005452:	230c      	movs	r3, #12
 8005454:	602b      	str	r3, [r5, #0]
 8005456:	e7d3      	b.n	8005400 <_free_r+0x24>
 8005458:	6820      	ldr	r0, [r4, #0]
 800545a:	1821      	adds	r1, r4, r0
 800545c:	428a      	cmp	r2, r1
 800545e:	bf04      	itt	eq
 8005460:	6811      	ldreq	r1, [r2, #0]
 8005462:	6852      	ldreq	r2, [r2, #4]
 8005464:	6062      	str	r2, [r4, #4]
 8005466:	bf04      	itt	eq
 8005468:	1809      	addeq	r1, r1, r0
 800546a:	6021      	streq	r1, [r4, #0]
 800546c:	605c      	str	r4, [r3, #4]
 800546e:	e7c7      	b.n	8005400 <_free_r+0x24>
 8005470:	bd38      	pop	{r3, r4, r5, pc}
 8005472:	bf00      	nop
 8005474:	200000b0 	.word	0x200000b0

08005478 <_malloc_r>:
 8005478:	b570      	push	{r4, r5, r6, lr}
 800547a:	1ccd      	adds	r5, r1, #3
 800547c:	f025 0503 	bic.w	r5, r5, #3
 8005480:	3508      	adds	r5, #8
 8005482:	2d0c      	cmp	r5, #12
 8005484:	bf38      	it	cc
 8005486:	250c      	movcc	r5, #12
 8005488:	2d00      	cmp	r5, #0
 800548a:	4606      	mov	r6, r0
 800548c:	db01      	blt.n	8005492 <_malloc_r+0x1a>
 800548e:	42a9      	cmp	r1, r5
 8005490:	d903      	bls.n	800549a <_malloc_r+0x22>
 8005492:	230c      	movs	r3, #12
 8005494:	6033      	str	r3, [r6, #0]
 8005496:	2000      	movs	r0, #0
 8005498:	bd70      	pop	{r4, r5, r6, pc}
 800549a:	f000 f87d 	bl	8005598 <__malloc_lock>
 800549e:	4a21      	ldr	r2, [pc, #132]	; (8005524 <_malloc_r+0xac>)
 80054a0:	6814      	ldr	r4, [r2, #0]
 80054a2:	4621      	mov	r1, r4
 80054a4:	b991      	cbnz	r1, 80054cc <_malloc_r+0x54>
 80054a6:	4c20      	ldr	r4, [pc, #128]	; (8005528 <_malloc_r+0xb0>)
 80054a8:	6823      	ldr	r3, [r4, #0]
 80054aa:	b91b      	cbnz	r3, 80054b4 <_malloc_r+0x3c>
 80054ac:	4630      	mov	r0, r6
 80054ae:	f000 f863 	bl	8005578 <_sbrk_r>
 80054b2:	6020      	str	r0, [r4, #0]
 80054b4:	4629      	mov	r1, r5
 80054b6:	4630      	mov	r0, r6
 80054b8:	f000 f85e 	bl	8005578 <_sbrk_r>
 80054bc:	1c43      	adds	r3, r0, #1
 80054be:	d124      	bne.n	800550a <_malloc_r+0x92>
 80054c0:	230c      	movs	r3, #12
 80054c2:	6033      	str	r3, [r6, #0]
 80054c4:	4630      	mov	r0, r6
 80054c6:	f000 f868 	bl	800559a <__malloc_unlock>
 80054ca:	e7e4      	b.n	8005496 <_malloc_r+0x1e>
 80054cc:	680b      	ldr	r3, [r1, #0]
 80054ce:	1b5b      	subs	r3, r3, r5
 80054d0:	d418      	bmi.n	8005504 <_malloc_r+0x8c>
 80054d2:	2b0b      	cmp	r3, #11
 80054d4:	d90f      	bls.n	80054f6 <_malloc_r+0x7e>
 80054d6:	600b      	str	r3, [r1, #0]
 80054d8:	50cd      	str	r5, [r1, r3]
 80054da:	18cc      	adds	r4, r1, r3
 80054dc:	4630      	mov	r0, r6
 80054de:	f000 f85c 	bl	800559a <__malloc_unlock>
 80054e2:	f104 000b 	add.w	r0, r4, #11
 80054e6:	1d23      	adds	r3, r4, #4
 80054e8:	f020 0007 	bic.w	r0, r0, #7
 80054ec:	1ac3      	subs	r3, r0, r3
 80054ee:	d0d3      	beq.n	8005498 <_malloc_r+0x20>
 80054f0:	425a      	negs	r2, r3
 80054f2:	50e2      	str	r2, [r4, r3]
 80054f4:	e7d0      	b.n	8005498 <_malloc_r+0x20>
 80054f6:	428c      	cmp	r4, r1
 80054f8:	684b      	ldr	r3, [r1, #4]
 80054fa:	bf16      	itet	ne
 80054fc:	6063      	strne	r3, [r4, #4]
 80054fe:	6013      	streq	r3, [r2, #0]
 8005500:	460c      	movne	r4, r1
 8005502:	e7eb      	b.n	80054dc <_malloc_r+0x64>
 8005504:	460c      	mov	r4, r1
 8005506:	6849      	ldr	r1, [r1, #4]
 8005508:	e7cc      	b.n	80054a4 <_malloc_r+0x2c>
 800550a:	1cc4      	adds	r4, r0, #3
 800550c:	f024 0403 	bic.w	r4, r4, #3
 8005510:	42a0      	cmp	r0, r4
 8005512:	d005      	beq.n	8005520 <_malloc_r+0xa8>
 8005514:	1a21      	subs	r1, r4, r0
 8005516:	4630      	mov	r0, r6
 8005518:	f000 f82e 	bl	8005578 <_sbrk_r>
 800551c:	3001      	adds	r0, #1
 800551e:	d0cf      	beq.n	80054c0 <_malloc_r+0x48>
 8005520:	6025      	str	r5, [r4, #0]
 8005522:	e7db      	b.n	80054dc <_malloc_r+0x64>
 8005524:	200000b0 	.word	0x200000b0
 8005528:	200000b4 	.word	0x200000b4

0800552c <_realloc_r>:
 800552c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800552e:	4607      	mov	r7, r0
 8005530:	4614      	mov	r4, r2
 8005532:	460e      	mov	r6, r1
 8005534:	b921      	cbnz	r1, 8005540 <_realloc_r+0x14>
 8005536:	4611      	mov	r1, r2
 8005538:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800553c:	f7ff bf9c 	b.w	8005478 <_malloc_r>
 8005540:	b922      	cbnz	r2, 800554c <_realloc_r+0x20>
 8005542:	f7ff ff4b 	bl	80053dc <_free_r>
 8005546:	4625      	mov	r5, r4
 8005548:	4628      	mov	r0, r5
 800554a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800554c:	f000 f826 	bl	800559c <_malloc_usable_size_r>
 8005550:	42a0      	cmp	r0, r4
 8005552:	d20f      	bcs.n	8005574 <_realloc_r+0x48>
 8005554:	4621      	mov	r1, r4
 8005556:	4638      	mov	r0, r7
 8005558:	f7ff ff8e 	bl	8005478 <_malloc_r>
 800555c:	4605      	mov	r5, r0
 800555e:	2800      	cmp	r0, #0
 8005560:	d0f2      	beq.n	8005548 <_realloc_r+0x1c>
 8005562:	4631      	mov	r1, r6
 8005564:	4622      	mov	r2, r4
 8005566:	f7ff ff15 	bl	8005394 <memcpy>
 800556a:	4631      	mov	r1, r6
 800556c:	4638      	mov	r0, r7
 800556e:	f7ff ff35 	bl	80053dc <_free_r>
 8005572:	e7e9      	b.n	8005548 <_realloc_r+0x1c>
 8005574:	4635      	mov	r5, r6
 8005576:	e7e7      	b.n	8005548 <_realloc_r+0x1c>

08005578 <_sbrk_r>:
 8005578:	b538      	push	{r3, r4, r5, lr}
 800557a:	4c06      	ldr	r4, [pc, #24]	; (8005594 <_sbrk_r+0x1c>)
 800557c:	2300      	movs	r3, #0
 800557e:	4605      	mov	r5, r0
 8005580:	4608      	mov	r0, r1
 8005582:	6023      	str	r3, [r4, #0]
 8005584:	f7ff f9f4 	bl	8004970 <_sbrk>
 8005588:	1c43      	adds	r3, r0, #1
 800558a:	d102      	bne.n	8005592 <_sbrk_r+0x1a>
 800558c:	6823      	ldr	r3, [r4, #0]
 800558e:	b103      	cbz	r3, 8005592 <_sbrk_r+0x1a>
 8005590:	602b      	str	r3, [r5, #0]
 8005592:	bd38      	pop	{r3, r4, r5, pc}
 8005594:	200001b8 	.word	0x200001b8

08005598 <__malloc_lock>:
 8005598:	4770      	bx	lr

0800559a <__malloc_unlock>:
 800559a:	4770      	bx	lr

0800559c <_malloc_usable_size_r>:
 800559c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055a0:	1f18      	subs	r0, r3, #4
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	bfbc      	itt	lt
 80055a6:	580b      	ldrlt	r3, [r1, r0]
 80055a8:	18c0      	addlt	r0, r0, r3
 80055aa:	4770      	bx	lr

080055ac <_init>:
 80055ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ae:	bf00      	nop
 80055b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055b2:	bc08      	pop	{r3}
 80055b4:	469e      	mov	lr, r3
 80055b6:	4770      	bx	lr

080055b8 <_fini>:
 80055b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80055ba:	bf00      	nop
 80055bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80055be:	bc08      	pop	{r3}
 80055c0:	469e      	mov	lr, r3
 80055c2:	4770      	bx	lr
