-- ==============================================================
-- Generated by Vitis HLS v2023.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity bicg is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    A_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    A_0_ce0 : OUT STD_LOGIC;
    A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    A_1_ce0 : OUT STD_LOGIC;
    A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    p_ce0 : OUT STD_LOGIC;
    p_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    r_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    r_ce0 : OUT STD_LOGIC;
    r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    s_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    s_out_full_n : IN STD_LOGIC;
    s_out_write : OUT STD_LOGIC;
    q_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    q_out_full_n : IN STD_LOGIC;
    q_out_write : OUT STD_LOGIC );
end;


architecture behav of bicg is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "bicg_bicg,hls_ip_2023_2_2,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-i,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=19695,HLS_SYN_TPT=none,HLS_SYN_MEM=90,HLS_SYN_DSP=0,HLS_SYN_FF=16631,HLS_SYN_LUT=13338,HLS_VERSION=2023_2_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (41 downto 0) := "000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (41 downto 0) := "000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (41 downto 0) := "000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (41 downto 0) := "000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (41 downto 0) := "000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (41 downto 0) := "000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (41 downto 0) := "000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (41 downto 0) := "000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (41 downto 0) := "000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (41 downto 0) := "000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (41 downto 0) := "001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (41 downto 0) := "010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (41 downto 0) := "100000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv64_A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001010";
    constant ap_const_lv64_B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001011";
    constant ap_const_lv64_C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001100";
    constant ap_const_lv64_D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001101";
    constant ap_const_lv64_E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001110";
    constant ap_const_lv64_F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001111";
    constant ap_const_lv64_10 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000";
    constant ap_const_lv64_11 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010001";
    constant ap_const_lv64_12 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010010";
    constant ap_const_lv64_13 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010011";
    constant ap_const_lv64_14 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010100";
    constant ap_const_lv64_15 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010101";
    constant ap_const_lv64_16 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010110";
    constant ap_const_lv64_17 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000010111";
    constant ap_const_lv64_18 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011000";
    constant ap_const_lv64_19 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011001";
    constant ap_const_lv64_1A : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011010";
    constant ap_const_lv64_1B : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011011";
    constant ap_const_lv64_1C : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011100";
    constant ap_const_lv64_1D : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv64_1E : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011110";
    constant ap_const_lv64_1F : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000011111";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (41 downto 0) := "000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal trunc_ln13_fu_1278_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln13_reg_2055 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal add_ln13_fu_1288_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln13_reg_2063 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln13_1_fu_1300_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln13_1_reg_2068 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln5_reg_2072 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_2_reg_2118 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal buff_s_out_1_addr_2_reg_2123 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_3_reg_2128 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_3_reg_2133 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_reg_2138 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_reg_2143 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_1_reg_2148 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_1_reg_2153 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_4_reg_2158 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal buff_s_out_1_addr_4_reg_2163 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_5_reg_2168 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_5_reg_2173 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_2_reg_2178 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_2_reg_2183 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_3_reg_2188 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_3_reg_2193 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_6_reg_2198 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal buff_s_out_1_addr_6_reg_2203 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_7_reg_2208 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_7_reg_2213 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_4_reg_2218 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_4_reg_2223 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_5_reg_2228 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_5_reg_2233 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_8_reg_2238 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal buff_s_out_1_addr_8_reg_2243 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_9_reg_2248 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_9_reg_2253 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_6_reg_2258 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_6_reg_2263 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_7_reg_2268 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_7_reg_2273 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_10_reg_2278 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal buff_s_out_1_addr_10_reg_2283 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_11_reg_2288 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_11_reg_2293 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_8_reg_2298 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_8_reg_2303 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_9_reg_2308 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_9_reg_2313 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_12_reg_2318 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal buff_s_out_1_addr_12_reg_2323 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_13_reg_2328 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_13_reg_2333 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_10_reg_2338 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_10_reg_2343 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_11_reg_2348 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_11_reg_2353 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_14_reg_2358 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal buff_s_out_1_addr_14_reg_2363 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_15_reg_2368 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_15_reg_2373 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_12_reg_2378 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_12_reg_2383 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_13_reg_2388 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_13_reg_2393 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_16_reg_2398 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal buff_s_out_1_addr_16_reg_2403 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_17_reg_2408 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_17_reg_2413 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_14_reg_2418 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_14_reg_2423 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_15_reg_2428 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_15_reg_2433 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_18_reg_2438 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal buff_s_out_1_addr_18_reg_2443 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_19_reg_2448 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_19_reg_2453 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_16_reg_2458 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_16_reg_2463 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_17_reg_2468 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_17_reg_2473 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_20_reg_2478 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal buff_s_out_1_addr_20_reg_2483 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_21_reg_2488 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_21_reg_2493 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_18_reg_2498 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_18_reg_2503 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_19_reg_2508 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_19_reg_2513 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_22_reg_2518 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal buff_s_out_1_addr_22_reg_2523 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_23_reg_2528 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_23_reg_2533 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_20_reg_2538 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_20_reg_2543 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_21_reg_2548 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_21_reg_2553 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_24_reg_2558 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal buff_s_out_1_addr_24_reg_2563 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_25_reg_2568 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_25_reg_2573 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_22_reg_2578 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_22_reg_2583 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_23_reg_2588 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_23_reg_2593 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_26_reg_2598 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal buff_s_out_1_addr_26_reg_2603 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_27_reg_2608 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_27_reg_2613 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_24_reg_2618 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_24_reg_2623 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_25_reg_2628 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_25_reg_2633 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_28_reg_2638 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal buff_s_out_1_addr_28_reg_2643 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_29_reg_2648 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_29_reg_2653 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_26_reg_2658 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_26_reg_2663 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_27_reg_2668 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_27_reg_2673 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_addr_30_reg_2678 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal buff_s_out_1_addr_30_reg_2683 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_addr_31_reg_2688 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_addr_31_reg_2693 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_load_28_reg_2698 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_28_reg_2703 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_29_reg_2708 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_29_reg_2713 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_30_reg_2718 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal buff_s_out_1_load_30_reg_2723 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_load_31_reg_2728 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_load_31_reg_2733 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln29_fu_1605_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln29_reg_2738 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal add_ln29_fu_1615_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln29_reg_2746 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln29_1_fu_1621_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln29_1_reg_2751 : STD_LOGIC_VECTOR (0 downto 0);
    signal buff_q_out_addr_1_reg_2756 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_q_out_1_addr_1_reg_2761 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln31_fu_1641_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln31_reg_2766 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_ce0 : STD_LOGIC;
    signal buff_A_we0 : STD_LOGIC;
    signal buff_A_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce1 : STD_LOGIC;
    signal buff_A_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce2 : STD_LOGIC;
    signal buff_A_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce3 : STD_LOGIC;
    signal buff_A_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce4 : STD_LOGIC;
    signal buff_A_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce5 : STD_LOGIC;
    signal buff_A_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce6 : STD_LOGIC;
    signal buff_A_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce7 : STD_LOGIC;
    signal buff_A_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce8 : STD_LOGIC;
    signal buff_A_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce9 : STD_LOGIC;
    signal buff_A_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_ce10 : STD_LOGIC;
    signal buff_A_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal buff_A_1_ce0 : STD_LOGIC;
    signal buff_A_1_we0 : STD_LOGIC;
    signal buff_A_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce1 : STD_LOGIC;
    signal buff_A_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce2 : STD_LOGIC;
    signal buff_A_1_q2 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce3 : STD_LOGIC;
    signal buff_A_1_q3 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce4 : STD_LOGIC;
    signal buff_A_1_q4 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce5 : STD_LOGIC;
    signal buff_A_1_q5 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce6 : STD_LOGIC;
    signal buff_A_1_q6 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce7 : STD_LOGIC;
    signal buff_A_1_q7 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce8 : STD_LOGIC;
    signal buff_A_1_q8 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce9 : STD_LOGIC;
    signal buff_A_1_q9 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_A_1_ce10 : STD_LOGIC;
    signal buff_A_1_q10 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_p_ce0 : STD_LOGIC;
    signal buff_p_we0 : STD_LOGIC;
    signal buff_p_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_p_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_p_1_ce0 : STD_LOGIC;
    signal buff_p_1_we0 : STD_LOGIC;
    signal buff_p_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_r_ce0 : STD_LOGIC;
    signal buff_r_we0 : STD_LOGIC;
    signal buff_r_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_r_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_r_1_ce0 : STD_LOGIC;
    signal buff_r_1_we0 : STD_LOGIC;
    signal buff_r_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_ce0 : STD_LOGIC;
    signal buff_s_out_we0 : STD_LOGIC;
    signal buff_s_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_ce1 : STD_LOGIC;
    signal buff_s_out_we1 : STD_LOGIC;
    signal buff_s_out_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_ce0 : STD_LOGIC;
    signal buff_s_out_1_we0 : STD_LOGIC;
    signal buff_s_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_s_out_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_s_out_1_ce1 : STD_LOGIC;
    signal buff_s_out_1_we1 : STD_LOGIC;
    signal buff_s_out_1_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_q_out_ce0 : STD_LOGIC;
    signal buff_q_out_we0 : STD_LOGIC;
    signal buff_q_out_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal buff_q_out_1_ce0 : STD_LOGIC;
    signal buff_q_out_1_we0 : STD_LOGIC;
    signal buff_q_out_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal buff_q_out_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6381_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6381_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6280_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6280_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6179_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6179_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6078_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_6078_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5977_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5977_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5876_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5876_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5775_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5775_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5674_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5674_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5573_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5573_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5472_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5472_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5371_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5371_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5270_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5270_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5169_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5169_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5068_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_5068_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4967_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4967_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4866_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4866_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4765_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4765_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4664_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4664_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4563_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4563_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4462_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4462_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4361_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4361_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4260_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4260_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4159_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4159_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4058_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_4058_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3957_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3957_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3856_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3856_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3755_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3755_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3654_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3654_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3553_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3553_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3452_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3452_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3351_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3351_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3250_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3250_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3149_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3149_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3048_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_3048_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2947_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2947_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2846_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2846_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2745_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2745_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2644_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2644_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2543_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2543_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2442_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2442_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2341_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2341_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2240_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2240_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2139_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2139_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2038_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_2038_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1937_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1937_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1836_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1836_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1735_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1735_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1634_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1634_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1533_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1533_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1432_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1432_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1331_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1331_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1230_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1230_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1129_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1129_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1028_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_1028_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_927_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_927_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_826_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_826_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_725_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_725_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_624_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_624_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_523_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_523_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_422_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_422_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_321_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_321_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_220_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_220_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add_119_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add_119_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_add18_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_add18_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_s_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_s_out_write : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_q_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_q_out_write : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_ap_start : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_ap_done : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_ap_idle : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_ap_ready : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0 : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_p_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_p_out_ap_vld : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce : STD_LOGIC;
    signal grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg : STD_LOGIC := '0';
    signal icmp_ln29_fu_1609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal zext_ln13_fu_1294_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln13_fu_1282_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln5_fu_1319_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln5_1_fu_1635_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal i_fu_128 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal ap_CS_fsm_state28 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state28 : signal is "none";
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal ap_CS_fsm_state34 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state34 : signal is "none";
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal i_2_fu_432 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    signal bitcast_ln14_fu_1330_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln15_fu_1336_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln5_2_fu_1625_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_2771_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2771_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2771_ce : STD_LOGIC;
    signal grp_fu_2775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2775_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2775_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_2775_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component bicg_bicg_Pipeline_lprd_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        i : IN STD_LOGIC_VECTOR (5 downto 0);
        A_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        A_0_ce0 : OUT STD_LOGIC;
        A_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        A_1_ce0 : OUT STD_LOGIC;
        A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_we0 : OUT STD_LOGIC;
        buff_A_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_we0 : OUT STD_LOGIC;
        buff_A_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_bicg_Pipeline_lp1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        buff_s_out_1_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_31 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_30 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_29 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_28 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_27 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_26 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_25 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_24 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_23 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_22 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_21 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_20 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_19 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_18 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_17 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_16 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_15 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_14 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_13 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_12 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_11 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_load : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_load : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce1 : OUT STD_LOGIC;
        buff_A_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce2 : OUT STD_LOGIC;
        buff_A_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce3 : OUT STD_LOGIC;
        buff_A_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce4 : OUT STD_LOGIC;
        buff_A_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce5 : OUT STD_LOGIC;
        buff_A_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce6 : OUT STD_LOGIC;
        buff_A_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce7 : OUT STD_LOGIC;
        buff_A_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce8 : OUT STD_LOGIC;
        buff_A_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce9 : OUT STD_LOGIC;
        buff_A_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce10 : OUT STD_LOGIC;
        buff_A_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce1 : OUT STD_LOGIC;
        buff_A_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address2 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce2 : OUT STD_LOGIC;
        buff_A_1_q2 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address3 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce3 : OUT STD_LOGIC;
        buff_A_1_q3 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address4 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce4 : OUT STD_LOGIC;
        buff_A_1_q4 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address5 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce5 : OUT STD_LOGIC;
        buff_A_1_q5 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address6 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce6 : OUT STD_LOGIC;
        buff_A_1_q6 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address7 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce7 : OUT STD_LOGIC;
        buff_A_1_q7 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address8 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce8 : OUT STD_LOGIC;
        buff_A_1_q8 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address9 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce9 : OUT STD_LOGIC;
        buff_A_1_q9 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address10 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce10 : OUT STD_LOGIC;
        buff_A_1_q10 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_r_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_r_ce0 : OUT STD_LOGIC;
        buff_r_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_r_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_r_1_ce0 : OUT STD_LOGIC;
        buff_r_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        add_6381_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_6381_out_ap_vld : OUT STD_LOGIC;
        add_6280_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_6280_out_ap_vld : OUT STD_LOGIC;
        add_6179_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_6179_out_ap_vld : OUT STD_LOGIC;
        add_6078_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_6078_out_ap_vld : OUT STD_LOGIC;
        add_5977_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5977_out_ap_vld : OUT STD_LOGIC;
        add_5876_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5876_out_ap_vld : OUT STD_LOGIC;
        add_5775_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5775_out_ap_vld : OUT STD_LOGIC;
        add_5674_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5674_out_ap_vld : OUT STD_LOGIC;
        add_5573_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5573_out_ap_vld : OUT STD_LOGIC;
        add_5472_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5472_out_ap_vld : OUT STD_LOGIC;
        add_5371_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5371_out_ap_vld : OUT STD_LOGIC;
        add_5270_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5270_out_ap_vld : OUT STD_LOGIC;
        add_5169_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5169_out_ap_vld : OUT STD_LOGIC;
        add_5068_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_5068_out_ap_vld : OUT STD_LOGIC;
        add_4967_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4967_out_ap_vld : OUT STD_LOGIC;
        add_4866_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4866_out_ap_vld : OUT STD_LOGIC;
        add_4765_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4765_out_ap_vld : OUT STD_LOGIC;
        add_4664_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4664_out_ap_vld : OUT STD_LOGIC;
        add_4563_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4563_out_ap_vld : OUT STD_LOGIC;
        add_4462_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4462_out_ap_vld : OUT STD_LOGIC;
        add_4361_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4361_out_ap_vld : OUT STD_LOGIC;
        add_4260_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4260_out_ap_vld : OUT STD_LOGIC;
        add_4159_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4159_out_ap_vld : OUT STD_LOGIC;
        add_4058_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_4058_out_ap_vld : OUT STD_LOGIC;
        add_3957_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3957_out_ap_vld : OUT STD_LOGIC;
        add_3856_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3856_out_ap_vld : OUT STD_LOGIC;
        add_3755_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3755_out_ap_vld : OUT STD_LOGIC;
        add_3654_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3654_out_ap_vld : OUT STD_LOGIC;
        add_3553_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3553_out_ap_vld : OUT STD_LOGIC;
        add_3452_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3452_out_ap_vld : OUT STD_LOGIC;
        add_3351_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3351_out_ap_vld : OUT STD_LOGIC;
        add_3250_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3250_out_ap_vld : OUT STD_LOGIC;
        add_3149_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3149_out_ap_vld : OUT STD_LOGIC;
        add_3048_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_3048_out_ap_vld : OUT STD_LOGIC;
        add_2947_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2947_out_ap_vld : OUT STD_LOGIC;
        add_2846_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2846_out_ap_vld : OUT STD_LOGIC;
        add_2745_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2745_out_ap_vld : OUT STD_LOGIC;
        add_2644_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2644_out_ap_vld : OUT STD_LOGIC;
        add_2543_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2543_out_ap_vld : OUT STD_LOGIC;
        add_2442_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2442_out_ap_vld : OUT STD_LOGIC;
        add_2341_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2341_out_ap_vld : OUT STD_LOGIC;
        add_2240_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2240_out_ap_vld : OUT STD_LOGIC;
        add_2139_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2139_out_ap_vld : OUT STD_LOGIC;
        add_2038_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_2038_out_ap_vld : OUT STD_LOGIC;
        add_1937_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1937_out_ap_vld : OUT STD_LOGIC;
        add_1836_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1836_out_ap_vld : OUT STD_LOGIC;
        add_1735_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1735_out_ap_vld : OUT STD_LOGIC;
        add_1634_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1634_out_ap_vld : OUT STD_LOGIC;
        add_1533_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1533_out_ap_vld : OUT STD_LOGIC;
        add_1432_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1432_out_ap_vld : OUT STD_LOGIC;
        add_1331_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1331_out_ap_vld : OUT STD_LOGIC;
        add_1230_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1230_out_ap_vld : OUT STD_LOGIC;
        add_1129_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1129_out_ap_vld : OUT STD_LOGIC;
        add_1028_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_1028_out_ap_vld : OUT STD_LOGIC;
        add_927_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_927_out_ap_vld : OUT STD_LOGIC;
        add_826_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_826_out_ap_vld : OUT STD_LOGIC;
        add_725_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_725_out_ap_vld : OUT STD_LOGIC;
        add_624_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_624_out_ap_vld : OUT STD_LOGIC;
        add_523_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_523_out_ap_vld : OUT STD_LOGIC;
        add_422_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_422_out_ap_vld : OUT STD_LOGIC;
        add_321_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_321_out_ap_vld : OUT STD_LOGIC;
        add_220_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_220_out_ap_vld : OUT STD_LOGIC;
        add_119_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add_119_out_ap_vld : OUT STD_LOGIC;
        add18_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        add18_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2771_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2771_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_ce : OUT STD_LOGIC;
        grp_fu_2775_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_ce : OUT STD_LOGIC );
    end component;


    component bicg_bicg_Pipeline_lpwr IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        s_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        s_out_full_n : IN STD_LOGIC;
        s_out_write : OUT STD_LOGIC;
        q_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        q_out_full_n : IN STD_LOGIC;
        q_out_write : OUT STD_LOGIC;
        buff_s_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_s_out_ce0 : OUT STD_LOGIC;
        buff_s_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_q_out_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_q_out_ce0 : OUT STD_LOGIC;
        buff_q_out_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_s_out_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_s_out_1_ce0 : OUT STD_LOGIC;
        buff_s_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_q_out_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_q_out_1_ce0 : OUT STD_LOGIC;
        buff_q_out_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_bicg_Pipeline_lp4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        select_ln31 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_2 : IN STD_LOGIC_VECTOR (5 downto 0);
        buff_A_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_ce0 : OUT STD_LOGIC;
        buff_A_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_A_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        buff_A_1_ce0 : OUT STD_LOGIC;
        buff_A_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_ce0 : OUT STD_LOGIC;
        buff_p_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        buff_p_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        buff_p_1_ce0 : OUT STD_LOGIC;
        buff_p_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_out_ap_vld : OUT STD_LOGIC;
        grp_fu_2771_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_2771_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2771_p_ce : OUT STD_LOGIC;
        grp_fu_2775_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_2775_p_ce : OUT STD_LOGIC );
    end component;


    component bicg_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_A_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address3 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address4 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address5 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address6 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address7 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address8 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address9 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address10 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_p_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component bicg_buff_s_out_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    buff_A_U : component bicg_buff_A_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_address0,
        ce0 => buff_A_ce0,
        we0 => buff_A_we0,
        d0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0,
        q0 => buff_A_q0,
        address1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1,
        ce1 => buff_A_ce1,
        q1 => buff_A_q1,
        address2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2,
        ce2 => buff_A_ce2,
        q2 => buff_A_q2,
        address3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3,
        ce3 => buff_A_ce3,
        q3 => buff_A_q3,
        address4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4,
        ce4 => buff_A_ce4,
        q4 => buff_A_q4,
        address5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5,
        ce5 => buff_A_ce5,
        q5 => buff_A_q5,
        address6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6,
        ce6 => buff_A_ce6,
        q6 => buff_A_q6,
        address7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7,
        ce7 => buff_A_ce7,
        q7 => buff_A_q7,
        address8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8,
        ce8 => buff_A_ce8,
        q8 => buff_A_q8,
        address9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9,
        ce9 => buff_A_ce9,
        q9 => buff_A_q9,
        address10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10,
        ce10 => buff_A_ce10,
        q10 => buff_A_q10);

    buff_A_1_U : component bicg_buff_A_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_A_1_address0,
        ce0 => buff_A_1_ce0,
        we0 => buff_A_1_we0,
        d0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0,
        q0 => buff_A_1_q0,
        address1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1,
        ce1 => buff_A_1_ce1,
        q1 => buff_A_1_q1,
        address2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2,
        ce2 => buff_A_1_ce2,
        q2 => buff_A_1_q2,
        address3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3,
        ce3 => buff_A_1_ce3,
        q3 => buff_A_1_q3,
        address4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4,
        ce4 => buff_A_1_ce4,
        q4 => buff_A_1_q4,
        address5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5,
        ce5 => buff_A_1_ce5,
        q5 => buff_A_1_q5,
        address6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6,
        ce6 => buff_A_1_ce6,
        q6 => buff_A_1_q6,
        address7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7,
        ce7 => buff_A_1_ce7,
        q7 => buff_A_1_q7,
        address8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8,
        ce8 => buff_A_1_ce8,
        q8 => buff_A_1_q8,
        address9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9,
        ce9 => buff_A_1_ce9,
        q9 => buff_A_1_q9,
        address10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10,
        ce10 => buff_A_1_ce10,
        q10 => buff_A_1_q10);

    buff_p_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_p_address0,
        ce0 => buff_p_ce0,
        we0 => buff_p_we0,
        d0 => bitcast_ln14_fu_1330_p1,
        q0 => buff_p_q0);

    buff_p_1_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_p_1_address0,
        ce0 => buff_p_1_ce0,
        we0 => buff_p_1_we0,
        d0 => bitcast_ln14_fu_1330_p1,
        q0 => buff_p_1_q0);

    buff_r_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_r_address0,
        ce0 => buff_r_ce0,
        we0 => buff_r_we0,
        d0 => bitcast_ln15_fu_1336_p1,
        q0 => buff_r_q0);

    buff_r_1_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_r_1_address0,
        ce0 => buff_r_1_ce0,
        we0 => buff_r_1_we0,
        d0 => bitcast_ln15_fu_1336_p1,
        q0 => buff_r_1_q0);

    buff_s_out_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_address0,
        ce0 => buff_s_out_ce0,
        we0 => buff_s_out_we0,
        d0 => buff_s_out_d0,
        q0 => buff_s_out_q0,
        address1 => buff_s_out_address1,
        ce1 => buff_s_out_ce1,
        we1 => buff_s_out_we1,
        d1 => buff_s_out_d1,
        q1 => buff_s_out_q1);

    buff_s_out_1_U : component bicg_buff_s_out_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_s_out_1_address0,
        ce0 => buff_s_out_1_ce0,
        we0 => buff_s_out_1_we0,
        d0 => buff_s_out_1_d0,
        q0 => buff_s_out_1_q0,
        address1 => buff_s_out_1_address1,
        ce1 => buff_s_out_1_ce1,
        we1 => buff_s_out_1_we1,
        d1 => buff_s_out_1_d1,
        q1 => buff_s_out_1_q1);

    buff_q_out_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_q_out_address0,
        ce0 => buff_q_out_ce0,
        we0 => buff_q_out_we0,
        d0 => buff_q_out_d0,
        q0 => buff_q_out_q0);

    buff_q_out_1_U : component bicg_buff_p_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => buff_q_out_1_address0,
        ce0 => buff_q_out_1_ce0,
        we0 => buff_q_out_1_we0,
        d0 => buff_q_out_1_d0,
        q0 => buff_q_out_1_q0);

    grp_bicg_Pipeline_lprd_2_fu_1096 : component bicg_bicg_Pipeline_lprd_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lprd_2_fu_1096_ap_start,
        ap_done => grp_bicg_Pipeline_lprd_2_fu_1096_ap_done,
        ap_idle => grp_bicg_Pipeline_lprd_2_fu_1096_ap_idle,
        ap_ready => grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready,
        i => trunc_ln13_reg_2055,
        A_0_address0 => grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0,
        A_0_ce0 => grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0,
        A_0_q0 => A_0_q0,
        A_1_address0 => grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0,
        A_1_ce0 => grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0,
        A_1_q0 => A_1_q0,
        buff_A_address0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0,
        buff_A_we0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0,
        buff_A_d0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_d0,
        buff_A_1_address0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0,
        buff_A_1_we0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0,
        buff_A_1_d0 => grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_d0);

    grp_bicg_Pipeline_lp1_fu_1107 : component bicg_bicg_Pipeline_lp1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lp1_fu_1107_ap_start,
        ap_done => grp_bicg_Pipeline_lp1_fu_1107_ap_done,
        ap_idle => grp_bicg_Pipeline_lp1_fu_1107_ap_idle,
        ap_ready => grp_bicg_Pipeline_lp1_fu_1107_ap_ready,
        buff_s_out_1_load_31 => buff_s_out_1_load_31_reg_2733,
        buff_s_out_load_31 => buff_s_out_load_31_reg_2728,
        buff_s_out_1_load_30 => buff_s_out_1_load_30_reg_2723,
        buff_s_out_load_30 => buff_s_out_load_30_reg_2718,
        buff_s_out_1_load_29 => buff_s_out_1_load_29_reg_2713,
        buff_s_out_load_29 => buff_s_out_load_29_reg_2708,
        buff_s_out_1_load_28 => buff_s_out_1_load_28_reg_2703,
        buff_s_out_load_28 => buff_s_out_load_28_reg_2698,
        buff_s_out_1_load_27 => buff_s_out_1_load_27_reg_2673,
        buff_s_out_load_27 => buff_s_out_load_27_reg_2668,
        buff_s_out_1_load_26 => buff_s_out_1_load_26_reg_2663,
        buff_s_out_load_26 => buff_s_out_load_26_reg_2658,
        buff_s_out_1_load_25 => buff_s_out_1_load_25_reg_2633,
        buff_s_out_load_25 => buff_s_out_load_25_reg_2628,
        buff_s_out_1_load_24 => buff_s_out_1_load_24_reg_2623,
        buff_s_out_load_24 => buff_s_out_load_24_reg_2618,
        buff_s_out_1_load_23 => buff_s_out_1_load_23_reg_2593,
        buff_s_out_load_23 => buff_s_out_load_23_reg_2588,
        buff_s_out_1_load_22 => buff_s_out_1_load_22_reg_2583,
        buff_s_out_load_22 => buff_s_out_load_22_reg_2578,
        buff_s_out_1_load_21 => buff_s_out_1_load_21_reg_2553,
        buff_s_out_load_21 => buff_s_out_load_21_reg_2548,
        buff_s_out_1_load_20 => buff_s_out_1_load_20_reg_2543,
        buff_s_out_load_20 => buff_s_out_load_20_reg_2538,
        buff_s_out_1_load_19 => buff_s_out_1_load_19_reg_2513,
        buff_s_out_load_19 => buff_s_out_load_19_reg_2508,
        buff_s_out_1_load_18 => buff_s_out_1_load_18_reg_2503,
        buff_s_out_load_18 => buff_s_out_load_18_reg_2498,
        buff_s_out_1_load_17 => buff_s_out_1_load_17_reg_2473,
        buff_s_out_load_17 => buff_s_out_load_17_reg_2468,
        buff_s_out_1_load_16 => buff_s_out_1_load_16_reg_2463,
        buff_s_out_load_16 => buff_s_out_load_16_reg_2458,
        buff_s_out_1_load_15 => buff_s_out_1_load_15_reg_2433,
        buff_s_out_load_15 => buff_s_out_load_15_reg_2428,
        buff_s_out_1_load_14 => buff_s_out_1_load_14_reg_2423,
        buff_s_out_load_14 => buff_s_out_load_14_reg_2418,
        buff_s_out_1_load_13 => buff_s_out_1_load_13_reg_2393,
        buff_s_out_load_13 => buff_s_out_load_13_reg_2388,
        buff_s_out_1_load_12 => buff_s_out_1_load_12_reg_2383,
        buff_s_out_load_12 => buff_s_out_load_12_reg_2378,
        buff_s_out_1_load_11 => buff_s_out_1_load_11_reg_2353,
        buff_s_out_load_11 => buff_s_out_load_11_reg_2348,
        buff_s_out_1_load_10 => buff_s_out_1_load_10_reg_2343,
        buff_s_out_load_10 => buff_s_out_load_10_reg_2338,
        buff_s_out_1_load_9 => buff_s_out_1_load_9_reg_2313,
        buff_s_out_load_9 => buff_s_out_load_9_reg_2308,
        buff_s_out_1_load_8 => buff_s_out_1_load_8_reg_2303,
        buff_s_out_load_8 => buff_s_out_load_8_reg_2298,
        buff_s_out_1_load_7 => buff_s_out_1_load_7_reg_2273,
        buff_s_out_load_7 => buff_s_out_load_7_reg_2268,
        buff_s_out_1_load_6 => buff_s_out_1_load_6_reg_2263,
        buff_s_out_load_6 => buff_s_out_load_6_reg_2258,
        buff_s_out_1_load_5 => buff_s_out_1_load_5_reg_2233,
        buff_s_out_load_5 => buff_s_out_load_5_reg_2228,
        buff_s_out_1_load_4 => buff_s_out_1_load_4_reg_2223,
        buff_s_out_load_4 => buff_s_out_load_4_reg_2218,
        buff_s_out_1_load_3 => buff_s_out_1_load_3_reg_2193,
        buff_s_out_load_3 => buff_s_out_load_3_reg_2188,
        buff_s_out_1_load_2 => buff_s_out_1_load_2_reg_2183,
        buff_s_out_load_2 => buff_s_out_load_2_reg_2178,
        buff_s_out_1_load_1 => buff_s_out_1_load_1_reg_2153,
        buff_s_out_load_1 => buff_s_out_load_1_reg_2148,
        buff_s_out_1_load => buff_s_out_1_load_reg_2143,
        buff_s_out_load => buff_s_out_load_reg_2138,
        buff_A_address0 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_address1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address1,
        buff_A_ce1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1,
        buff_A_q1 => buff_A_q1,
        buff_A_address2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address2,
        buff_A_ce2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2,
        buff_A_q2 => buff_A_q2,
        buff_A_address3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address3,
        buff_A_ce3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3,
        buff_A_q3 => buff_A_q3,
        buff_A_address4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address4,
        buff_A_ce4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4,
        buff_A_q4 => buff_A_q4,
        buff_A_address5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address5,
        buff_A_ce5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5,
        buff_A_q5 => buff_A_q5,
        buff_A_address6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address6,
        buff_A_ce6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6,
        buff_A_q6 => buff_A_q6,
        buff_A_address7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address7,
        buff_A_ce7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7,
        buff_A_q7 => buff_A_q7,
        buff_A_address8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address8,
        buff_A_ce8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8,
        buff_A_q8 => buff_A_q8,
        buff_A_address9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address9,
        buff_A_ce9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9,
        buff_A_q9 => buff_A_q9,
        buff_A_address10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_address10,
        buff_A_ce10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10,
        buff_A_q10 => buff_A_q10,
        buff_A_1_address0 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_A_1_address1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address1,
        buff_A_1_ce1 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1,
        buff_A_1_q1 => buff_A_1_q1,
        buff_A_1_address2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address2,
        buff_A_1_ce2 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2,
        buff_A_1_q2 => buff_A_1_q2,
        buff_A_1_address3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address3,
        buff_A_1_ce3 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3,
        buff_A_1_q3 => buff_A_1_q3,
        buff_A_1_address4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address4,
        buff_A_1_ce4 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4,
        buff_A_1_q4 => buff_A_1_q4,
        buff_A_1_address5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address5,
        buff_A_1_ce5 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5,
        buff_A_1_q5 => buff_A_1_q5,
        buff_A_1_address6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address6,
        buff_A_1_ce6 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6,
        buff_A_1_q6 => buff_A_1_q6,
        buff_A_1_address7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address7,
        buff_A_1_ce7 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7,
        buff_A_1_q7 => buff_A_1_q7,
        buff_A_1_address8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address8,
        buff_A_1_ce8 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8,
        buff_A_1_q8 => buff_A_1_q8,
        buff_A_1_address9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address9,
        buff_A_1_ce9 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9,
        buff_A_1_q9 => buff_A_1_q9,
        buff_A_1_address10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address10,
        buff_A_1_ce10 => grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10,
        buff_A_1_q10 => buff_A_1_q10,
        buff_r_address0 => grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0,
        buff_r_ce0 => grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0,
        buff_r_q0 => buff_r_q0,
        buff_r_1_address0 => grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0,
        buff_r_1_ce0 => grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0,
        buff_r_1_q0 => buff_r_1_q0,
        add_6381_out => grp_bicg_Pipeline_lp1_fu_1107_add_6381_out,
        add_6381_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_6381_out_ap_vld,
        add_6280_out => grp_bicg_Pipeline_lp1_fu_1107_add_6280_out,
        add_6280_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_6280_out_ap_vld,
        add_6179_out => grp_bicg_Pipeline_lp1_fu_1107_add_6179_out,
        add_6179_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_6179_out_ap_vld,
        add_6078_out => grp_bicg_Pipeline_lp1_fu_1107_add_6078_out,
        add_6078_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_6078_out_ap_vld,
        add_5977_out => grp_bicg_Pipeline_lp1_fu_1107_add_5977_out,
        add_5977_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5977_out_ap_vld,
        add_5876_out => grp_bicg_Pipeline_lp1_fu_1107_add_5876_out,
        add_5876_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5876_out_ap_vld,
        add_5775_out => grp_bicg_Pipeline_lp1_fu_1107_add_5775_out,
        add_5775_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5775_out_ap_vld,
        add_5674_out => grp_bicg_Pipeline_lp1_fu_1107_add_5674_out,
        add_5674_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5674_out_ap_vld,
        add_5573_out => grp_bicg_Pipeline_lp1_fu_1107_add_5573_out,
        add_5573_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5573_out_ap_vld,
        add_5472_out => grp_bicg_Pipeline_lp1_fu_1107_add_5472_out,
        add_5472_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5472_out_ap_vld,
        add_5371_out => grp_bicg_Pipeline_lp1_fu_1107_add_5371_out,
        add_5371_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5371_out_ap_vld,
        add_5270_out => grp_bicg_Pipeline_lp1_fu_1107_add_5270_out,
        add_5270_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5270_out_ap_vld,
        add_5169_out => grp_bicg_Pipeline_lp1_fu_1107_add_5169_out,
        add_5169_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5169_out_ap_vld,
        add_5068_out => grp_bicg_Pipeline_lp1_fu_1107_add_5068_out,
        add_5068_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_5068_out_ap_vld,
        add_4967_out => grp_bicg_Pipeline_lp1_fu_1107_add_4967_out,
        add_4967_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4967_out_ap_vld,
        add_4866_out => grp_bicg_Pipeline_lp1_fu_1107_add_4866_out,
        add_4866_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4866_out_ap_vld,
        add_4765_out => grp_bicg_Pipeline_lp1_fu_1107_add_4765_out,
        add_4765_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4765_out_ap_vld,
        add_4664_out => grp_bicg_Pipeline_lp1_fu_1107_add_4664_out,
        add_4664_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4664_out_ap_vld,
        add_4563_out => grp_bicg_Pipeline_lp1_fu_1107_add_4563_out,
        add_4563_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4563_out_ap_vld,
        add_4462_out => grp_bicg_Pipeline_lp1_fu_1107_add_4462_out,
        add_4462_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4462_out_ap_vld,
        add_4361_out => grp_bicg_Pipeline_lp1_fu_1107_add_4361_out,
        add_4361_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4361_out_ap_vld,
        add_4260_out => grp_bicg_Pipeline_lp1_fu_1107_add_4260_out,
        add_4260_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4260_out_ap_vld,
        add_4159_out => grp_bicg_Pipeline_lp1_fu_1107_add_4159_out,
        add_4159_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4159_out_ap_vld,
        add_4058_out => grp_bicg_Pipeline_lp1_fu_1107_add_4058_out,
        add_4058_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_4058_out_ap_vld,
        add_3957_out => grp_bicg_Pipeline_lp1_fu_1107_add_3957_out,
        add_3957_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3957_out_ap_vld,
        add_3856_out => grp_bicg_Pipeline_lp1_fu_1107_add_3856_out,
        add_3856_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3856_out_ap_vld,
        add_3755_out => grp_bicg_Pipeline_lp1_fu_1107_add_3755_out,
        add_3755_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3755_out_ap_vld,
        add_3654_out => grp_bicg_Pipeline_lp1_fu_1107_add_3654_out,
        add_3654_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3654_out_ap_vld,
        add_3553_out => grp_bicg_Pipeline_lp1_fu_1107_add_3553_out,
        add_3553_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3553_out_ap_vld,
        add_3452_out => grp_bicg_Pipeline_lp1_fu_1107_add_3452_out,
        add_3452_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3452_out_ap_vld,
        add_3351_out => grp_bicg_Pipeline_lp1_fu_1107_add_3351_out,
        add_3351_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3351_out_ap_vld,
        add_3250_out => grp_bicg_Pipeline_lp1_fu_1107_add_3250_out,
        add_3250_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3250_out_ap_vld,
        add_3149_out => grp_bicg_Pipeline_lp1_fu_1107_add_3149_out,
        add_3149_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3149_out_ap_vld,
        add_3048_out => grp_bicg_Pipeline_lp1_fu_1107_add_3048_out,
        add_3048_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_3048_out_ap_vld,
        add_2947_out => grp_bicg_Pipeline_lp1_fu_1107_add_2947_out,
        add_2947_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2947_out_ap_vld,
        add_2846_out => grp_bicg_Pipeline_lp1_fu_1107_add_2846_out,
        add_2846_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2846_out_ap_vld,
        add_2745_out => grp_bicg_Pipeline_lp1_fu_1107_add_2745_out,
        add_2745_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2745_out_ap_vld,
        add_2644_out => grp_bicg_Pipeline_lp1_fu_1107_add_2644_out,
        add_2644_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2644_out_ap_vld,
        add_2543_out => grp_bicg_Pipeline_lp1_fu_1107_add_2543_out,
        add_2543_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2543_out_ap_vld,
        add_2442_out => grp_bicg_Pipeline_lp1_fu_1107_add_2442_out,
        add_2442_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2442_out_ap_vld,
        add_2341_out => grp_bicg_Pipeline_lp1_fu_1107_add_2341_out,
        add_2341_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2341_out_ap_vld,
        add_2240_out => grp_bicg_Pipeline_lp1_fu_1107_add_2240_out,
        add_2240_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2240_out_ap_vld,
        add_2139_out => grp_bicg_Pipeline_lp1_fu_1107_add_2139_out,
        add_2139_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2139_out_ap_vld,
        add_2038_out => grp_bicg_Pipeline_lp1_fu_1107_add_2038_out,
        add_2038_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_2038_out_ap_vld,
        add_1937_out => grp_bicg_Pipeline_lp1_fu_1107_add_1937_out,
        add_1937_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1937_out_ap_vld,
        add_1836_out => grp_bicg_Pipeline_lp1_fu_1107_add_1836_out,
        add_1836_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1836_out_ap_vld,
        add_1735_out => grp_bicg_Pipeline_lp1_fu_1107_add_1735_out,
        add_1735_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1735_out_ap_vld,
        add_1634_out => grp_bicg_Pipeline_lp1_fu_1107_add_1634_out,
        add_1634_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1634_out_ap_vld,
        add_1533_out => grp_bicg_Pipeline_lp1_fu_1107_add_1533_out,
        add_1533_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1533_out_ap_vld,
        add_1432_out => grp_bicg_Pipeline_lp1_fu_1107_add_1432_out,
        add_1432_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1432_out_ap_vld,
        add_1331_out => grp_bicg_Pipeline_lp1_fu_1107_add_1331_out,
        add_1331_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1331_out_ap_vld,
        add_1230_out => grp_bicg_Pipeline_lp1_fu_1107_add_1230_out,
        add_1230_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1230_out_ap_vld,
        add_1129_out => grp_bicg_Pipeline_lp1_fu_1107_add_1129_out,
        add_1129_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1129_out_ap_vld,
        add_1028_out => grp_bicg_Pipeline_lp1_fu_1107_add_1028_out,
        add_1028_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_1028_out_ap_vld,
        add_927_out => grp_bicg_Pipeline_lp1_fu_1107_add_927_out,
        add_927_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_927_out_ap_vld,
        add_826_out => grp_bicg_Pipeline_lp1_fu_1107_add_826_out,
        add_826_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_826_out_ap_vld,
        add_725_out => grp_bicg_Pipeline_lp1_fu_1107_add_725_out,
        add_725_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_725_out_ap_vld,
        add_624_out => grp_bicg_Pipeline_lp1_fu_1107_add_624_out,
        add_624_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_624_out_ap_vld,
        add_523_out => grp_bicg_Pipeline_lp1_fu_1107_add_523_out,
        add_523_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_523_out_ap_vld,
        add_422_out => grp_bicg_Pipeline_lp1_fu_1107_add_422_out,
        add_422_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_422_out_ap_vld,
        add_321_out => grp_bicg_Pipeline_lp1_fu_1107_add_321_out,
        add_321_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_321_out_ap_vld,
        add_220_out => grp_bicg_Pipeline_lp1_fu_1107_add_220_out,
        add_220_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_220_out_ap_vld,
        add_119_out => grp_bicg_Pipeline_lp1_fu_1107_add_119_out,
        add_119_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add_119_out_ap_vld,
        add18_out => grp_bicg_Pipeline_lp1_fu_1107_add18_out,
        add18_out_ap_vld => grp_bicg_Pipeline_lp1_fu_1107_add18_out_ap_vld,
        grp_fu_2771_p_din0 => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0,
        grp_fu_2771_p_din1 => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1,
        grp_fu_2771_p_opcode => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_opcode,
        grp_fu_2771_p_dout0 => grp_fu_2771_p2,
        grp_fu_2771_p_ce => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce,
        grp_fu_2775_p_din0 => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0,
        grp_fu_2775_p_din1 => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1,
        grp_fu_2775_p_dout0 => grp_fu_2775_p2,
        grp_fu_2775_p_ce => grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce);

    grp_bicg_Pipeline_lpwr_fu_1247 : component bicg_bicg_Pipeline_lpwr
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lpwr_fu_1247_ap_start,
        ap_done => grp_bicg_Pipeline_lpwr_fu_1247_ap_done,
        ap_idle => grp_bicg_Pipeline_lpwr_fu_1247_ap_idle,
        ap_ready => grp_bicg_Pipeline_lpwr_fu_1247_ap_ready,
        s_out_din => grp_bicg_Pipeline_lpwr_fu_1247_s_out_din,
        s_out_full_n => s_out_full_n,
        s_out_write => grp_bicg_Pipeline_lpwr_fu_1247_s_out_write,
        q_out_din => grp_bicg_Pipeline_lpwr_fu_1247_q_out_din,
        q_out_full_n => q_out_full_n,
        q_out_write => grp_bicg_Pipeline_lpwr_fu_1247_q_out_write,
        buff_s_out_address0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0,
        buff_s_out_ce0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0,
        buff_s_out_q0 => buff_s_out_q0,
        buff_q_out_address0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0,
        buff_q_out_ce0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0,
        buff_q_out_q0 => buff_q_out_q0,
        buff_s_out_1_address0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0,
        buff_s_out_1_ce0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0,
        buff_s_out_1_q0 => buff_s_out_1_q0,
        buff_q_out_1_address0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0,
        buff_q_out_1_ce0 => grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0,
        buff_q_out_1_q0 => buff_q_out_1_q0);

    grp_bicg_Pipeline_lp4_fu_1259 : component bicg_bicg_Pipeline_lp4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_bicg_Pipeline_lp4_fu_1259_ap_start,
        ap_done => grp_bicg_Pipeline_lp4_fu_1259_ap_done,
        ap_idle => grp_bicg_Pipeline_lp4_fu_1259_ap_idle,
        ap_ready => grp_bicg_Pipeline_lp4_fu_1259_ap_ready,
        select_ln31 => select_ln31_reg_2766,
        i_2 => trunc_ln29_reg_2738,
        buff_A_address0 => grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0,
        buff_A_ce0 => grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0,
        buff_A_q0 => buff_A_q0,
        buff_A_1_address0 => grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0,
        buff_A_1_ce0 => grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0,
        buff_A_1_q0 => buff_A_1_q0,
        buff_p_address0 => grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0,
        buff_p_ce0 => grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0,
        buff_p_q0 => buff_p_q0,
        buff_p_1_address0 => grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0,
        buff_p_1_ce0 => grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0,
        buff_p_1_q0 => buff_p_1_q0,
        p_out => grp_bicg_Pipeline_lp4_fu_1259_p_out,
        p_out_ap_vld => grp_bicg_Pipeline_lp4_fu_1259_p_out_ap_vld,
        grp_fu_2771_p_din0 => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0,
        grp_fu_2771_p_din1 => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1,
        grp_fu_2771_p_opcode => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_opcode,
        grp_fu_2771_p_dout0 => grp_fu_2771_p2,
        grp_fu_2771_p_ce => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce,
        grp_fu_2775_p_din0 => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0,
        grp_fu_2775_p_din1 => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1,
        grp_fu_2775_p_dout0 => grp_fu_2775_p2,
        grp_fu_2775_p_ce => grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce);

    fadd_32ns_32ns_32_4_full_dsp_1_U199 : component bicg_fadd_32ns_32ns_32_4_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2771_p0,
        din1 => grp_fu_2771_p1,
        ce => grp_fu_2771_ce,
        dout => grp_fu_2771_p2);

    fmul_32ns_32ns_32_3_max_dsp_1_U200 : component bicg_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_2775_p0,
        din1 => grp_fu_2775_p1,
        ce => grp_fu_2775_ce,
        dout => grp_fu_2775_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lp1_fu_1107_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
                    grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lp4_fu_1259_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lprd_2_fu_1096_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_1))) then 
                    grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_bicg_Pipeline_lpwr_fu_1247_ap_ready = ap_const_logic_1)) then 
                    grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln13_fu_1282_p2 = ap_const_lv1_1))) then 
                i_2_fu_432 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
                i_2_fu_432 <= add_ln29_reg_2746;
            end if; 
        end if;
    end process;

    i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_128 <= ap_const_lv7_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                i_fu_128 <= add_ln13_reg_2063;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln13_reg_2063 <= add_ln13_fu_1288_p2;
                lshr_ln5_reg_2072 <= i_fu_128(5 downto 1);
                trunc_ln13_1_reg_2068 <= trunc_ln13_1_fu_1300_p1;
                trunc_ln13_reg_2055 <= trunc_ln13_fu_1278_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                add_ln29_reg_2746 <= add_ln29_fu_1615_p2;
                buff_q_out_1_addr_1_reg_2761 <= zext_ln5_1_fu_1635_p1(5 - 1 downto 0);
                buff_q_out_addr_1_reg_2756 <= zext_ln5_1_fu_1635_p1(5 - 1 downto 0);
                trunc_ln29_1_reg_2751 <= trunc_ln29_1_fu_1621_p1;
                trunc_ln29_reg_2738 <= trunc_ln29_fu_1605_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                buff_s_out_1_load_10_reg_2343 <= buff_s_out_1_q0;
                buff_s_out_1_load_11_reg_2353 <= buff_s_out_1_q1;
                buff_s_out_load_10_reg_2338 <= buff_s_out_q0;
                buff_s_out_load_11_reg_2348 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                buff_s_out_1_load_12_reg_2383 <= buff_s_out_1_q0;
                buff_s_out_1_load_13_reg_2393 <= buff_s_out_1_q1;
                buff_s_out_load_12_reg_2378 <= buff_s_out_q0;
                buff_s_out_load_13_reg_2388 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                buff_s_out_1_load_14_reg_2423 <= buff_s_out_1_q0;
                buff_s_out_1_load_15_reg_2433 <= buff_s_out_1_q1;
                buff_s_out_load_14_reg_2418 <= buff_s_out_q0;
                buff_s_out_load_15_reg_2428 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                buff_s_out_1_load_16_reg_2463 <= buff_s_out_1_q0;
                buff_s_out_1_load_17_reg_2473 <= buff_s_out_1_q1;
                buff_s_out_load_16_reg_2458 <= buff_s_out_q0;
                buff_s_out_load_17_reg_2468 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then
                buff_s_out_1_load_18_reg_2503 <= buff_s_out_1_q0;
                buff_s_out_1_load_19_reg_2513 <= buff_s_out_1_q1;
                buff_s_out_load_18_reg_2498 <= buff_s_out_q0;
                buff_s_out_load_19_reg_2508 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                buff_s_out_1_load_1_reg_2153 <= buff_s_out_1_q0;
                buff_s_out_1_load_reg_2143 <= buff_s_out_1_q1;
                buff_s_out_load_1_reg_2148 <= buff_s_out_q0;
                buff_s_out_load_reg_2138 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                buff_s_out_1_load_20_reg_2543 <= buff_s_out_1_q0;
                buff_s_out_1_load_21_reg_2553 <= buff_s_out_1_q1;
                buff_s_out_load_20_reg_2538 <= buff_s_out_q0;
                buff_s_out_load_21_reg_2548 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                buff_s_out_1_load_22_reg_2583 <= buff_s_out_1_q0;
                buff_s_out_1_load_23_reg_2593 <= buff_s_out_1_q1;
                buff_s_out_load_22_reg_2578 <= buff_s_out_q0;
                buff_s_out_load_23_reg_2588 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then
                buff_s_out_1_load_24_reg_2623 <= buff_s_out_1_q0;
                buff_s_out_1_load_25_reg_2633 <= buff_s_out_1_q1;
                buff_s_out_load_24_reg_2618 <= buff_s_out_q0;
                buff_s_out_load_25_reg_2628 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state18)) then
                buff_s_out_1_load_26_reg_2663 <= buff_s_out_1_q0;
                buff_s_out_1_load_27_reg_2673 <= buff_s_out_1_q1;
                buff_s_out_load_26_reg_2658 <= buff_s_out_q0;
                buff_s_out_load_27_reg_2668 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                buff_s_out_1_load_28_reg_2703 <= buff_s_out_1_q0;
                buff_s_out_1_load_29_reg_2713 <= buff_s_out_1_q1;
                buff_s_out_load_28_reg_2698 <= buff_s_out_q0;
                buff_s_out_load_29_reg_2708 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                buff_s_out_1_load_2_reg_2183 <= buff_s_out_1_q0;
                buff_s_out_1_load_3_reg_2193 <= buff_s_out_1_q1;
                buff_s_out_load_2_reg_2178 <= buff_s_out_q0;
                buff_s_out_load_3_reg_2188 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then
                buff_s_out_1_load_30_reg_2723 <= buff_s_out_1_q0;
                buff_s_out_1_load_31_reg_2733 <= buff_s_out_1_q1;
                buff_s_out_load_30_reg_2718 <= buff_s_out_q0;
                buff_s_out_load_31_reg_2728 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                buff_s_out_1_load_4_reg_2223 <= buff_s_out_1_q0;
                buff_s_out_1_load_5_reg_2233 <= buff_s_out_1_q1;
                buff_s_out_load_4_reg_2218 <= buff_s_out_q0;
                buff_s_out_load_5_reg_2228 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                buff_s_out_1_load_6_reg_2263 <= buff_s_out_1_q0;
                buff_s_out_1_load_7_reg_2273 <= buff_s_out_1_q1;
                buff_s_out_load_6_reg_2258 <= buff_s_out_q0;
                buff_s_out_load_7_reg_2268 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                buff_s_out_1_load_8_reg_2303 <= buff_s_out_1_q0;
                buff_s_out_1_load_9_reg_2313 <= buff_s_out_1_q1;
                buff_s_out_load_8_reg_2298 <= buff_s_out_q0;
                buff_s_out_load_9_reg_2308 <= buff_s_out_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state39)) then
                select_ln31_reg_2766 <= select_ln31_fu_1641_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state38, grp_bicg_Pipeline_lprd_2_fu_1096_ap_done, grp_bicg_Pipeline_lp1_fu_1107_ap_done, grp_bicg_Pipeline_lpwr_fu_1247_ap_done, grp_bicg_Pipeline_lp4_fu_1259_ap_done, ap_CS_fsm_state4, ap_CS_fsm_state21, icmp_ln29_fu_1609_p2, ap_CS_fsm_state42, ap_CS_fsm_state40, icmp_ln13_fu_1282_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln13_fu_1282_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((grp_bicg_Pipeline_lprd_2_fu_1096_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                if (((grp_bicg_Pipeline_lp1_fu_1107_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state21))) then
                    ap_NS_fsm <= ap_ST_fsm_state22;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                if (((grp_bicg_Pipeline_lp4_fu_1259_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state41;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state42 => 
                if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state42;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    A_0_address0 <= grp_bicg_Pipeline_lprd_2_fu_1096_A_0_address0;
    A_0_ce0 <= grp_bicg_Pipeline_lprd_2_fu_1096_A_0_ce0;
    A_1_address0 <= grp_bicg_Pipeline_lprd_2_fu_1096_A_1_address0;
    A_1_ce0 <= grp_bicg_Pipeline_lprd_2_fu_1096_A_1_ce0;
    add_ln13_fu_1288_p2 <= std_logic_vector(unsigned(i_fu_128) + unsigned(ap_const_lv7_1));
    add_ln29_fu_1615_p2 <= std_logic_vector(unsigned(i_2_fu_432) + unsigned(ap_const_lv7_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state28 <= ap_CS_fsm(27);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state34 <= ap_CS_fsm(33);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_CS_fsm_state41 <= ap_CS_fsm(40);
    ap_CS_fsm_state42 <= ap_CS_fsm(41);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;

    ap_ST_fsm_state21_blk_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_ap_done)
    begin
        if ((grp_bicg_Pipeline_lp1_fu_1107_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state21_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state21_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_ap_done)
    begin
        if ((grp_bicg_Pipeline_lp4_fu_1259_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state41_blk <= ap_const_logic_0;

    ap_ST_fsm_state42_blk_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_1247_ap_done)
    begin
        if ((grp_bicg_Pipeline_lpwr_fu_1247_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state42_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state42_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_ap_done)
    begin
        if ((grp_bicg_Pipeline_lprd_2_fu_1096_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_1247_ap_done, ap_CS_fsm_state42)
    begin
        if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_1247_ap_done, ap_CS_fsm_state42)
    begin
        if (((grp_bicg_Pipeline_lpwr_fu_1247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state42))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln14_fu_1330_p1 <= p_q0;
    bitcast_ln15_fu_1336_p1 <= r_q0;

    buff_A_1_address0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0, grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0, grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_address0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_address0;
        else 
            buff_A_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_1_ce0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0, grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0, grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_ce0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_ce0;
        else 
            buff_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce1 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce1;
        else 
            buff_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce10_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce10 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce10;
        else 
            buff_A_1_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce2_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce2 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce2;
        else 
            buff_A_1_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce3_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce3 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce3;
        else 
            buff_A_1_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce4_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce4 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce4;
        else 
            buff_A_1_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce5_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce5 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce5;
        else 
            buff_A_1_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce6_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce6 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce6;
        else 
            buff_A_1_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce7_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce7 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce7;
        else 
            buff_A_1_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce8_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce8 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce8;
        else 
            buff_A_1_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_ce9_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_1_ce9 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_1_ce9;
        else 
            buff_A_1_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_1_we0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_1_we0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_1_we0;
        else 
            buff_A_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_address0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0, grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0, grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_address0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_address0;
        else 
            buff_A_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    buff_A_ce0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0, grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0, grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0, ap_CS_fsm_state4, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_ce0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_ce0;
        else 
            buff_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce1 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce1;
        else 
            buff_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce10_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce10 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce10;
        else 
            buff_A_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce2_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce2 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce2;
        else 
            buff_A_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce3_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce3 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce3;
        else 
            buff_A_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce4_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce4 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce4;
        else 
            buff_A_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce5_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce5 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce5;
        else 
            buff_A_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce6_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce6 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce6;
        else 
            buff_A_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce7_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce7 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce7;
        else 
            buff_A_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce8_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce8 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce8;
        else 
            buff_A_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_ce9_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_A_ce9 <= grp_bicg_Pipeline_lp1_fu_1107_buff_A_ce9;
        else 
            buff_A_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    buff_A_we0_assign_proc : process(grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            buff_A_we0 <= grp_bicg_Pipeline_lprd_2_fu_1096_buff_A_we0;
        else 
            buff_A_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_1_address0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state40, zext_ln5_fu_1319_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_1_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_p_1_address0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_address0;
        else 
            buff_p_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_p_1_ce0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_p_1_ce0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_p_1_ce0;
        else 
            buff_p_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_1_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_1))) then 
            buff_p_1_we0 <= ap_const_logic_1;
        else 
            buff_p_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_address0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0, ap_CS_fsm_state3, ap_CS_fsm_state40, zext_ln5_fu_1319_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_p_address0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_p_address0;
        else 
            buff_p_address0 <= "XXXXX";
        end if; 
    end process;


    buff_p_ce0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0, ap_CS_fsm_state3, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_p_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            buff_p_ce0 <= grp_bicg_Pipeline_lp4_fu_1259_buff_p_ce0;
        else 
            buff_p_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_p_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_0))) then 
            buff_p_we0 <= ap_const_logic_1;
        else 
            buff_p_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_1_address0_assign_proc : process(ap_CS_fsm_state38, buff_q_out_1_addr_1_reg_2761, grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0, ap_CS_fsm_state3, icmp_ln29_fu_1609_p2, ap_CS_fsm_state42, zext_ln5_fu_1319_p1, zext_ln5_1_fu_1635_p1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            buff_q_out_1_address0 <= buff_q_out_1_addr_1_reg_2761;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_0))) then 
            buff_q_out_1_address0 <= zext_ln5_1_fu_1635_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_q_out_1_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_q_out_1_address0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_address0;
        else 
            buff_q_out_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_q_out_1_ce0_assign_proc : process(ap_CS_fsm_state38, grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0, ap_CS_fsm_state3, icmp_ln29_fu_1609_p2, ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_0)))) then 
            buff_q_out_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_q_out_1_ce0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_1_ce0;
        else 
            buff_q_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_1_d0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_p_out, ap_CS_fsm_state3, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            buff_q_out_1_d0 <= grp_bicg_Pipeline_lp4_fu_1259_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_q_out_1_d0 <= ap_const_lv32_0;
        else 
            buff_q_out_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_q_out_1_we0_assign_proc : process(trunc_ln13_1_reg_2068, trunc_ln29_1_reg_2751, ap_CS_fsm_state3, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_1)) or ((trunc_ln29_1_reg_2751 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            buff_q_out_1_we0 <= ap_const_logic_1;
        else 
            buff_q_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_address0_assign_proc : process(ap_CS_fsm_state38, buff_q_out_addr_1_reg_2756, grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0, ap_CS_fsm_state3, icmp_ln29_fu_1609_p2, ap_CS_fsm_state42, zext_ln5_fu_1319_p1, zext_ln5_1_fu_1635_p1, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            buff_q_out_address0 <= buff_q_out_addr_1_reg_2756;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_0))) then 
            buff_q_out_address0 <= zext_ln5_1_fu_1635_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_q_out_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_q_out_address0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_address0;
        else 
            buff_q_out_address0 <= "XXXXX";
        end if; 
    end process;


    buff_q_out_ce0_assign_proc : process(ap_CS_fsm_state38, grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0, ap_CS_fsm_state3, icmp_ln29_fu_1609_p2, ap_CS_fsm_state42, ap_CS_fsm_state41)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state41) or ((ap_const_logic_1 = ap_CS_fsm_state38) and (icmp_ln29_fu_1609_p2 = ap_const_lv1_0)))) then 
            buff_q_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_q_out_ce0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_q_out_ce0;
        else 
            buff_q_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_q_out_d0_assign_proc : process(grp_bicg_Pipeline_lp4_fu_1259_p_out, ap_CS_fsm_state3, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state41)) then 
            buff_q_out_d0 <= grp_bicg_Pipeline_lp4_fu_1259_p_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_q_out_d0 <= ap_const_lv32_0;
        else 
            buff_q_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_q_out_we0_assign_proc : process(trunc_ln13_1_reg_2068, trunc_ln29_1_reg_2751, ap_CS_fsm_state3, ap_CS_fsm_state41)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_0)) or ((trunc_ln29_1_reg_2751 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state41)))) then 
            buff_q_out_we0 <= ap_const_logic_1;
        else 
            buff_q_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_r_1_address0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state21, zext_ln5_fu_1319_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_r_1_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_r_1_address0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_address0;
        else 
            buff_r_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_r_1_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_r_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_r_1_ce0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_r_1_ce0;
        else 
            buff_r_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_r_1_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_1))) then 
            buff_r_1_we0 <= ap_const_logic_1;
        else 
            buff_r_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_r_address0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0, ap_CS_fsm_state3, ap_CS_fsm_state21, zext_ln5_fu_1319_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_r_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_r_address0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_r_address0;
        else 
            buff_r_address0 <= "XXXXX";
        end if; 
    end process;


    buff_r_ce0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0, ap_CS_fsm_state3, ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_r_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            buff_r_ce0 <= grp_bicg_Pipeline_lp1_fu_1107_buff_r_ce0;
        else 
            buff_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_r_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_0))) then 
            buff_r_we0 <= ap_const_logic_1;
        else 
            buff_r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    buff_s_out_1_addr_10_reg_2283 <= ap_const_lv64_A(5 - 1 downto 0);
    buff_s_out_1_addr_11_reg_2293 <= ap_const_lv64_B(5 - 1 downto 0);
    buff_s_out_1_addr_12_reg_2323 <= ap_const_lv64_C(5 - 1 downto 0);
    buff_s_out_1_addr_13_reg_2333 <= ap_const_lv64_D(5 - 1 downto 0);
    buff_s_out_1_addr_14_reg_2363 <= ap_const_lv64_E(5 - 1 downto 0);
    buff_s_out_1_addr_15_reg_2373 <= ap_const_lv64_F(5 - 1 downto 0);
    buff_s_out_1_addr_16_reg_2403 <= ap_const_lv64_10(5 - 1 downto 0);
    buff_s_out_1_addr_17_reg_2413 <= ap_const_lv64_11(5 - 1 downto 0);
    buff_s_out_1_addr_18_reg_2443 <= ap_const_lv64_12(5 - 1 downto 0);
    buff_s_out_1_addr_19_reg_2453 <= ap_const_lv64_13(5 - 1 downto 0);
    buff_s_out_1_addr_20_reg_2483 <= ap_const_lv64_14(5 - 1 downto 0);
    buff_s_out_1_addr_21_reg_2493 <= ap_const_lv64_15(5 - 1 downto 0);
    buff_s_out_1_addr_22_reg_2523 <= ap_const_lv64_16(5 - 1 downto 0);
    buff_s_out_1_addr_23_reg_2533 <= ap_const_lv64_17(5 - 1 downto 0);
    buff_s_out_1_addr_24_reg_2563 <= ap_const_lv64_18(5 - 1 downto 0);
    buff_s_out_1_addr_25_reg_2573 <= ap_const_lv64_19(5 - 1 downto 0);
    buff_s_out_1_addr_26_reg_2603 <= ap_const_lv64_1A(5 - 1 downto 0);
    buff_s_out_1_addr_27_reg_2613 <= ap_const_lv64_1B(5 - 1 downto 0);
    buff_s_out_1_addr_28_reg_2643 <= ap_const_lv64_1C(5 - 1 downto 0);
    buff_s_out_1_addr_29_reg_2653 <= ap_const_lv64_1D(5 - 1 downto 0);
    buff_s_out_1_addr_2_reg_2123 <= ap_const_lv64_2(5 - 1 downto 0);
    buff_s_out_1_addr_30_reg_2683 <= ap_const_lv64_1E(5 - 1 downto 0);
    buff_s_out_1_addr_31_reg_2693 <= ap_const_lv64_1F(5 - 1 downto 0);
    buff_s_out_1_addr_3_reg_2133 <= ap_const_lv64_3(5 - 1 downto 0);
    buff_s_out_1_addr_4_reg_2163 <= ap_const_lv64_4(5 - 1 downto 0);
    buff_s_out_1_addr_5_reg_2173 <= ap_const_lv64_5(5 - 1 downto 0);
    buff_s_out_1_addr_6_reg_2203 <= ap_const_lv64_6(5 - 1 downto 0);
    buff_s_out_1_addr_7_reg_2213 <= ap_const_lv64_7(5 - 1 downto 0);
    buff_s_out_1_addr_8_reg_2243 <= ap_const_lv64_8(5 - 1 downto 0);
    buff_s_out_1_addr_9_reg_2253 <= ap_const_lv64_9(5 - 1 downto 0);

    buff_s_out_1_address0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, buff_s_out_1_addr_2_reg_2123, ap_CS_fsm_state6, buff_s_out_1_addr_4_reg_2163, ap_CS_fsm_state7, buff_s_out_1_addr_6_reg_2203, ap_CS_fsm_state8, buff_s_out_1_addr_8_reg_2243, ap_CS_fsm_state9, buff_s_out_1_addr_10_reg_2283, ap_CS_fsm_state10, buff_s_out_1_addr_12_reg_2323, ap_CS_fsm_state11, buff_s_out_1_addr_14_reg_2363, ap_CS_fsm_state12, buff_s_out_1_addr_16_reg_2403, ap_CS_fsm_state13, buff_s_out_1_addr_18_reg_2443, ap_CS_fsm_state14, buff_s_out_1_addr_20_reg_2483, ap_CS_fsm_state15, buff_s_out_1_addr_22_reg_2523, ap_CS_fsm_state16, buff_s_out_1_addr_24_reg_2563, ap_CS_fsm_state17, buff_s_out_1_addr_26_reg_2603, ap_CS_fsm_state18, buff_s_out_1_addr_28_reg_2643, ap_CS_fsm_state19, buff_s_out_1_addr_30_reg_2683, grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state42, zext_ln5_fu_1319_p1, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_30_reg_2683;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_28_reg_2643;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_26_reg_2603;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_24_reg_2563;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_22_reg_2523;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_20_reg_2483;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_18_reg_2443;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_16_reg_2403;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_14_reg_2363;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_12_reg_2323;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_10_reg_2283;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_8_reg_2243;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_6_reg_2203;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_4_reg_2163;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_1_address0 <= buff_s_out_1_addr_2_reg_2123;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_1_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_s_out_1_address0 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_s_out_1_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_s_out_1_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_s_out_1_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_s_out_1_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_s_out_1_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_s_out_1_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_s_out_1_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_s_out_1_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_1_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_s_out_1_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_s_out_1_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_s_out_1_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_s_out_1_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_s_out_1_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_s_out_1_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_s_out_1_address0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_address0;
        else 
            buff_s_out_1_address0 <= "XXXXX";
        end if; 
    end process;


    buff_s_out_1_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, buff_s_out_1_addr_3_reg_2133, ap_CS_fsm_state6, buff_s_out_1_addr_5_reg_2173, ap_CS_fsm_state7, buff_s_out_1_addr_7_reg_2213, ap_CS_fsm_state8, buff_s_out_1_addr_9_reg_2253, ap_CS_fsm_state9, buff_s_out_1_addr_11_reg_2293, ap_CS_fsm_state10, buff_s_out_1_addr_13_reg_2333, ap_CS_fsm_state11, buff_s_out_1_addr_15_reg_2373, ap_CS_fsm_state12, buff_s_out_1_addr_17_reg_2413, ap_CS_fsm_state13, buff_s_out_1_addr_19_reg_2453, ap_CS_fsm_state14, buff_s_out_1_addr_21_reg_2493, ap_CS_fsm_state15, buff_s_out_1_addr_23_reg_2533, ap_CS_fsm_state16, buff_s_out_1_addr_25_reg_2573, ap_CS_fsm_state17, buff_s_out_1_addr_27_reg_2613, ap_CS_fsm_state18, buff_s_out_1_addr_29_reg_2653, ap_CS_fsm_state19, buff_s_out_1_addr_31_reg_2693, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_31_reg_2693;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_29_reg_2653;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_27_reg_2613;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_25_reg_2573;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_23_reg_2533;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_21_reg_2493;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_19_reg_2453;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_17_reg_2413;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_15_reg_2373;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_13_reg_2333;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_11_reg_2293;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_9_reg_2253;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_7_reg_2213;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_5_reg_2173;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_1_address1 <= buff_s_out_1_addr_3_reg_2133;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_1_address1 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_s_out_1_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_s_out_1_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_s_out_1_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_s_out_1_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_s_out_1_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_s_out_1_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_s_out_1_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_s_out_1_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_s_out_1_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_1_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_s_out_1_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_s_out_1_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_s_out_1_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_1_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_s_out_1_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_s_out_1_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            buff_s_out_1_address1 <= "XXXXX";
        end if; 
    end process;


    buff_s_out_1_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state42, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) 
    or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            buff_s_out_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_s_out_1_ce0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_1_ce0;
        else 
            buff_s_out_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) 
    or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            buff_s_out_1_ce1 <= ap_const_logic_1;
        else 
            buff_s_out_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_d0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_add_6179_out, grp_bicg_Pipeline_lp1_fu_1107_add_5775_out, grp_bicg_Pipeline_lp1_fu_1107_add_5371_out, grp_bicg_Pipeline_lp1_fu_1107_add_4967_out, grp_bicg_Pipeline_lp1_fu_1107_add_4563_out, grp_bicg_Pipeline_lp1_fu_1107_add_4159_out, grp_bicg_Pipeline_lp1_fu_1107_add_3755_out, grp_bicg_Pipeline_lp1_fu_1107_add_3351_out, grp_bicg_Pipeline_lp1_fu_1107_add_2947_out, grp_bicg_Pipeline_lp1_fu_1107_add_2543_out, grp_bicg_Pipeline_lp1_fu_1107_add_2139_out, grp_bicg_Pipeline_lp1_fu_1107_add_1735_out, grp_bicg_Pipeline_lp1_fu_1107_add_1331_out, grp_bicg_Pipeline_lp1_fu_1107_add_927_out, grp_bicg_Pipeline_lp1_fu_1107_add_523_out, grp_bicg_Pipeline_lp1_fu_1107_add_119_out, ap_CS_fsm_state3, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_6179_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_5775_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_5371_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4967_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4563_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4159_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_3755_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_3351_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2947_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2543_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2139_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_1735_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_1331_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_927_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_523_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_1_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_119_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_s_out_1_d0 <= ap_const_lv32_0;
        else 
            buff_s_out_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_1_d1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_add_6381_out, grp_bicg_Pipeline_lp1_fu_1107_add_5977_out, grp_bicg_Pipeline_lp1_fu_1107_add_5573_out, grp_bicg_Pipeline_lp1_fu_1107_add_5169_out, grp_bicg_Pipeline_lp1_fu_1107_add_4765_out, grp_bicg_Pipeline_lp1_fu_1107_add_4361_out, grp_bicg_Pipeline_lp1_fu_1107_add_3957_out, grp_bicg_Pipeline_lp1_fu_1107_add_3553_out, grp_bicg_Pipeline_lp1_fu_1107_add_3149_out, grp_bicg_Pipeline_lp1_fu_1107_add_2745_out, grp_bicg_Pipeline_lp1_fu_1107_add_2341_out, grp_bicg_Pipeline_lp1_fu_1107_add_1937_out, grp_bicg_Pipeline_lp1_fu_1107_add_1533_out, grp_bicg_Pipeline_lp1_fu_1107_add_1129_out, grp_bicg_Pipeline_lp1_fu_1107_add_725_out, grp_bicg_Pipeline_lp1_fu_1107_add_321_out, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_6381_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5977_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5573_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5169_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_4765_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_4361_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3957_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3553_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3149_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_2745_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_2341_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1937_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1533_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1129_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_725_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_1_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_321_out;
        else 
            buff_s_out_1_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_1_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_1)))) then 
            buff_s_out_1_we0 <= ap_const_logic_1;
        else 
            buff_s_out_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_1_we1_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            buff_s_out_1_we1 <= ap_const_logic_1;
        else 
            buff_s_out_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    buff_s_out_addr_10_reg_2278 <= ap_const_lv64_A(5 - 1 downto 0);
    buff_s_out_addr_11_reg_2288 <= ap_const_lv64_B(5 - 1 downto 0);
    buff_s_out_addr_12_reg_2318 <= ap_const_lv64_C(5 - 1 downto 0);
    buff_s_out_addr_13_reg_2328 <= ap_const_lv64_D(5 - 1 downto 0);
    buff_s_out_addr_14_reg_2358 <= ap_const_lv64_E(5 - 1 downto 0);
    buff_s_out_addr_15_reg_2368 <= ap_const_lv64_F(5 - 1 downto 0);
    buff_s_out_addr_16_reg_2398 <= ap_const_lv64_10(5 - 1 downto 0);
    buff_s_out_addr_17_reg_2408 <= ap_const_lv64_11(5 - 1 downto 0);
    buff_s_out_addr_18_reg_2438 <= ap_const_lv64_12(5 - 1 downto 0);
    buff_s_out_addr_19_reg_2448 <= ap_const_lv64_13(5 - 1 downto 0);
    buff_s_out_addr_20_reg_2478 <= ap_const_lv64_14(5 - 1 downto 0);
    buff_s_out_addr_21_reg_2488 <= ap_const_lv64_15(5 - 1 downto 0);
    buff_s_out_addr_22_reg_2518 <= ap_const_lv64_16(5 - 1 downto 0);
    buff_s_out_addr_23_reg_2528 <= ap_const_lv64_17(5 - 1 downto 0);
    buff_s_out_addr_24_reg_2558 <= ap_const_lv64_18(5 - 1 downto 0);
    buff_s_out_addr_25_reg_2568 <= ap_const_lv64_19(5 - 1 downto 0);
    buff_s_out_addr_26_reg_2598 <= ap_const_lv64_1A(5 - 1 downto 0);
    buff_s_out_addr_27_reg_2608 <= ap_const_lv64_1B(5 - 1 downto 0);
    buff_s_out_addr_28_reg_2638 <= ap_const_lv64_1C(5 - 1 downto 0);
    buff_s_out_addr_29_reg_2648 <= ap_const_lv64_1D(5 - 1 downto 0);
    buff_s_out_addr_2_reg_2118 <= ap_const_lv64_2(5 - 1 downto 0);
    buff_s_out_addr_30_reg_2678 <= ap_const_lv64_1E(5 - 1 downto 0);
    buff_s_out_addr_31_reg_2688 <= ap_const_lv64_1F(5 - 1 downto 0);
    buff_s_out_addr_3_reg_2128 <= ap_const_lv64_3(5 - 1 downto 0);
    buff_s_out_addr_4_reg_2158 <= ap_const_lv64_4(5 - 1 downto 0);
    buff_s_out_addr_5_reg_2168 <= ap_const_lv64_5(5 - 1 downto 0);
    buff_s_out_addr_6_reg_2198 <= ap_const_lv64_6(5 - 1 downto 0);
    buff_s_out_addr_7_reg_2208 <= ap_const_lv64_7(5 - 1 downto 0);
    buff_s_out_addr_8_reg_2238 <= ap_const_lv64_8(5 - 1 downto 0);
    buff_s_out_addr_9_reg_2248 <= ap_const_lv64_9(5 - 1 downto 0);

    buff_s_out_address0_assign_proc : process(ap_CS_fsm_state2, buff_s_out_addr_2_reg_2118, ap_CS_fsm_state5, buff_s_out_addr_4_reg_2158, ap_CS_fsm_state6, buff_s_out_addr_6_reg_2198, ap_CS_fsm_state7, buff_s_out_addr_8_reg_2238, ap_CS_fsm_state8, buff_s_out_addr_10_reg_2278, ap_CS_fsm_state9, buff_s_out_addr_12_reg_2318, ap_CS_fsm_state10, buff_s_out_addr_14_reg_2358, ap_CS_fsm_state11, buff_s_out_addr_16_reg_2398, ap_CS_fsm_state12, buff_s_out_addr_18_reg_2438, ap_CS_fsm_state13, buff_s_out_addr_20_reg_2478, ap_CS_fsm_state14, buff_s_out_addr_22_reg_2518, ap_CS_fsm_state15, buff_s_out_addr_24_reg_2558, ap_CS_fsm_state16, buff_s_out_addr_26_reg_2598, ap_CS_fsm_state17, buff_s_out_addr_28_reg_2638, ap_CS_fsm_state18, buff_s_out_addr_30_reg_2678, ap_CS_fsm_state19, grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0, ap_CS_fsm_state3, ap_CS_fsm_state42, zext_ln5_fu_1319_p1, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_address0 <= buff_s_out_addr_30_reg_2678;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_address0 <= buff_s_out_addr_28_reg_2638;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_address0 <= buff_s_out_addr_26_reg_2598;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_address0 <= buff_s_out_addr_24_reg_2558;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_address0 <= buff_s_out_addr_22_reg_2518;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_address0 <= buff_s_out_addr_20_reg_2478;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_address0 <= buff_s_out_addr_18_reg_2438;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_address0 <= buff_s_out_addr_16_reg_2398;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_address0 <= buff_s_out_addr_14_reg_2358;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_address0 <= buff_s_out_addr_12_reg_2318;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_address0 <= buff_s_out_addr_10_reg_2278;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_address0 <= buff_s_out_addr_8_reg_2238;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_address0 <= buff_s_out_addr_6_reg_2198;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_address0 <= buff_s_out_addr_4_reg_2158;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_address0 <= buff_s_out_addr_2_reg_2118;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_address0 <= ap_const_lv64_0(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_s_out_address0 <= ap_const_lv64_1E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_s_out_address0 <= ap_const_lv64_1C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_s_out_address0 <= ap_const_lv64_1A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_s_out_address0 <= ap_const_lv64_18(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_s_out_address0 <= ap_const_lv64_16(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_s_out_address0 <= ap_const_lv64_14(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_s_out_address0 <= ap_const_lv64_12(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_s_out_address0 <= ap_const_lv64_10(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_s_out_address0 <= ap_const_lv64_E(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_address0 <= ap_const_lv64_C(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_s_out_address0 <= ap_const_lv64_A(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_s_out_address0 <= ap_const_lv64_8(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_s_out_address0 <= ap_const_lv64_6(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_address0 <= ap_const_lv64_4(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_s_out_address0 <= ap_const_lv64_2(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_s_out_address0 <= zext_ln5_fu_1319_p1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_s_out_address0 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_s_out_address0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_address0;
        else 
            buff_s_out_address0 <= "XXXXX";
        end if; 
    end process;


    buff_s_out_address1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, buff_s_out_addr_3_reg_2128, ap_CS_fsm_state6, buff_s_out_addr_5_reg_2168, ap_CS_fsm_state7, buff_s_out_addr_7_reg_2208, ap_CS_fsm_state8, buff_s_out_addr_9_reg_2248, ap_CS_fsm_state9, buff_s_out_addr_11_reg_2288, ap_CS_fsm_state10, buff_s_out_addr_13_reg_2328, ap_CS_fsm_state11, buff_s_out_addr_15_reg_2368, ap_CS_fsm_state12, buff_s_out_addr_17_reg_2408, ap_CS_fsm_state13, buff_s_out_addr_19_reg_2448, ap_CS_fsm_state14, buff_s_out_addr_21_reg_2488, ap_CS_fsm_state15, buff_s_out_addr_23_reg_2528, ap_CS_fsm_state16, buff_s_out_addr_25_reg_2568, ap_CS_fsm_state17, buff_s_out_addr_27_reg_2608, ap_CS_fsm_state18, buff_s_out_addr_29_reg_2648, ap_CS_fsm_state19, buff_s_out_addr_31_reg_2688, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_address1 <= buff_s_out_addr_31_reg_2688;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_address1 <= buff_s_out_addr_29_reg_2648;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_address1 <= buff_s_out_addr_27_reg_2608;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_address1 <= buff_s_out_addr_25_reg_2568;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_address1 <= buff_s_out_addr_23_reg_2528;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_address1 <= buff_s_out_addr_21_reg_2488;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_address1 <= buff_s_out_addr_19_reg_2448;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_address1 <= buff_s_out_addr_17_reg_2408;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_address1 <= buff_s_out_addr_15_reg_2368;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_address1 <= buff_s_out_addr_13_reg_2328;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_address1 <= buff_s_out_addr_11_reg_2288;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_address1 <= buff_s_out_addr_9_reg_2248;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_address1 <= buff_s_out_addr_7_reg_2208;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_address1 <= buff_s_out_addr_5_reg_2168;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_address1 <= buff_s_out_addr_3_reg_2128;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_address1 <= ap_const_lv64_1(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            buff_s_out_address1 <= ap_const_lv64_1F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            buff_s_out_address1 <= ap_const_lv64_1D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            buff_s_out_address1 <= ap_const_lv64_1B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            buff_s_out_address1 <= ap_const_lv64_19(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            buff_s_out_address1 <= ap_const_lv64_17(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            buff_s_out_address1 <= ap_const_lv64_15(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            buff_s_out_address1 <= ap_const_lv64_13(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            buff_s_out_address1 <= ap_const_lv64_11(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            buff_s_out_address1 <= ap_const_lv64_F(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            buff_s_out_address1 <= ap_const_lv64_D(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            buff_s_out_address1 <= ap_const_lv64_B(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            buff_s_out_address1 <= ap_const_lv64_9(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            buff_s_out_address1 <= ap_const_lv64_7(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            buff_s_out_address1 <= ap_const_lv64_5(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            buff_s_out_address1 <= ap_const_lv64_3(5 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            buff_s_out_address1 <= ap_const_lv64_0(5 - 1 downto 0);
        else 
            buff_s_out_address1 <= "XXXXX";
        end if; 
    end process;


    buff_s_out_ce0_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0, ap_CS_fsm_state3, ap_CS_fsm_state42, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) 
    or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            buff_s_out_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            buff_s_out_ce0 <= grp_bicg_Pipeline_lpwr_fu_1247_buff_s_out_ce0;
        else 
            buff_s_out_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_ce1_assign_proc : process(ap_CS_fsm_state2, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state11, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state16, ap_CS_fsm_state17, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state15) or (ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) 
    or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            buff_s_out_ce1 <= ap_const_logic_1;
        else 
            buff_s_out_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_d0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_add_6078_out, grp_bicg_Pipeline_lp1_fu_1107_add_5674_out, grp_bicg_Pipeline_lp1_fu_1107_add_5270_out, grp_bicg_Pipeline_lp1_fu_1107_add_4866_out, grp_bicg_Pipeline_lp1_fu_1107_add_4462_out, grp_bicg_Pipeline_lp1_fu_1107_add_4058_out, grp_bicg_Pipeline_lp1_fu_1107_add_3654_out, grp_bicg_Pipeline_lp1_fu_1107_add_3250_out, grp_bicg_Pipeline_lp1_fu_1107_add_2846_out, grp_bicg_Pipeline_lp1_fu_1107_add_2442_out, grp_bicg_Pipeline_lp1_fu_1107_add_2038_out, grp_bicg_Pipeline_lp1_fu_1107_add_1634_out, grp_bicg_Pipeline_lp1_fu_1107_add_1230_out, grp_bicg_Pipeline_lp1_fu_1107_add_826_out, grp_bicg_Pipeline_lp1_fu_1107_add_422_out, grp_bicg_Pipeline_lp1_fu_1107_add18_out, ap_CS_fsm_state3, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_6078_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_5674_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_5270_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4866_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4462_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_4058_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_3654_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_3250_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2846_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2442_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_2038_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_1634_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_1230_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_826_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add_422_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_d0 <= grp_bicg_Pipeline_lp1_fu_1107_add18_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            buff_s_out_d0 <= ap_const_lv32_0;
        else 
            buff_s_out_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_d1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_add_6280_out, grp_bicg_Pipeline_lp1_fu_1107_add_5876_out, grp_bicg_Pipeline_lp1_fu_1107_add_5472_out, grp_bicg_Pipeline_lp1_fu_1107_add_5068_out, grp_bicg_Pipeline_lp1_fu_1107_add_4664_out, grp_bicg_Pipeline_lp1_fu_1107_add_4260_out, grp_bicg_Pipeline_lp1_fu_1107_add_3856_out, grp_bicg_Pipeline_lp1_fu_1107_add_3452_out, grp_bicg_Pipeline_lp1_fu_1107_add_3048_out, grp_bicg_Pipeline_lp1_fu_1107_add_2644_out, grp_bicg_Pipeline_lp1_fu_1107_add_2240_out, grp_bicg_Pipeline_lp1_fu_1107_add_1836_out, grp_bicg_Pipeline_lp1_fu_1107_add_1432_out, grp_bicg_Pipeline_lp1_fu_1107_add_1028_out, grp_bicg_Pipeline_lp1_fu_1107_add_624_out, grp_bicg_Pipeline_lp1_fu_1107_add_220_out, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state37)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_6280_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5876_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5472_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state34)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_5068_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_4664_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_4260_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3856_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3452_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_3048_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state28)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_2644_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state27)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_2240_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1836_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1432_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_1028_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_624_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
            buff_s_out_d1 <= grp_bicg_Pipeline_lp1_fu_1107_add_220_out;
        else 
            buff_s_out_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    buff_s_out_we0_assign_proc : process(trunc_ln13_1_reg_2068, ap_CS_fsm_state3, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (trunc_ln13_1_reg_2068 = ap_const_lv1_0)))) then 
            buff_s_out_we0 <= ap_const_logic_1;
        else 
            buff_s_out_we0 <= ap_const_logic_0;
        end if; 
    end process;


    buff_s_out_we1_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state24, ap_CS_fsm_state25, ap_CS_fsm_state26, ap_CS_fsm_state27, ap_CS_fsm_state28, ap_CS_fsm_state29, ap_CS_fsm_state30, ap_CS_fsm_state31, ap_CS_fsm_state32, ap_CS_fsm_state33, ap_CS_fsm_state34, ap_CS_fsm_state35, ap_CS_fsm_state36, ap_CS_fsm_state37)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state37) or (ap_const_logic_1 = ap_CS_fsm_state36) or (ap_const_logic_1 = ap_CS_fsm_state35) or (ap_const_logic_1 = ap_CS_fsm_state34) or (ap_const_logic_1 = ap_CS_fsm_state33) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state30) or (ap_const_logic_1 = ap_CS_fsm_state29) or (ap_const_logic_1 = ap_CS_fsm_state28) or (ap_const_logic_1 = ap_CS_fsm_state27) or (ap_const_logic_1 = ap_CS_fsm_state26) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state24) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            buff_s_out_we1 <= ap_const_logic_1;
        else 
            buff_s_out_we1 <= ap_const_logic_0;
        end if; 
    end process;

    grp_bicg_Pipeline_lp1_fu_1107_ap_start <= grp_bicg_Pipeline_lp1_fu_1107_ap_start_reg;
    grp_bicg_Pipeline_lp4_fu_1259_ap_start <= grp_bicg_Pipeline_lp4_fu_1259_ap_start_reg;
    grp_bicg_Pipeline_lprd_2_fu_1096_ap_start <= grp_bicg_Pipeline_lprd_2_fu_1096_ap_start_reg;
    grp_bicg_Pipeline_lpwr_fu_1247_ap_start <= grp_bicg_Pipeline_lpwr_fu_1247_ap_start_reg;

    grp_fu_2771_ce_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2771_ce <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2771_ce <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_ce;
        else 
            grp_fu_2771_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2771_p0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2771_p0 <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2771_p0 <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din0;
        else 
            grp_fu_2771_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2771_p1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2771_p1 <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2771_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2771_p1 <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2771_p_din1;
        else 
            grp_fu_2771_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2775_ce_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2775_ce <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2775_ce <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_ce;
        else 
            grp_fu_2775_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_2775_p0_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2775_p0 <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2775_p0 <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din0;
        else 
            grp_fu_2775_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_2775_p1_assign_proc : process(grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1, grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1, ap_CS_fsm_state21, ap_CS_fsm_state40)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state40)) then 
            grp_fu_2775_p1 <= grp_bicg_Pipeline_lp4_fu_1259_grp_fu_2775_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            grp_fu_2775_p1 <= grp_bicg_Pipeline_lp1_fu_1107_grp_fu_2775_p_din1;
        else 
            grp_fu_2775_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln13_fu_1282_p2 <= "1" when (i_fu_128 = ap_const_lv7_40) else "0";
    icmp_ln29_fu_1609_p2 <= "1" when (i_2_fu_432 = ap_const_lv7_40) else "0";
    lshr_ln5_2_fu_1625_p4 <= i_2_fu_432(5 downto 1);
    p_address0 <= zext_ln13_fu_1294_p1(6 - 1 downto 0);

    p_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            p_ce0 <= ap_const_logic_1;
        else 
            p_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    q_out_din <= grp_bicg_Pipeline_lpwr_fu_1247_q_out_din;

    q_out_write_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_1247_q_out_write, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            q_out_write <= grp_bicg_Pipeline_lpwr_fu_1247_q_out_write;
        else 
            q_out_write <= ap_const_logic_0;
        end if; 
    end process;

    r_address0 <= zext_ln13_fu_1294_p1(6 - 1 downto 0);

    r_ce0_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            r_ce0 <= ap_const_logic_1;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    s_out_din <= grp_bicg_Pipeline_lpwr_fu_1247_s_out_din;

    s_out_write_assign_proc : process(grp_bicg_Pipeline_lpwr_fu_1247_s_out_write, ap_CS_fsm_state42)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state42)) then 
            s_out_write <= grp_bicg_Pipeline_lpwr_fu_1247_s_out_write;
        else 
            s_out_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln31_fu_1641_p3 <= 
        buff_q_out_1_q0 when (trunc_ln29_1_reg_2751(0) = '1') else 
        buff_q_out_q0;
    trunc_ln13_1_fu_1300_p1 <= i_fu_128(1 - 1 downto 0);
    trunc_ln13_fu_1278_p1 <= i_fu_128(6 - 1 downto 0);
    trunc_ln29_1_fu_1621_p1 <= i_2_fu_432(1 - 1 downto 0);
    trunc_ln29_fu_1605_p1 <= i_2_fu_432(6 - 1 downto 0);
    zext_ln13_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_128),64));
    zext_ln5_1_fu_1635_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_2_fu_1625_p4),64));
    zext_ln5_fu_1319_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln5_reg_2072),64));
end behav;
