Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov  6 16:49:59 2017
| Host         : LAPTOP-DGQMQ324 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file toplevel_control_sets_placed.rpt
| Design       : toplevel
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           11 |
| Yes          | No                    | No                     |              16 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+----------------+-----------------------------+------------------+----------------+
|             Clock Signal             |  Enable Signal |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------------------+----------------+-----------------------------+------------------+----------------+
|  SevenSegmentDriver/clk_1khz_reg_n_0 |                |                             |                2 |              2 |
|  clk_IBUF_BUFG                       |                |                             |                3 |              4 |
|  clk_slow_reg_n_0                    | led[3]_i_1_n_0 |                             |                2 |              8 |
|  clk_slow_reg_n_0                    | src2_addr      |                             |                1 |              8 |
|  clk_IBUF_BUFG                       |                | SevenSegmentDriver/clk_1khz |                5 |             17 |
|  clk_IBUF_BUFG                       |                | clk_slow                    |                6 |             22 |
+--------------------------------------+----------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 8      |                     2 |
| 16+    |                     2 |
+--------+-----------------------+


