Running: /usr/local/Xilinx.ISE/13.4/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /home/medrano/Bureau/4AE/VHDL/TP_Ethernet_2/Receiver_Test_isim_beh.exe -prj /home/medrano/Bureau/4AE/VHDL/TP_Ethernet_2/Receiver_Test_beh.prj Receiver_Test 
ISim O.87xd (signature 0x8ddf5b5d)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/medrano/Bureau/4AE/VHDL/TP_Ethernet_2/core.vhd" into library work
Parsing VHDL file "/home/medrano/Bureau/4AE/VHDL/TP_Ethernet_2/Test_core.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96040 KB
Fuse CPU Usage: 900 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Core [core_default]
Compiling architecture behavior of entity receiver_test
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable /home/medrano/Bureau/4AE/VHDL/TP_Ethernet_2/Receiver_Test_isim_beh.exe
Fuse Memory Usage: 668396 KB
Fuse CPU Usage: 960 ms
GCC CPU Usage: 1260 ms
