;redcode
;assert 1
	SPL 0, #2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @123, 106
	SUB 1, @-40
	SUB @123, 106
	SUB 1, @-40
	SPL <127, 106
	CMP <127, 104
	SUB -7, <-420
	MOV -7, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 103
	MOV -7, <-20
	MOV -1, <-20
	SUB @127, 106
	DJN -1, @-20
	SUB @121, 106
	SUB <127, 104
	SUB @127, 106
	SUB @127, 100
	JMZ -207, @-630
	SPL 121, <260
	DJN -1, @-20
	MOV -7, <-20
	SUB @0, @2
	SUB @0, @2
	SUB @0, @2
	JMN 90, <-124
	JMN 90, <-124
	SUB @127, 106
	MOV -7, <-20
	SLT 0, @42
	SUB @121, 103
	SUB @121, 103
	SUB @627, 100
	CMP 401, @40
	SUB 401, @40
	JMN 90, <-124
	CMP -7, <-420
	MOV -1, <-20
	ADD 210, 60
	ADD 270, 1
	CMP -7, <-420
	JMZ <-130, #8
	JMZ <-130, #8
	MOV -7, <-20
