# Design-Verification
## System Verilog ç’°å¢ƒæ¶è¨­
- **Local environment:**
  ![image](https://github.com/user-attachments/assets/ec80103c-f504-4db7-a466-33e12b753d41)
  https://ithelp.ithome.com.tw/m/articles/10315791  
  https://www.dcard.tw/f/nctu/p/239947030  
  https://www.dcard.tw/f/nctu/p/235935287
  - **ç·¨è­¯èˆ‡åŸ·è¡Œ**
  ```
  iverilog -o YYY XXX.sv  
  iverilog -o YYY -g2012 XXX.sv (https://electronics.stackexchange.com/questions/640456/syntax-error-iverilog)
  vvp YYY
  ```
  - Current supported generations  
  ![image](https://github.com/user-attachments/assets/ce38d515-bda4-4869-b639-a58ed86026a8)
- **Online environment:**
  ![image](https://github.com/user-attachments/assets/bad19595-3b14-490b-935c-6a4cfa8c5e65)
  https://www.youtube.com/watch?v=f9uwtAax4v0  
- **æ³¢å½¢**  
  é¸å– Open EPWave after run  
  ![481796210_614526054679241_8146042943903981013_n](https://github.com/user-attachments/assets/3ff5448e-e3ac-4010-bd36-cc7783d986d8)
  ![483264664_1216799453199195_1258006194081326055_n](https://github.com/user-attachments/assets/15a664de-0fc3-4ecc-80cd-a2775550d0c6)
## Reference
è·¯ç§‘éªŒè¯: https://www.bilibili.com/video/BV1k7411H7Jo/  
https://www.youtube.com/watch?v=_QjZ06eg3cY&list=PL40xmtPvboRs6Ng_1Q_V-1MdJH50A6Ulz&index=4  
ChipVerify(SystemVerilog): https://www.chipverify.com/systemverilog  
ChipVerify(UVM): [https://www.chipverify.com/systemverilog  ](https://www.chipverify.com/tutorials/uvm)


# Tmp
## Verilog å’Œ SystemVerilog çš„å·®åˆ¥
| é …ç›®            | Verilog            | SystemVerilog                                                 | å‚™è¨»                         |
| ------------- | ------------------ | ------------------------------------------------------------- | -------------------------- |
| **èªè¨€é¡å‹**      | å°ˆæ³¨æ–¼ç¡¬é«”æè¿°ï¼Œèªæ³•ç°¡å–®ï¼Œä½†é©—è­‰èƒ½åŠ›å¼±             | Verilog çš„è¶…é›† (HDL + Verification features)ï¼ŒåŠ å…¥äº†ç‰©ä»¶å°å‘ã€é©—è­‰åŠŸèƒ½ã€æŠ½è±¡åŒ–å»ºæ¨¡ç­‰ç¾ä»£è¨­è¨ˆç‰¹æ€§ï¼Œé©åˆå¤§å‹ ASIC/FPGA é–‹ç™¼èˆ‡é©—è­‰                        | SystemVerilog å‘ä¸‹å…¼å®¹ Verilog |
| **RTL è¨­è¨ˆ**    | âœ… æ”¯æ´               | âœ… æ”¯æ´                                                          | å…©è€…éƒ½å¯æè¿°æ•¸ä½é›»è·¯                 |
| **è³‡æ–™å‹åˆ¥**      | reg, wire, integer | logic, bit, byte, shortint, int, longint, struct, union, enum | SystemVerilog å‹åˆ¥æ›´å¼·ï¼Œæ”¯æ´çµæ§‹åŒ–è³‡æ–™ |
| **å¼·å‹åˆ¥æª¢æŸ¥**     | âŒ                  | âœ…                                                             | SystemVerilog å¯ä»¥æª¢æŸ¥å‹åˆ¥ä¸åŒ¹é…    |
| **æ¨¡çµ„é–“é€£æ¥**     | port åˆ—è¡¨            | interfaceã€modport                                             | interface ç°¡åŒ–å¤§å‹è¨­è¨ˆè¨Šè™Ÿé€£æ¥       |
| **ç¨‹å¼èªè¨€ç‰¹æ€§**    | âŒ                  | class, inheritance, polymorphism                              | æ”¯æ´ç‰©ä»¶å°å‘è¨­è¨ˆèˆ‡é©—è­‰                |
| **è¿´åœˆèˆ‡è³‡æ–™æ“ä½œ**   | for, while         | for, while, foreach, queue, dynamic array, associative array  | SystemVerilog æ”¯æ´æ›´é«˜ç´šè³‡æ–™æ“ä½œ    |
| **éš¨æ©ŸåŒ–**       | âŒ                  | âœ… random(), constraint                                        | ä¸»è¦ç”¨æ–¼é©—è­‰ testbench           |
| **æ–·è¨€**        | âŒ                  | âœ… assert, assume, cover                                       | æ”¯æ´å½¢å¼åŒ–é©—è­‰                    |
| **æ¨¡çµ„åƒæ•¸åŒ–**     | parameter          | parameter, localparam, type parameter                         | SystemVerilog æ›´éˆæ´»          |
| **Testbench** | âŒï¼ˆéœ€é¡å¤–æ‰‹å¯«ï¼‰           | âœ… æ”¯æ´ class-based testbench, UVM/OVM                           | å¤§å‹é©—è­‰ç’°å¢ƒå°ˆç”¨                   |
| **äº‹ä»¶æ§åˆ¶**      | always, initial    | always_comb, always_ff, always_latch, initial                 | SystemVerilog æä¾›æ›´æ˜ç¢ºæ™‚åºèªæ„    |
| **å°è£èˆ‡ä»‹é¢**     | âŒ                  | package, import                                               | æ”¯æ´ç¨‹å¼åŒ–æ¨¡çµ„å°è£                  |
| **ç³»çµ±å‡½å¼**      | $display, $monitor | $display, $monitor, $clog2, $bitstoreal, $urandom             | SystemVerilog æœ‰æ›´å¤šæ–¹ä¾¿å‡½å¼      |

## 3ï¸âƒ£ ä¸»è¦æ”¹é€²æ–¹å‘
* é©—è­‰èƒ½åŠ›å¼·åŒ–
  * SystemVerilog æ”¯æ´ classã€interfaceã€randomã€constraintã€assertionï¼Œè®“ testbench æ›´å®¹æ˜“å¯«å’Œç¶­è­·  
  * é©åˆ UVM é©—è­‰ç’°å¢ƒ  
* ç¨‹å¼èªè¨€åŒ–
  * SystemVerilog å¼•å…¥äº†è¨±å¤šç¨‹å¼èªè¨€ç‰¹æ€§ï¼ˆå¦‚é¡åˆ¥ã€ç¹¼æ‰¿ã€å¤šå‹ã€å‡½å¼è¦†å¯«ç­‰ï¼‰ï¼Œè®“è¨­è¨ˆè€…å¯ä»¥ç”¨æ›´æŠ½è±¡çš„æ–¹æ³•æè¿°ç¡¬é«”  
* è³‡æ–™å‹åˆ¥èˆ‡çµæ§‹åŒ–
  * å¯ä»¥å®šç¾© structã€unionã€enumï¼Œè®“ç¨‹å¼æ›´æ¸…æ™°ã€å¯è®€æ€§æ›´é«˜  
* æ¨¡çµ„ä»‹é¢åŒ–
  * interface å¯ä»¥ç°¡åŒ–æ¨¡çµ„é–“è¨Šè™Ÿé€£æ¥ï¼Œé¿å…å‚³çµ± Verilog éœ€è¦å¤§é‡ port åˆ—è¡¨  

## 4-state logic
| å€¼     | æ„ç¾©                  |
| ----- | ------------------- |
| **0** | é‚è¼¯ 0                |
| **1** | é‚è¼¯ 1                |
| **X** | ä¸ç¢ºå®šï¼ˆunknownï¼‰        |
| **Z** | é«˜é˜»æŠ—ï¼ˆhigh-impedanceï¼‰ |

å¸¸è¦‹æ–¼ RTL è¨­è¨ˆã€æ¨¡æ“¬ã€tri-state busã€‚
* å…¸å‹å‹åˆ¥ï¼š
  * regï¼ˆVerilogï¼‰
  * logicï¼ˆSystemVerilogï¼‰
  * wireï¼ˆå¤§å¤šæ•¸æƒ…æ³ 4-stateï¼‰

## 2-state logic
| å€¼     | æ„ç¾©   |
| ----- | ---- |
| **0** | é‚è¼¯ 0 |
| **1** | é‚è¼¯ 1 |

æ²’æœ‰ Xã€Z æ¦‚å¿µã€‚
* å…¸å‹å‹åˆ¥ï¼š
  * bitï¼ˆSystemVerilogï¼‰
  * intã€byte ç­‰æ•´æ•¸å‹åˆ¥ï¼ˆæœ¬è³ªä¸Šä¹Ÿæ˜¯ 2-stateï¼‰


| ç‰¹æ€§   | reg (4-state)     | bit (2-state)          |
| ---- | ----------------- | ---------------------- |
| è¡¨ç¤ºå€¼  | 0, 1, X, Z        | 0, 1                   |
| æ¨¡æ“¬ç²¾åº¦ | é«˜ï¼ˆå¯è¡¨ç¤ºæœªçŸ¥/æµ®å‹•ï¼‰       | ä½ï¼ˆæœªçŸ¥æœƒè¢«å¼·åˆ¶ç‚º 0/1ï¼‰         |
| è¨­è¨ˆç”¨é€” | RTL è¨­è¨ˆè¨Šè™Ÿã€æ™‚åºé‚è¼¯     | ä¸éœ€ X/Z çš„è³‡æ–™é‹ç®—ã€testbench |
| ç¡¬é«”å°æ‡‰ | ä»£è¡¨çœŸå¯¦ç¡¬é«”è¡Œç‚ºï¼ˆç·šæœƒæœ‰ X/Zï¼‰ | ç´”è»Ÿé«”é‹ç®—æ¦‚å¿µï¼Œä¸å­˜åœ¨ X/Z        |
| æ•ˆèƒ½   | æ¨¡æ“¬è¼ƒæ…¢              | æ¨¡æ“¬è¼ƒå¿«                   |
| æ”¶æ–‚æ€§  | å¯èƒ½å›  X æ“´æ•£å½±éŸ¿çµæœ      | ç„¡ Xï¼Œçµæœç¢ºå®š               |

## =ï¼ˆblocking assignmentï¼‰
åƒç¨‹å¼èªè¨€çš„æ™®é€šè³¦å€¼ï¼Œä¸€æ¢èªå¥åšå®Œæ‰åšä¸‹ä¸€æ¢ã€‚
```
a = b;   // å…ˆåšé€™å€‹
c = a;   // ç„¶å¾Œåšé€™å€‹
```
## <=ï¼ˆnon-blocking assignmentï¼‰
åƒã€Œæ’éšŠæ›´æ–°ã€ï¼Œä¸æœƒé˜»å¡ä¸‹ä¸€è¡Œã€‚
```
a <= 1;
b <= a;   // ä½¿ç”¨ a çš„èˆŠå€¼ï¼ˆå› ç‚º a é‚„æ²’æ›´æ–°ï¼‰
```

## swap å…©å€‹å€¼
```
a = b;
b = a;
çµæœï¼ša = bï¼›b = bï¼ˆä¸èƒ½äº¤æ›ï¼‰
```
```
a <= b;
b <= a;
å› ç‚ºå…©å€‹éƒ½ç”¨èˆŠå€¼ â†’ èƒ½æ­£ç¢ºäº¤æ›ï¼
```

## m_sequencer èˆ‡ p_sequencer æ˜¯ä»€éº¼? ä½¿ç”¨æƒ…æ™¯ç‚ºä½•?
1. m_sequencer
  * ç”± UVM è‡ªå‹•å»ºç«‹çš„ sequencer è®Šæ•¸ï¼ˆuntypedï¼‰
  * å‹æ…‹ç‚º uvm_sequencer_base
  * ç”¨é€”ï¼šè®“ sequence å¯ä»¥çŸ¥é“ã€Œè‡ªå·±æ˜¯è·‘åœ¨èª°çš„ sequencer ä¸Šã€
  * ç‰¹é»
    * ä¸éœ€è¦æ‰‹å‹•å®£å‘Š
    * ç”± UVM_DOã€start_item() ç­‰æ©Ÿåˆ¶è‡ªå‹•å¡«å…¥
    * å› ç‚ºæ˜¯ base classï¼Œæ‰€ä»¥ä¸èƒ½ç›´æ¥ä½¿ç”¨ sequencer ä¸Šç‰¹æœ‰çš„ function æˆ–è®Šæ•¸

| åç¨±              | èªªæ˜                             | ä½•æ™‚ä½¿ç”¨                                                |
| --------------- | ------------------------------ | --------------------------------------------------- |
| **m_sequencer** | UVM è‡ªå‹•æä¾›çš„ untyped sequencer è®Šæ•¸ | **åªéœ€è¦åŸºæœ¬ sequence/sequencer åŠŸèƒ½ï¼Œä¸éœ€å‘¼å«å®¢è£½åŒ–å‡½å¼æ™‚ä½¿ç”¨**        |
| **p_sequencer** | ä½¿ç”¨è€…å®£å‘Šçš„ typed sequencer handle  | **éœ€è¦å­˜å– sequencer çš„ç‰¹å®šè®Šæ•¸/æ–¹æ³•æ™‚ï¼ˆä¾‹å¦‚ï¼šconfigã€mailboxã€APIï¼‰** |

* m_sequencerï¼šUVM è‡ªå‹•æä¾›ã€ç„¡å‹åˆ¥ã€ä¸èƒ½å­˜å– sequencer è‡ªè¨‚å…§å®¹
* p_sequencerï¼šä½¿ç”¨è€…å®£å‘Šã€æœ‰å‹åˆ¥ã€èƒ½å­˜å– sequencer å…§éƒ¨è®Šæ•¸èˆ‡å‡½å¼
ğŸ‘‰ å¦‚æœ sequence è¦åšä¸€èˆ¬é€ transaction â†’ ç”¨ m_sequencer å³å¯
ğŸ‘‰ å¦‚æœ sequence éœ€è¦è®€åƒæ•¸ã€å‘¼å« sequencer API â†’ å¿…é ˆç”¨ p_sequencer

## ç•¶ driver å¾ seqr å–å¾— transaction ä¸¦è¦ trigger vif çš„æ™‚å€™ï¼Œè¦ç”¨ blocking é‚„æ˜¯ non-blocking assignment? ç‚ºä»€éº¼?
A: æ‡‰è©²ä½¿ç”¨ blocking assignment (=)
