<stg><name>owcpa_dec</name>


<trans_list>

<trans id="266" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="3" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="20" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="21" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="22" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="24" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="26" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="27" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="28" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="29" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="31" to="32">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="31" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="32" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="16" op_0_bw="64">
<![CDATA[
:0  %x1_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="x1_coeffs"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="64">
<![CDATA[
:1  %x2_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="x2_coeffs"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="64">
<![CDATA[
:2  %x3_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="x3_coeffs"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="64">
<![CDATA[
:3  %x4_coeffs = alloca [821 x i16], align 2

]]></Node>
<StgValue><ssdm name="x4_coeffs"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8">
<![CDATA[
:4  call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="10">
<![CDATA[
:5  call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="40" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8">
<![CDATA[
:4  call fastcc void @poly_Rq_sum_zero_fro([821 x i16]* %x1_coeffs, [1230 x i8]* %ciphertext)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="10">
<![CDATA[
:5  call fastcc void @poly_S3_frombytes([821 x i16]* %x2_coeffs, [1590 x i8]* %secretkey, i10 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i10 [ 0, %0 ], [ %i_14, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i = icmp eq i10 %i_i, -203

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_14 = add i10 %i_i, 1

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %poly_Z3_to_Zq.exit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i = zext i10 %i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %liftm_coeffs_addr = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="liftm_coeffs_addr"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="10">
<![CDATA[
:2  %liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:0  call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="10">
<![CDATA[
:2  %liftm_coeffs_load = load i16* %liftm_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_46 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_1_i_cast = sub i12 0, %tmp_46

]]></Node>
<StgValue><ssdm name="tmp_1_i_cast"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="16">
<![CDATA[
:5  %tmp_79 = trunc i16 %liftm_coeffs_load to i12

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_48 = or i12 %tmp_79, %tmp_1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_49 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:8  %tmp_3_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_49, i12 %tmp_48)

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp_3_i, i16* %liftm_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:0  call fastcc void @poly_Rq_mul([821 x i16]* %x3_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x2_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="62" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:1  call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="63" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:1  call fastcc void @poly_Rq_to_S3([821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="64" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="10">
<![CDATA[
poly_Z3_to_Zq.exit:2  call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="65" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="8" op_3_bw="10">
<![CDATA[
poly_Z3_to_Zq.exit:2  call fastcc void @poly_S3_frombytes([821 x i16]* %x3_coeffs, [1590 x i8]* %secretkey, i10 164)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="66" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:3  call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="67" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:3  call fastcc void @poly_S3_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x2_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="68" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="9" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:4  call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="69" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="9" op_3_bw="16">
<![CDATA[
poly_Z3_to_Zq.exit:4  call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 164, [821 x i16]* %x4_coeffs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
poly_Z3_to_Zq.exit:5  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="71" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %p1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %p1, %4 ]

]]></Node>
<StgValue><ssdm name="p1_i"/></StgValue>
</operation>

<operation id="72" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %i_i6 = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %i_15, %4 ]

]]></Node>
<StgValue><ssdm name="i_i6"/></StgValue>
</operation>

<operation id="73" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %m1_i = phi i10 [ 0, %poly_Z3_to_Zq.exit ], [ %m1, %4 ]

]]></Node>
<StgValue><ssdm name="m1_i"/></StgValue>
</operation>

<operation id="74" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %exitcond_i7 = icmp eq i10 %i_i6, -203

]]></Node>
<StgValue><ssdm name="exitcond_i7"/></StgValue>
</operation>

<operation id="75" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="76" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %i_15 = add i10 %i_i6, 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="77" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i7, label %owcpa_check_m.exit, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_117_i = zext i10 %i_i6 to i64

]]></Node>
<StgValue><ssdm name="tmp_117_i"/></StgValue>
</operation>

<operation id="79" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_117_i

]]></Node>
<StgValue><ssdm name="r_coeffs_addr"/></StgValue>
</operation>

<operation id="80" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="81" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
owcpa_check_m.exit:0  %p1_i_cast = zext i10 %p1_i to i11

]]></Node>
<StgValue><ssdm name="p1_i_cast"/></StgValue>
</operation>

<operation id="82" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="11" op_0_bw="10">
<![CDATA[
owcpa_check_m.exit:1  %m1_i_cast = zext i10 %m1_i to i11

]]></Node>
<StgValue><ssdm name="m1_i_cast"/></StgValue>
</operation>

<operation id="83" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
owcpa_check_m.exit:2  %tmp_i8 = xor i10 %p1_i, %m1_i

]]></Node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="84" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
owcpa_check_m.exit:3  %tmp_11_i = add i11 %m1_i_cast, %p1_i_cast

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="85" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
owcpa_check_m.exit:4  %tmp_50 = add i10 %p1_i, %m1_i

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="86" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
owcpa_check_m.exit:5  %tmp_12_i = xor i11 %tmp_11_i, 510

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="87" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
owcpa_check_m.exit:6  %tmp_51 = xor i10 %tmp_50, 510

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="88" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
owcpa_check_m.exit:7  %tmp_52 = or i10 %tmp_51, %tmp_i8

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
owcpa_check_m.exit:8  %tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %tmp_12_i, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="1" op_2_bw="10">
<![CDATA[
owcpa_check_m.exit:9  %tmp_13_i = call i11 @_ssdm_op_BitConcatenate.i11.i1.i10(i1 %tmp_80, i10 %tmp_52)

]]></Node>
<StgValue><ssdm name="tmp_13_i"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="11">
<![CDATA[
owcpa_check_m.exit:10  %tmp_13_i_cast = zext i11 %tmp_13_i to i16

]]></Node>
<StgValue><ssdm name="tmp_13_i_cast"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
owcpa_check_m.exit:11  %tmp_15_i = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 0, i16 %tmp_13_i_cast) nounwind

]]></Node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="33" op_0_bw="32">
<![CDATA[
owcpa_check_m.exit:12  %t_cast = zext i32 %tmp_15_i to i33

]]></Node>
<StgValue><ssdm name="t_cast"/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
owcpa_check_m.exit:13  %tmp_115_i = sub i33 0, %t_cast

]]></Node>
<StgValue><ssdm name="tmp_115_i"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
owcpa_check_m.exit:14  %tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i33.i32(i33 %tmp_115_i, i32 32)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
owcpa_check_m.exit:15  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load = load i16* %r_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="16">
<![CDATA[
:3  %tmp_82 = trunc i16 %r_coeffs_load to i1

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="1">
<![CDATA[
:4  %tmp_118_i_cast = zext i1 %tmp_82 to i10

]]></Node>
<StgValue><ssdm name="tmp_118_i_cast"/></StgValue>
</operation>

<operation id="100" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:5  %p1 = add i10 %tmp_118_i_cast, %p1_i

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="101" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:6  %tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %r_coeffs_load, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="102" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="1">
<![CDATA[
:7  %tmp_120_i_cast = zext i1 %tmp_83 to i10

]]></Node>
<StgValue><ssdm name="tmp_120_i_cast"/></StgValue>
</operation>

<operation id="103" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:8  %m1 = add i10 %tmp_120_i_cast, %m1_i

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="104" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i10 [ 0, %owcpa_check_m.exit ], [ %i_16, %6 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="106" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i1 = icmp eq i10 %i_i1, -203

]]></Node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="107" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="108" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_16 = add i10 %i_i1, 1

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="109" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i1, label %.preheader55.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i1 = zext i10 %i_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="111" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_13 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_13"/></StgValue>
</operation>

<operation id="112" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_8"/></StgValue>
</operation>

<operation id="113" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.preheader55.preheader:0  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="114" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_8 = load i16* %r_coeffs_addr_13, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_8"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %liftm_coeffs_addr_1 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i1

]]></Node>
<StgValue><ssdm name="liftm_coeffs_addr_1"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:4  store i16 %r_coeffs_load_8, i16* %liftm_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader55:0  %i_i_i = phi i10 [ %i_17, %7 ], [ 0, %.preheader55.preheader ]

]]></Node>
<StgValue><ssdm name="i_i_i"/></StgValue>
</operation>

<operation id="119" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader55:1  %exitcond_i_i = icmp eq i10 %i_i_i, -203

]]></Node>
<StgValue><ssdm name="exitcond_i_i"/></StgValue>
</operation>

<operation id="120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader55:2  %empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="121" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader55:3  %i_17 = add i10 %i_i_i, 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader55:4  br i1 %exitcond_i_i, label %poly_lift.exit.preheader, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i_i = zext i10 %i_i_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %liftm_coeffs_addr_2 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_i_i

]]></Node>
<StgValue><ssdm name="liftm_coeffs_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
:2  %liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load_1"/></StgValue>
</operation>

<operation id="126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
poly_lift.exit.preheader:0  br label %poly_lift.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="127" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="10">
<![CDATA[
:2  %liftm_coeffs_load_1 = load i16* %liftm_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load_1"/></StgValue>
</operation>

<operation id="128" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="12" op_0_bw="12" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_56 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="129" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4  %tmp_1_i_i_cast = sub i12 0, %tmp_56

]]></Node>
<StgValue><ssdm name="tmp_1_i_i_cast"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="16">
<![CDATA[
:5  %tmp_84 = trunc i16 %liftm_coeffs_load_1 to i12

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %tmp_58 = or i12 %tmp_84, %tmp_1_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="4" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7  %tmp_59 = call i4 @_ssdm_op_PartSelect.i4.i16.i32.i32(i16 %liftm_coeffs_load_1, i32 12, i32 15)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="4" op_2_bw="12">
<![CDATA[
:8  %tmp_3_i_i = call i16 @_ssdm_op_BitConcatenate.i16.i4.i12(i4 %tmp_59, i12 %tmp_58)

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:9  store i16 %tmp_3_i_i, i16* %liftm_coeffs_addr_2, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader55

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="136" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
poly_lift.exit:0  %i = phi i10 [ %i_18, %8 ], [ 0, %poly_lift.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
poly_lift.exit:1  %exitcond = icmp eq i10 %i, -203

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_lift.exit:2  %empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821)

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
poly_lift.exit:3  %i_18 = add i10 %i, 1

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_lift.exit:4  br i1 %exitcond, label %.preheader.preheader, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_s = zext i10 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %b_coeffs_addr = getelementptr [821 x i16]* %x1_coeffs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="b_coeffs_addr"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %liftm_coeffs_addr_3 = getelementptr [821 x i16]* %x2_coeffs, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="liftm_coeffs_addr_3"/></StgValue>
</operation>

<operation id="145" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="10">
<![CDATA[
:4  %liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load_2"/></StgValue>
</operation>

<operation id="146" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="147" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="10">
<![CDATA[
:2  %b_coeffs_load = load i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name="b_coeffs_load"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="10">
<![CDATA[
:4  %liftm_coeffs_load_2 = load i16* %liftm_coeffs_addr_3, align 2

]]></Node>
<StgValue><ssdm name="liftm_coeffs_load_2"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_73 = sub i16 %b_coeffs_load, %liftm_coeffs_load_2

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="16">
<![CDATA[
:6  %tmp_85 = trunc i16 %tmp_73 to i12

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="12">
<![CDATA[
:7  %tmp_80_cast = zext i12 %tmp_85 to i16

]]></Node>
<StgValue><ssdm name="tmp_80_cast"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:8  store i16 %tmp_80_cast, i16* %b_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %poly_lift.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="154" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader:0  %i_i2 = phi i9 [ %i_19, %9 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_i2"/></StgValue>
</operation>

<operation id="155" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="9">
<![CDATA[
.preheader:1  %i_i2_cast6 = zext i9 %i_i2 to i12

]]></Node>
<StgValue><ssdm name="i_i2_cast6"/></StgValue>
</operation>

<operation id="156" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:2  %exitcond_i2 = icmp eq i9 %i_i2, -102

]]></Node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 410, i64 410, i64 410)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4  %i_19 = add i9 %i_i2, 1

]]></Node>
<StgValue><ssdm name="i_19"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %exitcond_i2, label %poly_Sq_frombytes.1.exit, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
:0  %p_shl_i = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %i_i2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="11">
<![CDATA[
:1  %p_shl_i_cast = zext i11 %p_shl_i to i12

]]></Node>
<StgValue><ssdm name="p_shl_i_cast"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %tmp_i2 = sub i12 %p_shl_i_cast, %i_i2_cast6

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %sum_i = add i12 328, %tmp_i2

]]></Node>
<StgValue><ssdm name="sum_i"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="12">
<![CDATA[
:4  %sum_i_cast = sext i12 %sum_i to i64

]]></Node>
<StgValue><ssdm name="sum_i_cast"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %secretkey_addr = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum_i_cast

]]></Node>
<StgValue><ssdm name="secretkey_addr"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11">
<![CDATA[
:6  %secretkey_load = load i8* %secretkey_addr, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %sum2_i = add i12 329, %tmp_i2

]]></Node>
<StgValue><ssdm name="sum2_i"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="12">
<![CDATA[
:8  %sum2_i_cast = sext i12 %sum2_i to i64

]]></Node>
<StgValue><ssdm name="sum2_i_cast"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %secretkey_addr_1 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum2_i_cast

]]></Node>
<StgValue><ssdm name="secretkey_addr_1"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="11">
<![CDATA[
:10  %secretkey_load_1 = load i8* %secretkey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load_1"/></StgValue>
</operation>

<operation id="171" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Sq_frombytes.1.exit:0  call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="172" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="11">
<![CDATA[
:6  %secretkey_load = load i8* %secretkey_addr, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load"/></StgValue>
</operation>

<operation id="173" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="11">
<![CDATA[
:10  %secretkey_load_1 = load i8* %secretkey_addr_1, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load_1"/></StgValue>
</operation>

<operation id="174" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="8">
<![CDATA[
:11  %tmp_86 = trunc i8 %secretkey_load_1 to i4

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="175" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="12" op_0_bw="12" op_1_bw="4" op_2_bw="8">
<![CDATA[
:12  %tmp_2_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %tmp_86, i8 %secretkey_load)

]]></Node>
<StgValue><ssdm name="tmp_2_i1"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="12">
<![CDATA[
:13  %tmp_3_i1 = zext i12 %tmp_2_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_3_i1"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
:14  %tmp_4_i = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %i_i2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
:15  %tmp_5_i = zext i10 %tmp_4_i to i64

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %invh_coeffs_addr = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_5_i

]]></Node>
<StgValue><ssdm name="invh_coeffs_addr"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:17  store i16 %tmp_3_i1, i16* %invh_coeffs_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:18  %tmp_9_i = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %secretkey_load_1, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:19  %sum4_i = add i12 330, %tmp_i2

]]></Node>
<StgValue><ssdm name="sum4_i"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="12">
<![CDATA[
:20  %sum4_i_cast = sext i12 %sum4_i to i64

]]></Node>
<StgValue><ssdm name="sum4_i_cast"/></StgValue>
</operation>

<operation id="184" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="11" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %secretkey_addr_2 = getelementptr [1590 x i8]* %secretkey, i64 0, i64 %sum4_i_cast

]]></Node>
<StgValue><ssdm name="secretkey_addr_2"/></StgValue>
</operation>

<operation id="185" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="11">
<![CDATA[
:22  %secretkey_load_2 = load i8* %secretkey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="186" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="11">
<![CDATA[
:22  %secretkey_load_2 = load i8* %secretkey_addr_2, align 1

]]></Node>
<StgValue><ssdm name="secretkey_load_2"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
:23  %tmp_14_i1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %secretkey_load_2, i4 %tmp_9_i)

]]></Node>
<StgValue><ssdm name="tmp_14_i1"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="12">
<![CDATA[
:24  %tmp_14_i1_cast = zext i12 %tmp_14_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_14_i1_cast"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:25  %tmp_15_i1 = or i10 %tmp_4_i, 1

]]></Node>
<StgValue><ssdm name="tmp_15_i1"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="10">
<![CDATA[
:26  %tmp_16_i = zext i10 %tmp_15_i1 to i64

]]></Node>
<StgValue><ssdm name="tmp_16_i"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %invh_coeffs_addr_1 = getelementptr [821 x i16]* %x3_coeffs, i64 0, i64 %tmp_16_i

]]></Node>
<StgValue><ssdm name="invh_coeffs_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:28  store i16 %tmp_14_i1_cast, i16* %invh_coeffs_addr_1, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:29  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="194" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
poly_Sq_frombytes.1.exit:0  call fastcc void @poly_Rq_mul([821 x i16]* %x4_coeffs, [821 x i16]* %x1_coeffs, [821 x i16]* %x3_coeffs) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
poly_Sq_frombytes.1.exit:1  %r_coeffs_addr_14 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 820

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_14"/></StgValue>
</operation>

<operation id="196" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
poly_Sq_frombytes.1.exit:2  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i3 = phi i10 [ 0, %poly_Sq_frombytes.1.exit ], [ %i_20, %11 ]

]]></Node>
<StgValue><ssdm name="i_i3"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i3 = icmp eq i10 %i_i3, -203

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_20 = add i10 %i_i3, 1

]]></Node>
<StgValue><ssdm name="i_20"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i3, label %poly_Sq_mul.exit.preheader, label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i3 = zext i10 %i_i3 to i64

]]></Node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_15 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i3

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_15"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_9"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_10"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
poly_Sq_mul.exit.preheader:0  br label %poly_Sq_mul.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="207" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_9 = load i16* %r_coeffs_addr_15, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_9"/></StgValue>
</operation>

<operation id="208" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="10">
<![CDATA[
:3  %r_coeffs_load_10 = load i16* %r_coeffs_addr_14, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_10"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %tmp_i2_44 = sub i16 %r_coeffs_load_9, %r_coeffs_load_10

]]></Node>
<StgValue><ssdm name="tmp_i2_44"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="12" op_0_bw="16">
<![CDATA[
:5  %tmp_87 = trunc i16 %tmp_i2_44 to i12

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="12">
<![CDATA[
:6  %tmp_4_i1_cast = zext i12 %tmp_87 to i16

]]></Node>
<StgValue><ssdm name="tmp_4_i1_cast"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:7  store i16 %tmp_4_i1_cast, i16* %r_coeffs_addr_15, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="214" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
poly_Sq_mul.exit:0  %i_i4 = phi i10 [ %i_21, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i4"/></StgValue>
</operation>

<operation id="215" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
poly_Sq_mul.exit:1  %t_i = phi i64 [ %t_2, %12 ], [ 0, %poly_Sq_mul.exit.preheader ]

]]></Node>
<StgValue><ssdm name="t_i"/></StgValue>
</operation>

<operation id="216" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
poly_Sq_mul.exit:2  %exitcond_i4 = icmp eq i10 %i_i4, -203

]]></Node>
<StgValue><ssdm name="exitcond_i4"/></StgValue>
</operation>

<operation id="217" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
poly_Sq_mul.exit:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="218" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
poly_Sq_mul.exit:4  %i_21 = add i10 %i_i4, 1

]]></Node>
<StgValue><ssdm name="i_21"/></StgValue>
</operation>

<operation id="219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
poly_Sq_mul.exit:5  br i1 %exitcond_i4, label %owcpa_check_r.exit, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_106_i = zext i10 %i_i4 to i64

]]></Node>
<StgValue><ssdm name="tmp_106_i"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_16 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_106_i

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_16"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_12"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
owcpa_check_r.exit:0  %r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="224" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_12 = load i16* %r_coeffs_addr_16, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_12"/></StgValue>
</operation>

<operation id="225" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="16">
<![CDATA[
:3  %tmp_90 = trunc i16 %r_coeffs_load_12 to i12

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="226" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="3" op_0_bw="16">
<![CDATA[
:4  %tmp_91 = trunc i16 %r_coeffs_load_12 to i3

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="227" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_108_i_cast = add i12 1, %tmp_90

]]></Node>
<StgValue><ssdm name="tmp_108_i_cast"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:6  %tmp_65 = add i3 1, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="229" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:7  %tmp_110_i = add i3 2, %tmp_91

]]></Node>
<StgValue><ssdm name="tmp_110_i"/></StgValue>
</operation>

<operation id="230" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:8  %tmp_66 = or i3 %tmp_65, %tmp_110_i

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="231" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:9  %tmp_92 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %tmp_66, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="232" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10  %tmp_68 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_108_i_cast, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="233" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="1" op_3_bw="2">
<![CDATA[
:11  %tmp = call i12 @_ssdm_op_BitConcatenate.i12.i9.i1.i2(i9 %tmp_68, i1 %tmp_92, i2 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="234" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="12" op_0_bw="64">
<![CDATA[
:12  %tmp_93 = trunc i64 %t_i to i12

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="235" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:13  %tmp_70 = or i12 %tmp_93, %tmp

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="236" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="52" op_0_bw="52" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:14  %tmp_71 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %t_i, i32 12, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="237" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="52" op_2_bw="12">
<![CDATA[
:15  %t_2 = call i64 @_ssdm_op_BitConcatenate.i64.i52.i12(i52 %tmp_71, i12 %tmp_70)

]]></Node>
<StgValue><ssdm name="t_2"/></StgValue>
</operation>

<operation id="238" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %poly_Sq_mul.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="239" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="10">
<![CDATA[
owcpa_check_r.exit:0  %r_coeffs_load_11 = load i16* %r_coeffs_addr_14, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_11"/></StgValue>
</operation>

<operation id="240" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="64">
<![CDATA[
owcpa_check_r.exit:1  %tmp_88 = trunc i64 %t_i to i16

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="241" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
owcpa_check_r.exit:2  %tmp_5_i1 = or i16 %r_coeffs_load_11, %tmp_88

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>

<operation id="242" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="48" op_0_bw="48" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
owcpa_check_r.exit:3  %tmp_6_i1 = call i48 @_ssdm_op_PartSelect.i48.i64.i32.i32(i64 %t_i, i32 16, i32 63) nounwind

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>

<operation id="243" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="64" op_1_bw="48" op_2_bw="16">
<![CDATA[
owcpa_check_r.exit:4  %t = call i64 @_ssdm_op_BitConcatenate.i64.i48.i16(i48 %tmp_6_i1, i16 %tmp_5_i1) nounwind

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="244" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
owcpa_check_r.exit:5  %tmp_i3_46 = sub i64 0, %t

]]></Node>
<StgValue><ssdm name="tmp_i3_46"/></StgValue>
</operation>

<operation id="245" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
owcpa_check_r.exit:6  %tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %tmp_i3_46, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="246" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
owcpa_check_r.exit:7  %fail = or i1 %tmp_89, %tmp_81

]]></Node>
<StgValue><ssdm name="fail"/></StgValue>
</operation>

<operation id="247" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
owcpa_check_r.exit:8  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="248" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %i_i5 = phi i10 [ 0, %owcpa_check_r.exit ], [ %i_22, %14 ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="249" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond_i5 = icmp eq i10 %i_i5, -203

]]></Node>
<StgValue><ssdm name="exitcond_i5"/></StgValue>
</operation>

<operation id="250" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 821, i64 821, i64 821) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="251" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %i_22 = add i10 %i_i5, 1

]]></Node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="252" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i5, label %poly_trinary_Zq_to_Z3.exit, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_i5 = zext i10 %i_i5 to i64

]]></Node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %r_coeffs_addr_17 = getelementptr [821 x i16]* %x4_coeffs, i64 0, i64 %tmp_i5

]]></Node>
<StgValue><ssdm name="r_coeffs_addr_17"/></StgValue>
</operation>

<operation id="255" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_13"/></StgValue>
</operation>

<operation id="256" st_id="31" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_i5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="9" op_3_bw="16">
<![CDATA[
poly_trinary_Zq_to_Z3.exit:0  call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="257" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="10">
<![CDATA[
:2  %r_coeffs_load_13 = load i16* %r_coeffs_addr_17, align 2

]]></Node>
<StgValue><ssdm name="r_coeffs_load_13"/></StgValue>
</operation>

<operation id="258" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_72 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %r_coeffs_load_13, i32 11, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="259" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="2" op_0_bw="16">
<![CDATA[
:4  %tmp_94 = trunc i16 %r_coeffs_load_13 to i2

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="260" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %tmp_7_i2_cast = xor i2 %tmp_94, %tmp_72

]]></Node>
<StgValue><ssdm name="tmp_7_i2_cast"/></StgValue>
</operation>

<operation id="261" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="2">
<![CDATA[
:6  %tmp_8_i2_cast = zext i2 %tmp_7_i2_cast to i16

]]></Node>
<StgValue><ssdm name="tmp_8_i2_cast"/></StgValue>
</operation>

<operation id="262" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
:7  store i16 %tmp_8_i2_cast, i16* %r_coeffs_addr_17, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="264" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="9" op_3_bw="16">
<![CDATA[
poly_trinary_Zq_to_Z3.exit:0  call fastcc void @poly_S3_tobytes([328 x i8]* %rm, i9 0, [821 x i16]* %x4_coeffs)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1">
<![CDATA[
poly_trinary_Zq_to_Z3.exit:1  ret i1 %fail

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
