#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Apr 27 00:38:43 2025
# Process ID         : 13600
# Current directory  : C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/fibonacci_v2/fibonacci_v2.runs/synth_1
# Command line       : vivado.exe -log fibonacci_v2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fibonacci_v2.tcl
# Log file           : C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/fibonacci_v2/fibonacci_v2.runs/synth_1/fibonacci_v2.vds
# Journal file       : C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/fibonacci_v2/fibonacci_v2.runs/synth_1\vivado.jou
# Running On         : Oliver
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-9900K CPU @ 3.60GHz
# CPU Frequency      : 3600 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34289 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39389 MB
# Available Virtual  : 23494 MB
#-----------------------------------------------------------
source fibonacci_v2.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 654.160 ; gain = 226.949
Command: synth_design -top fibonacci_v2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11224
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1126.969 ; gain = 469.828
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fibonacci_v2' [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/hdl/fibonacci_v2.sv:1]
INFO: [Synth 8-6157] synthesizing module 'early_detection_debounce' [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/early_detection_debounce.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'early_detection_debounce' (0#1) [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/early_detection_debounce.sv:1]
INFO: [Synth 8-6157] synthesizing module 'hex_sseg_disp' [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'hex_sseg_disp' (0#1) [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'fibonacci_v2' (0#1) [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/hdl/fibonacci_v2.sv:1]
WARNING: [Synth 8-87] always_comb on 'hex_reg' did not result in combinational logic [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:32]
WARNING: [Synth 8-87] always_comb on 'an_reg' did not result in combinational logic [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:33]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1234.367 ; gain = 577.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.367 ; gain = 577.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.367 ; gain = 577.227
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'db_state_reg' in module 'early_detection_debounce'
INFO: [Synth 8-802] inferred FSM for state register 'op_state_reg' in module 'fibonacci_v2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 DB_IDLE |                               10 |                               00
                 DB_HIGH |                               01 |                               01
                 DB_WAIT |                               11 |                               10
                  DB_LOW |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'db_state_reg' using encoding 'sequential' in module 'early_detection_debounce'
WARNING: [Synth 8-327] inferring latch for variable 'hex_reg' [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'an_reg' [C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.1_early_detection_debounce2/hdl/hex_sseg_disp.sv:33]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                 BCD2BIN |                               01 |                               01
                    FIBO |                               10 |                               10
                 BIN2BCD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'op_state_reg' using encoding 'sequential' in module 'fibonacci_v2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1234.367 ; gain = 577.227
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 2     
	               14 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   20 Bit        Muxes := 2     
	   4 Input   20 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 8     
	   8 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design fibonacci_v2 has port sseg[7] driven by constant 1
WARNING: [Synth 8-3332] Sequential element (u_debounce/FSM_sequential_db_state_reg[1]) is unused and will be removed from module fibonacci_v2.
WARNING: [Synth 8-3332] Sequential element (u_debounce/FSM_sequential_db_state_reg[0]) is unused and will be removed from module fibonacci_v2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1433.664 ; gain = 776.523
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.664 ; gain = 776.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1433.664 ; gain = 776.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    10|
|3     |LUT1   |     3|
|4     |LUT2   |    45|
|5     |LUT3   |    11|
|6     |LUT4   |    34|
|7     |LUT5   |    26|
|8     |LUT6   |    40|
|9     |FDRE   |   102|
|10    |LD     |    12|
|11    |IBUF   |    11|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   311|
|2     |  u_hex_sseg_disp |hex_sseg_disp |    62|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:24 . Memory (MB): peak = 1629.422 ; gain = 972.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1643.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE (inverted pins: G): 12 instances

Synth Design complete | Checksum: ba08f14d
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 1757.512 ; gain = 1103.352
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1757.512 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/okhac/Documents/fpga_prototyping_by_sv_examples/6.5.4_fibonacci_2/fibonacci_v2/fibonacci_v2.runs/synth_1/fibonacci_v2.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file fibonacci_v2_utilization_synth.rpt -pb fibonacci_v2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Apr 27 00:39:21 2025...
