ModuleName HalfAdder
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 59
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 280 ,Y1: 240 ,X2: 320 ,Y2: 240
Edge X1: 280 ,Y1: 152 ,X2: 280 ,Y2: 240
Edge X1: 168 ,Y1: 152 ,X2: 280 ,Y2: 152
Edge X1: 280 ,Y1: 152 ,X2: 344 ,Y2: 152
End
Branches
End
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 256 ,X2: 320 ,Y2: 256
Edge X1: 256 ,Y1: 168 ,X2: 256 ,Y2: 256
Edge X1: 168 ,Y1: 168 ,X2: 256 ,Y2: 168
Edge X1: 256 ,Y1: 168 ,X2: 344 ,Y2: 168
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 384 ,Y1: 248 ,X2: 464 ,Y2: 248
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 408 ,Y1: 160 ,X2: 464 ,Y2: 160
End
Branches
End
End
Ports
Port Left: 168 Top: 152 ,Orientation: 0
Portname: A ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 168 ,Orientation: 0
Portname: B ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 464 Top: 160 ,Orientation: 0
Portname: S ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 464 Top: 248 ,Orientation: 0
Portname: C ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 344 Top: 144
Name: s0
LibraryName: PNULib
IpName: PNU_XOR2
SymbolParameters
End
Symbol Left: 320 Top: 232
Name: s1
LibraryName: PNULib
IpName: PNU_AND2
SymbolParameters
End
End
Texts
End
Links
End
