TimeQuest Timing Analyzer report for top
Thu Nov 17 01:54:22 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'CLK'
 14. Slow 1200mV 85C Model Hold: 'CLK'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 0C Model Setup: 'CLK'
 25. Slow 1200mV 0C Model Hold: 'CLK'
 26. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Fast 1200mV 0C Model Setup: 'CLK'
 35. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLK'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+
; CLK                                                  ; Base      ; 20.833 ; 48.0 MHz   ; 0.000 ; 10.416 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                        ; { CLK }                                                  ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.692  ; 130.01 MHz ; 0.000 ; 3.846  ; 50.00      ; 24        ; 65          ;       ;        ;           ;            ; false    ; CLK    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 96.22 MHz  ; 96.22 MHz       ; CLK                                                  ;      ;
; 164.74 MHz ; 164.74 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                           ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.970 ; -412.639      ;
; CLK                                                  ; -4.143 ; -376.394      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.452 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.453 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.562  ; 0.000         ;
; CLK                                                  ; 10.198 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.970 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.658     ; 2.580      ;
; -4.970 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr               ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.658     ; 2.580      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.852 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 2.450      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.739 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 2.347      ;
; -4.725 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.334      ;
; -4.725 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.334      ;
; -4.725 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.334      ;
; -4.725 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.334      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.721 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.659     ; 2.330      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.717 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.324      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.467 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.661     ; 2.074      ;
; -4.372 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.978      ;
; -4.364 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.967      ;
; -4.364 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.967      ;
; -4.364 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.967      ;
; -4.325 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23] ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.929      ;
; -4.265 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.873      ;
; -4.229 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[24] ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.833      ;
; -4.225 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[25] ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.829      ;
; -4.198 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[9]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.802      ;
; -4.176 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30] ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.654     ; 1.790      ;
; -4.157 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[8]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.761      ;
; -4.123 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.668     ; 1.723      ;
; -4.109 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.715      ;
; -4.028 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.634      ;
; -4.028 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.634      ;
; -4.026 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.632      ;
; -4.025 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.631      ;
; -4.024 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.630      ;
; -4.023 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.629      ;
; -4.021 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.627      ;
; -4.020 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.626      ;
; -4.017 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.623      ;
; -4.007 ; UART_Link:UART_Link1|iob_sdram_cmd_address[17] ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 1.605      ;
; -4.004 ; UART_Link:UART_Link1|iob_sdram_cmd_address[10] ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.669     ; 1.603      ;
; -4.002 ; UART_Link:UART_Link1|iob_sdram_cmd_address[18] ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 1.600      ;
; -4.001 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.609      ;
; -4.001 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.609      ;
; -4.000 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.608      ;
; -4.000 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.608      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.669     ; 1.598      ;
; -3.999 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.607      ;
; -3.998 ; UART_Link:UART_Link1|iob_sdram_cmd_address[14] ; DRAM_Controller:DRAM_Controller1|save_row[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.670     ; 1.596      ;
; -3.998 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.606      ;
; -3.998 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.606      ;
; -3.997 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.605      ;
; -3.997 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.605      ;
; -3.996 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.604      ;
; -3.995 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.660     ; 1.603      ;
; -3.992 ; UART_Link:UART_Link1|iob_sdram_cmd_address[16] ; DRAM_Controller:DRAM_Controller1|save_row[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.662     ; 1.598      ;
; -3.991 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[7]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.664     ; 1.595      ;
; -3.984 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[20] ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.653     ; 1.599      ;
; -3.974 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.671     ; 1.571      ;
; -3.972 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.575      ;
; -3.971 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.574      ;
; -3.970 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.665     ; 1.573      ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                    ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -4.143 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.545      ;
; -3.997 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 6.398      ;
; -3.938 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 6.339      ;
; -3.815 ; DRAM_Controller:DRAM_Controller1|data_out[21]  ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 6.214      ;
; -3.799 ; DRAM_Controller:DRAM_Controller1|data_out[3]   ; UART_Link:UART_Link1|data_buffer[0][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.199      ;
; -3.785 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.185      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.763 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.137      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.163      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.163      ;
; -3.759 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.163      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.743 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.124      ; 6.117      ;
; -3.739 ; DRAM_Controller:DRAM_Controller1|data_out[10]  ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.141      ;
; -3.728 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.130      ;
; -3.711 ; DRAM_Controller:DRAM_Controller1|data_out[5]   ; UART_Link:UART_Link1|data_buffer[0][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.111      ;
; -3.701 ; DRAM_Controller:DRAM_Controller1|data_out[9]   ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.103      ;
; -3.685 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.089      ;
; -3.673 ; DRAM_Controller:DRAM_Controller1|data_out[13]  ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.075      ;
; -3.669 ; DRAM_Controller:DRAM_Controller1|data_out[7]   ; UART_Link:UART_Link1|data_buffer[0][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.069      ;
; -3.650 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.054      ;
; -3.650 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.054      ;
; -3.650 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.054      ;
; -3.650 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.154      ; 6.054      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|data_out[4]   ; UART_Link:UART_Link1|data_buffer[0][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.047      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.647 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.117      ; 6.014      ;
; -3.626 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 6.025      ;
; -3.625 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.122      ; 5.997      ;
; -3.609 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[0][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.009      ;
; -3.605 ; DRAM_Controller:DRAM_Controller1|data_out[2]   ; UART_Link:UART_Link1|data_buffer[0][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.005      ;
; -3.605 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 6.008      ;
; -3.601 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 6.001      ;
; -3.598 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 6.000      ;
; -3.595 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[0][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.994      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.993      ;
; -3.593 ; DRAM_Controller:DRAM_Controller1|data_out[25]  ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.993      ;
; -3.589 ; DRAM_Controller:DRAM_Controller1|data_out[14]  ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.990      ;
; -3.586 ; DRAM_Controller:DRAM_Controller1|data_out[11]  ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.988      ;
; -3.580 ; DRAM_Controller:DRAM_Controller1|data_out[24]  ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.981      ;
; -3.579 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.978      ;
; -3.573 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.972      ;
; -3.569 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.968      ;
; -3.552 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.134      ; 5.936      ;
; -3.552 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.134      ; 5.936      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.547 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.948      ;
; -3.532 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.931      ;
; -3.495 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.895      ;
; -3.457 ; DRAM_Controller:DRAM_Controller1|data_out[27]  ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.857      ;
; -3.455 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.858      ;
; -3.414 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.150      ; 5.814      ;
; -3.402 ; DRAM_Controller:DRAM_Controller1|data_out[30]  ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.149      ; 5.801      ;
; -3.398 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.148      ; 5.796      ;
; -3.391 ; DRAM_Controller:DRAM_Controller1|data_out[15]  ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.793      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_txing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.787      ;
; -3.386 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_rxing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.151      ; 5.787      ;
; -3.317 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_txing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.720      ;
; -3.317 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.153      ; 5.720      ;
; -3.255 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.657      ;
; -3.255 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.657      ;
; -3.255 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.657      ;
; -3.255 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 2.152      ; 5.657      ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.758      ;
; 0.499 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.792      ;
; 0.503 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.796      ;
; 0.508 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.802      ;
; 0.515 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.808      ;
; 0.516 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.810      ;
; 0.517 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.810      ;
; 0.520 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.813      ;
; 0.525 ; UART_Link:UART_Link1|data_buffer[2][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[19]                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.819      ;
; 0.525 ; UART_Link:UART_Link1|data_buffer[2][5]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[21]                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; UART_Link:UART_Link1|data_buffer[2][4]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[20]                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.820      ;
; 0.526 ; UART_Link:UART_Link1|data_buffer[2][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[18]                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.820      ;
; 0.528 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.820      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.826      ;
; 0.535 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.827      ;
; 0.536 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Link:UART_Link1|carrier_buffer[1][1]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.828      ;
; 0.552 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.844      ;
; 0.583 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.876      ;
; 0.641 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.934      ;
; 0.663 ; UART_Link:UART_Link1|carrier_buffer[4][0]                        ; UART_Link:UART_Link1|state.s_sdram_write                         ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.956      ;
; 0.676 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.968      ;
; 0.676 ; UART_Link:UART_Link1|carrier_buffer[4][1]                        ; UART_Link:UART_Link1|state.s_sdram_read                          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 0.969      ;
; 0.683 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.975      ;
; 0.683 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.975      ;
; 0.699 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.080      ; 0.991      ;
; 0.710 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.003      ;
; 0.711 ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.004      ;
; 0.723 ; UART_Link:UART_Link1|data_buffer[2][1]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[17]                   ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.017      ;
; 0.728 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.022      ;
; 0.728 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.022      ;
; 0.733 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Link:UART_Link1|carrier_buffer[1][5]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.025      ;
; 0.736 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.028      ;
; 0.739 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|carrier_buffer[1][3]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.031      ;
; 0.740 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.034      ;
; 0.740 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.034      ;
; 0.741 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|carrier_buffer[1][6]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.036      ;
; 0.745 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.039      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; UART_Controller:UART_Controller1|rx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.039      ;
; 0.748 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.042      ;
; 0.757 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[1][7]                        ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.049      ;
; 0.758 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.051      ;
; 0.759 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.759 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.760 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.054      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.055      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.053      ;
; 0.761 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16]                 ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; CLK          ; CLK         ; 0.000        ; 0.082      ; 1.056      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.516 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.809      ;
; 0.527 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.527 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.534 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.827      ;
; 0.540 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.833      ;
; 0.542 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.835      ;
; 0.562 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.855      ;
; 0.641 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.644 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.940      ;
; 0.656 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.949      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.987      ;
; 0.694 ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.988      ;
; 0.700 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.728 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.022      ;
; 0.738 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.031      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.741 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.745 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.762 ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.766 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.771 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.067      ;
; 0.785 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.815 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.108      ;
; 0.843 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.136      ;
; 0.849 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.142      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.169      ;
; 0.882 ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.176      ;
; 0.884 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.177      ;
; 0.891 ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; DRAM_Controller:DRAM_Controller1|iob_address[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.184      ;
; 0.900 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.192      ;
; 0.916 ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; DRAM_Controller:DRAM_Controller1|iob_data[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.210      ;
; 0.929 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.223      ;
; 0.934 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.227      ;
; 0.935 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.227      ;
; 0.938 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.230      ;
; 0.946 ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.240      ;
; 0.958 ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.250      ;
; 0.978 ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.274      ;
; 0.978 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.274      ;
; 0.985 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.278      ;
; 0.985 ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.279      ;
; 0.988 ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.281      ;
; 0.991 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.283      ;
; 0.995 ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.289      ;
; 0.998 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.290      ;
; 1.009 ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; DRAM_Controller:DRAM_Controller1|iob_data[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.303      ;
; 1.036 ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.330      ;
; 1.039 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.333      ;
; 1.043 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.337      ;
; 1.073 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.367      ;
; 1.074 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.367      ;
; 1.088 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.381      ;
; 1.092 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.385      ;
; 1.094 ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; DRAM_Controller:DRAM_Controller1|iob_address[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.387      ;
; 1.100 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.394      ;
; 1.106 ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; DRAM_Controller:DRAM_Controller1|iob_data[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.402      ;
; 1.110 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.112 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.405      ;
; 1.117 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.119 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 100.84 MHz ; 100.84 MHz      ; CLK                                                  ;      ;
; 179.18 MHz ; 179.18 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.494 ; -369.040      ;
; CLK                                                  ; -4.165 ; -375.437      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; CLK                                                  ; 0.400 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.561  ; 0.000         ;
; CLK                                                  ; 10.188 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.494 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.454      ;
; -4.494 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr               ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.454      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.362 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 2.309      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.267 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.223      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.252 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 2.208      ;
; -4.249 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.209      ;
; -4.249 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.209      ;
; -4.249 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.209      ;
; -4.249 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.309     ; 2.209      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -4.246 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.314     ; 2.201      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.999 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.953      ;
; -3.926 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.313     ; 1.882      ;
; -3.901 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.855      ;
; -3.901 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.855      ;
; -3.901 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.855      ;
; -3.885 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23] ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.318     ; 1.836      ;
; -3.821 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.779      ;
; -3.798 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[24] ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.319     ; 1.748      ;
; -3.795 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[25] ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.319     ; 1.745      ;
; -3.766 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[9]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.318     ; 1.717      ;
; -3.749 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30] ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.310     ; 1.708      ;
; -3.736 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[8]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.319     ; 1.686      ;
; -3.703 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 1.650      ;
; -3.665 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.622      ;
; -3.583 ; UART_Link:UART_Link1|iob_sdram_cmd_address[17] ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.324     ; 1.528      ;
; -3.580 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.533      ;
; -3.580 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.533      ;
; -3.579 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.532      ;
; -3.577 ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.521      ;
; -3.577 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.530      ;
; -3.576 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.529      ;
; -3.575 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.528      ;
; -3.573 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.526      ;
; -3.572 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.525      ;
; -3.571 ; UART_Link:UART_Link1|iob_sdram_cmd_address[10] ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.322     ; 1.518      ;
; -3.570 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[7]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.318     ; 1.521      ;
; -3.566 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.524      ;
; -3.565 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[20] ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.307     ; 1.527      ;
; -3.565 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.523      ;
; -3.564 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.522      ;
; -3.564 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.522      ;
; -3.563 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.521      ;
; -3.563 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.312     ; 1.520      ;
; -3.562 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.520      ;
; -3.562 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.520      ;
; -3.561 ; UART_Link:UART_Link1|iob_sdram_cmd_address[14] ; DRAM_Controller:DRAM_Controller1|save_row[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.505      ;
; -3.561 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.519      ;
; -3.561 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.519      ;
; -3.560 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.518      ;
; -3.559 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_1        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.311     ; 1.517      ;
; -3.554 ; UART_Link:UART_Link1|iob_sdram_cmd_address[16] ; DRAM_Controller:DRAM_Controller1|save_row[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.316     ; 1.507      ;
; -3.551 ; UART_Link:UART_Link1|iob_sdram_cmd_address[18] ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.324     ; 1.496      ;
; -3.544 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.325     ; 1.488      ;
; -3.541 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[6]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.307     ; 1.503      ;
; -3.512 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.466      ;
; -3.511 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -2.315     ; 1.465      ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                     ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.165 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 6.283      ;
; -4.016 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 6.133      ;
; -4.006 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 6.120      ;
; -3.874 ; DRAM_Controller:DRAM_Controller1|data_out[21]  ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.987      ;
; -3.825 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.939      ;
; -3.820 ; DRAM_Controller:DRAM_Controller1|data_out[3]   ; UART_Link:UART_Link1|data_buffer[0][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.933      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.802 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.840      ; 5.893      ;
; -3.794 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.916      ;
; -3.794 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.916      ;
; -3.794 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.916      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.787 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.838      ; 5.876      ;
; -3.771 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.889      ;
; -3.770 ; DRAM_Controller:DRAM_Controller1|data_out[10]  ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.887      ;
; -3.748 ; DRAM_Controller:DRAM_Controller1|data_out[7]   ; UART_Link:UART_Link1|data_buffer[0][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.862      ;
; -3.734 ; DRAM_Controller:DRAM_Controller1|data_out[5]   ; UART_Link:UART_Link1|data_buffer[0][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.848      ;
; -3.731 ; DRAM_Controller:DRAM_Controller1|data_out[9]   ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.848      ;
; -3.731 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.869      ; 5.851      ;
; -3.707 ; DRAM_Controller:DRAM_Controller1|data_out[13]  ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.824      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.814      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.814      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.814      ;
; -3.692 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.871      ; 5.814      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.676 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.833      ; 5.760      ;
; -3.658 ; DRAM_Controller:DRAM_Controller1|data_out[4]   ; UART_Link:UART_Link1|data_buffer[0][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.771      ;
; -3.652 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.836      ; 5.739      ;
; -3.650 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.763      ;
; -3.645 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.757      ;
; -3.643 ; DRAM_Controller:DRAM_Controller1|data_out[2]   ; UART_Link:UART_Link1|data_buffer[0][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.756      ;
; -3.641 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.870      ; 5.762      ;
; -3.638 ; DRAM_Controller:DRAM_Controller1|data_out[14]  ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.865      ; 5.754      ;
; -3.637 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.751      ;
; -3.634 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[0][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.749      ;
; -3.617 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.731      ;
; -3.615 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.732      ;
; -3.614 ; DRAM_Controller:DRAM_Controller1|data_out[25]  ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.864      ; 5.729      ;
; -3.614 ; DRAM_Controller:DRAM_Controller1|data_out[11]  ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.731      ;
; -3.614 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[0][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.726      ;
; -3.605 ; DRAM_Controller:DRAM_Controller1|data_out[24]  ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.722      ;
; -3.598 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.711      ;
; -3.597 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.710      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.594 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.866      ; 5.711      ;
; -3.574 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.686      ;
; -3.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.847      ; 5.663      ;
; -3.565 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.847      ; 5.663      ;
; -3.527 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.641      ;
; -3.491 ; DRAM_Controller:DRAM_Controller1|data_out[27]  ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.604      ;
; -3.491 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.870      ; 5.612      ;
; -3.453 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.862      ; 5.566      ;
; -3.448 ; DRAM_Controller:DRAM_Controller1|data_out[15]  ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.566      ;
; -3.435 ; DRAM_Controller:DRAM_Controller1|data_out[30]  ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.861      ; 5.547      ;
; -3.432 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.860      ; 5.543      ;
; -3.276 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_txing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.390      ;
; -3.276 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_rxing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.863      ; 5.390      ;
; -3.201 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_txing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.320      ;
; -3.201 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.868      ; 5.320      ;
; -3.177 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.295      ;
; -3.177 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.295      ;
; -3.177 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.295      ;
; -3.177 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[6][3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.867      ; 5.295      ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.400 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.684      ;
; 0.465 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.732      ;
; 0.469 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.737      ;
; 0.473 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.740      ;
; 0.478 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.746      ;
; 0.482 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.749      ;
; 0.486 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.754      ;
; 0.491 ; UART_Link:UART_Link1|data_buffer[2][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[19]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; UART_Link:UART_Link1|data_buffer[2][5]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[21]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.759      ;
; 0.491 ; UART_Link:UART_Link1|data_buffer[2][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[18]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.759      ;
; 0.492 ; UART_Link:UART_Link1|data_buffer[2][4]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[20]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.759      ;
; 0.498 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.765      ;
; 0.500 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Link:UART_Link1|carrier_buffer[1][1]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.767      ;
; 0.502 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.769      ;
; 0.502 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.769      ;
; 0.516 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.783      ;
; 0.539 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.808      ;
; 0.598 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.865      ;
; 0.599 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.867      ;
; 0.620 ; UART_Link:UART_Link1|carrier_buffer[4][0]                        ; UART_Link:UART_Link1|state.s_sdram_write                         ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.889      ;
; 0.627 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.895      ;
; 0.628 ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.896      ;
; 0.629 ; UART_Link:UART_Link1|carrier_buffer[4][1]                        ; UART_Link:UART_Link1|state.s_sdram_read                          ; CLK          ; CLK         ; 0.000        ; 0.074      ; 0.898      ;
; 0.636 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.903      ;
; 0.650 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.917      ;
; 0.666 ; UART_Link:UART_Link1|data_buffer[2][1]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[17]                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.934      ;
; 0.669 ; UART_Controller:UART_Controller1|rx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.934      ;
; 0.676 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Link:UART_Link1|carrier_buffer[1][5]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.943      ;
; 0.676 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.941      ;
; 0.677 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.942      ;
; 0.681 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|carrier_buffer[1][3]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.948      ;
; 0.683 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|carrier_buffer[1][6]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.950      ;
; 0.688 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.958      ;
; 0.692 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.960      ;
; 0.692 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.959      ;
; 0.695 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[1][7]                        ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.967      ;
; 0.704 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.705 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[11]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[19]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[21]                    ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.470 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.474 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.492 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.492 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.760      ;
; 0.497 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.765      ;
; 0.504 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.772      ;
; 0.506 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.774      ;
; 0.528 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.796      ;
; 0.598 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.601 ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.603 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.871      ;
; 0.606 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.874      ;
; 0.616 ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.620 ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.888      ;
; 0.646 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.685 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.953      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.689 ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.956      ;
; 0.690 ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.695 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.698 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.712 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.714 ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.981      ;
; 0.716 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.719 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.987      ;
; 0.723 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.990      ;
; 0.727 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.995      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.731 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.003      ;
; 0.756 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.782 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.050      ;
; 0.793 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.061      ;
; 0.801 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.069      ;
; 0.804 ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.073      ;
; 0.806 ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; DRAM_Controller:DRAM_Controller1|iob_data[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.078      ;
; 0.807 ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; DRAM_Controller:DRAM_Controller1|iob_address[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.078      ;
; 0.816 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.084      ;
; 0.821 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.089      ;
; 0.829 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.096      ;
; 0.851 ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.118      ;
; 0.853 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.120      ;
; 0.853 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.120      ;
; 0.856 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.123      ;
; 0.861 ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.134      ;
; 0.862 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.135      ;
; 0.869 ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.137      ;
; 0.876 ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 1.147      ;
; 0.877 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.144      ;
; 0.877 ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.145      ;
; 0.886 ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.155      ;
; 0.897 ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; DRAM_Controller:DRAM_Controller1|iob_data[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.165      ;
; 0.900 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.168      ;
; 0.906 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.173      ;
; 0.919 ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.188      ;
; 0.923 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.192      ;
; 0.927 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.196      ;
; 0.953 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.222      ;
; 0.973 ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; DRAM_Controller:DRAM_Controller1|iob_data[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.246      ;
; 0.978 ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; DRAM_Controller:DRAM_Controller1|iob_address[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.245      ;
; 0.981 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.249      ;
; 1.001 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.268      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; DRAM_Controller:DRAM_Controller1|iob_data[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 1.279      ;
; 1.006 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.273      ;
; 1.008 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.275      ;
; 1.015 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; DRAM_Controller:DRAM_Controller1|refresh_count[2]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.019 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.286      ;
; 1.020 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; DRAM_Controller:DRAM_Controller1|refresh_count[8]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.168 ; -182.039      ;
; CLK                                                  ; -1.576 ; -139.069      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.185 ; 0.000         ;
; CLK                                                  ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.602 ; 0.000         ;
; CLK                                                  ; 9.850 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                                ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.168 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.095      ;
; -2.168 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_wr               ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.095      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[12]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[28]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[27]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[11]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[26]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.154 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[10]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.339     ; 1.069      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[4]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.083 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 1.008      ;
; -2.075 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[19]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.002      ;
; -2.075 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[3]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.002      ;
; -2.075 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[2]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.002      ;
; -2.075 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[18]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 1.002      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[6]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[5]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[2]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[0]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[17]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.070 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.996      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_bank[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[10]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[7]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_col[3]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[31]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[22]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[21]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[5]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[4]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -2.060 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[16]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.984      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[15]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[14]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[29]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[13]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[12]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[11]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.965 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.888      ;
; -1.949 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23] ; DRAM_Controller:DRAM_Controller1|save_d_in[23]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.877      ;
; -1.928 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.851      ;
; -1.928 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.851      ;
; -1.928 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.851      ;
; -1.927 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.330     ; 0.851      ;
; -1.900 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[24] ; DRAM_Controller:DRAM_Controller1|save_d_in[24]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 0.827      ;
; -1.899 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[25] ; DRAM_Controller:DRAM_Controller1|save_d_in[25]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 0.826      ;
; -1.884 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[9]  ; DRAM_Controller:DRAM_Controller1|save_d_in[9]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.812      ;
; -1.878 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30] ; DRAM_Controller:DRAM_Controller1|save_d_in[30]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.324     ; 0.808      ;
; -1.878 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_precharge     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.804      ;
; -1.868 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[8]  ; DRAM_Controller:DRAM_Controller1|save_d_in[8]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.327     ; 0.795      ;
; -1.838 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1]  ; DRAM_Controller:DRAM_Controller1|save_d_in[1]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.332     ; 0.760      ;
; -1.816 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|ready_for_new         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.741      ;
; -1.805 ; UART_Link:UART_Link1|iob_sdram_cmd_address[18] ; DRAM_Controller:DRAM_Controller1|save_row[9]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.725      ;
; -1.801 ; UART_Link:UART_Link1|iob_sdram_cmd_address[10] ; DRAM_Controller:DRAM_Controller1|save_row[1]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.333     ; 0.722      ;
; -1.800 ; UART_Link:UART_Link1|iob_sdram_cmd_address[17] ; DRAM_Controller:DRAM_Controller1|save_row[8]           ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.334     ; 0.720      ;
; -1.800 ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]  ; DRAM_Controller:DRAM_Controller1|got_transaction       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.329     ; 0.725      ;
; -1.793 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.716      ;
; -1.792 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_startup       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.715      ;
; -1.791 ; UART_Link:UART_Link1|iob_sdram_cmd_address[7]  ; DRAM_Controller:DRAM_Controller1|save_bank[0]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.332     ; 0.713      ;
; -1.791 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.714      ;
; -1.790 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[7] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.713      ;
; -1.790 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[2] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.713      ;
; -1.789 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.712      ;
; -1.789 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[4] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.712      ;
; -1.789 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[0] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.712      ;
; -1.788 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.714      ;
; -1.788 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.711      ;
; -1.787 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.713      ;
; -1.787 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.710      ;
; -1.787 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[8] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.710      ;
; -1.786 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_2       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.712      ;
; -1.786 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_3       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.712      ;
; -1.786 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[5] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.709      ;
; -1.786 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[1] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.709      ;
; -1.785 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_4        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.711      ;
; -1.785 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|startup_wait_count[6] ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.331     ; 0.708      ;
; -1.784 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[20] ; DRAM_Controller:DRAM_Controller1|save_d_in[20]         ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 0.716      ;
; -1.783 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.709      ;
; -1.783 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_3        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.709      ;
; -1.783 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_write_1       ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.709      ;
; -1.782 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_read_2        ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.708      ;
; -1.781 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[7]  ; DRAM_Controller:DRAM_Controller1|save_d_in[7]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.326     ; 0.709      ;
; -1.781 ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[6]  ; DRAM_Controller:DRAM_Controller1|save_d_in[6]          ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.322     ; 0.713      ;
; -1.781 ; restart_system                                 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1     ; CLK          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.317        ; -1.328     ; 0.707      ;
+--------+------------------------------------------------+--------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                     ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                      ; To Node                                       ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -1.576 ; DRAM_Controller:DRAM_Controller1|data_out[10]  ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.897      ;
; -1.514 ; DRAM_Controller:DRAM_Controller1|data_out[8]   ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.835      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.509 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.831      ;
; -1.502 ; DRAM_Controller:DRAM_Controller1|data_out[18]  ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.820      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[31] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.482 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[30] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.069      ; 2.787      ;
; -1.480 ; DRAM_Controller:DRAM_Controller1|data_out[5]   ; UART_Link:UART_Link1|data_buffer[0][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.800      ;
; -1.476 ; DRAM_Controller:DRAM_Controller1|data_out[13]  ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.797      ;
; -1.469 ; DRAM_Controller:DRAM_Controller1|data_out[12]  ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.790      ;
; -1.465 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|state.s_listen           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.785      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.464 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[27] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.068      ; 2.768      ;
; -1.462 ; DRAM_Controller:DRAM_Controller1|data_out[29]  ; UART_Link:UART_Link1|data_buffer[3][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.782      ;
; -1.458 ; DRAM_Controller:DRAM_Controller1|data_out[17]  ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.776      ;
; -1.453 ; DRAM_Controller:DRAM_Controller1|data_out[3]   ; UART_Link:UART_Link1|data_buffer[0][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.773      ;
; -1.450 ; DRAM_Controller:DRAM_Controller1|data_out[19]  ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.768      ;
; -1.446 ; DRAM_Controller:DRAM_Controller1|data_out[16]  ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.764      ;
; -1.430 ; DRAM_Controller:DRAM_Controller1|data_out[4]   ; UART_Link:UART_Link1|data_buffer[0][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.750      ;
; -1.415 ; DRAM_Controller:DRAM_Controller1|data_out[6]   ; UART_Link:UART_Link1|data_buffer[0][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.733      ;
; -1.412 ; DRAM_Controller:DRAM_Controller1|data_out[14]  ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.083      ; 2.731      ;
; -1.409 ; DRAM_Controller:DRAM_Controller1|data_out[11]  ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.730      ;
; -1.404 ; DRAM_Controller:DRAM_Controller1|data_out[24]  ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.724      ;
; -1.401 ; DRAM_Controller:DRAM_Controller1|data_out[23]  ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.719      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.400 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.063      ; 2.699      ;
; -1.398 ; DRAM_Controller:DRAM_Controller1|data_out[9]   ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.720      ;
; -1.394 ; DRAM_Controller:DRAM_Controller1|data_out[31]  ; UART_Link:UART_Link1|data_buffer[3][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.714      ;
; -1.385 ; DRAM_Controller:DRAM_Controller1|data_out[2]   ; UART_Link:UART_Link1|data_buffer[0][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.705      ;
; -1.385 ; DRAM_Controller:DRAM_Controller1|data_out[21]  ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.703      ;
; -1.378 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; UART_Link:UART_Link1|sdram_write_wait_ctr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.066      ; 2.680      ;
; -1.366 ; DRAM_Controller:DRAM_Controller1|data_out[25]  ; UART_Link:UART_Link1|data_buffer[3][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.686      ;
; -1.363 ; DRAM_Controller:DRAM_Controller1|data_out[15]  ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.684      ;
; -1.357 ; DRAM_Controller:DRAM_Controller1|data_out[1]   ; UART_Link:UART_Link1|data_buffer[0][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.677      ;
; -1.353 ; DRAM_Controller:DRAM_Controller1|data_out[0]   ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.673      ;
; -1.332 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.655      ;
; -1.332 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.655      ;
; -1.332 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.655      ;
; -1.331 ; DRAM_Controller:DRAM_Controller1|data_out[7]   ; UART_Link:UART_Link1|data_buffer[0][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.651      ;
; -1.319 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; state.s_idle                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.072      ; 2.627      ;
; -1.319 ; DRAM_Controller:DRAM_Controller1|ready_for_new ; uart_link_enable                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.072      ; 2.627      ;
; -1.315 ; DRAM_Controller:DRAM_Controller1|data_out[28]  ; UART_Link:UART_Link1|data_buffer[3][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.635      ;
; -1.304 ; DRAM_Controller:DRAM_Controller1|data_out[27]  ; UART_Link:UART_Link1|data_buffer[3][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.624      ;
; -1.292 ; DRAM_Controller:DRAM_Controller1|data_out[26]  ; UART_Link:UART_Link1|data_buffer[3][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.612      ;
; -1.290 ; DRAM_Controller:DRAM_Controller1|data_out[22]  ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.080      ; 2.606      ;
; -1.281 ; DRAM_Controller:DRAM_Controller1|data_out[30]  ; UART_Link:UART_Link1|data_buffer[3][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.599      ;
; -1.278 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.601      ;
; -1.278 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.601      ;
; -1.278 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.601      ;
; -1.278 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.087      ; 2.601      ;
; -1.278 ; DRAM_Controller:DRAM_Controller1|data_out[20]  ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.082      ; 2.596      ;
; -1.264 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[1][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.088      ; 2.588      ;
; -1.226 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[0][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.548      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.191 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[2][1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.084      ; 2.511      ;
; -1.179 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|data_buffer[3][0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.501      ;
; -1.116 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_txing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.438      ;
; -1.116 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|state.s_rxing            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.086      ; 2.438      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][7]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][6]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
; -1.112 ; DRAM_Controller:DRAM_Controller1|data_ready    ; UART_Link:UART_Link1|carrier_buffer[5][1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK         ; 0.329        ; 1.085      ; 2.433      ;
+--------+------------------------------------------------+-----------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.185 ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]          ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|pending_refresh     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|iob_cke                ; DRAM_Controller:DRAM_Controller1|iob_cke             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|got_transaction        ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|ready_for_new       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; DRAM_Controller:DRAM_Controller1|state.s_startup        ; DRAM_Controller:DRAM_Controller1|state.s_startup     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; DRAM_Controller:DRAM_Controller1|state.s_read_4         ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.192 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[4]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.314      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|save_row[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|save_col[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|state.s_read_3         ; DRAM_Controller:DRAM_Controller1|state.s_read_4      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.193 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[1]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.315      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|save_col[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|save_col[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; DRAM_Controller:DRAM_Controller1|data_ready_delay[3]    ; DRAM_Controller:DRAM_Controller1|data_ready_delay[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.316      ;
; 0.203 ; DRAM_Controller:DRAM_Controller1|state.s_precharge      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_9   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.205 ; DRAM_Controller:DRAM_Controller1|state.s_idle           ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.207 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|state.s_read_2      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.329      ;
; 0.209 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_read_1      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.331      ;
; 0.210 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.332      ;
; 0.212 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_write_1     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.334      ;
; 0.225 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|iob_command[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.347      ;
; 0.251 ; DRAM_Controller:DRAM_Controller1|save_row[8]            ; DRAM_Controller:DRAM_Controller1|iob_address[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.373      ;
; 0.252 ; DRAM_Controller:DRAM_Controller1|save_row[9]            ; DRAM_Controller:DRAM_Controller1|iob_address[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.374      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|save_d_in[10]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|save_row[12]           ; DRAM_Controller:DRAM_Controller1|iob_address[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|save_row[11]           ; DRAM_Controller:DRAM_Controller1|iob_address[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.375      ;
; 0.253 ; DRAM_Controller:DRAM_Controller1|save_row[1]            ; DRAM_Controller:DRAM_Controller1|iob_address[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|save_d_in[11]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_2      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.376      ;
; 0.260 ; DRAM_Controller:DRAM_Controller1|save_d_in[18]          ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.382      ;
; 0.262 ; DRAM_Controller:DRAM_Controller1|save_d_in[28]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|captured_data_last[6]  ; DRAM_Controller:DRAM_Controller1|data_out[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.266 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.388      ;
; 0.267 ; DRAM_Controller:DRAM_Controller1|captured_data_last[14] ; DRAM_Controller:DRAM_Controller1|data_out[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.389      ;
; 0.273 ; DRAM_Controller:DRAM_Controller1|save_col[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.395      ;
; 0.291 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_8      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_7   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.413      ;
; 0.294 ; DRAM_Controller:DRAM_Controller1|save_d_in[0]           ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.416      ;
; 0.294 ; DRAM_Controller:DRAM_Controller1|save_row[4]            ; DRAM_Controller:DRAM_Controller1|iob_address[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; DRAM_Controller:DRAM_Controller1|save_d_in[26]          ; DRAM_Controller:DRAM_Controller1|iob_data[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; DRAM_Controller:DRAM_Controller1|save_d_in[27]          ; DRAM_Controller:DRAM_Controller1|iob_data[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; DRAM_Controller:DRAM_Controller1|save_row[3]            ; DRAM_Controller:DRAM_Controller1|iob_address[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; DRAM_Controller:DRAM_Controller1|refresh_count[9]       ; DRAM_Controller:DRAM_Controller1|refresh_count[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|state.s_read_3      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.420      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.300 ; DRAM_Controller:DRAM_Controller1|refresh_count[6]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.302 ; DRAM_Controller:DRAM_Controller1|save_d_in[12]          ; DRAM_Controller:DRAM_Controller1|iob_data[12]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.306 ; DRAM_Controller:DRAM_Controller1|refresh_count[4]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|state.s_write_3     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; DRAM_Controller:DRAM_Controller1|state.s_write_1        ; DRAM_Controller:DRAM_Controller1|state.s_write_2     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; DRAM_Controller:DRAM_Controller1|refresh_count[0]       ; DRAM_Controller:DRAM_Controller1|refresh_count[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_6      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_3   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_5      ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_4   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.316 ; DRAM_Controller:DRAM_Controller1|state.s_open_in_1      ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.319 ; DRAM_Controller:DRAM_Controller1|ready_for_new          ; DRAM_Controller:DRAM_Controller1|got_transaction     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.326 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|state.s_precharge   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.448      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|save_row[0]            ; DRAM_Controller:DRAM_Controller1|iob_address[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.454      ;
; 0.332 ; DRAM_Controller:DRAM_Controller1|captured_data_last[1]  ; DRAM_Controller:DRAM_Controller1|data_out[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.453      ;
; 0.333 ; DRAM_Controller:DRAM_Controller1|save_d_in[8]           ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.456      ;
; 0.333 ; DRAM_Controller:DRAM_Controller1|state.s_idle_in_1      ; DRAM_Controller:DRAM_Controller1|state.s_idle        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.454      ;
; 0.339 ; DRAM_Controller:DRAM_Controller1|state.s_read_2         ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.461      ;
; 0.342 ; DRAM_Controller:DRAM_Controller1|captured_data_last[3]  ; DRAM_Controller:DRAM_Controller1|data_out[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.463      ;
; 0.343 ; DRAM_Controller:DRAM_Controller1|captured_data_last[7]  ; DRAM_Controller:DRAM_Controller1|data_out[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.464      ;
; 0.344 ; DRAM_Controller:DRAM_Controller1|captured_data_last[9]  ; DRAM_Controller:DRAM_Controller1|data_out[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.350 ; DRAM_Controller:DRAM_Controller1|pending_refresh        ; DRAM_Controller:DRAM_Controller1|state.s_open_in_2   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.472      ;
; 0.353 ; DRAM_Controller:DRAM_Controller1|state.s_write_2        ; DRAM_Controller:DRAM_Controller1|iob_dqm[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.475      ;
; 0.361 ; DRAM_Controller:DRAM_Controller1|save_d_in[1]           ; DRAM_Controller:DRAM_Controller1|iob_data[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.484      ;
; 0.363 ; DRAM_Controller:DRAM_Controller1|save_d_in[2]           ; DRAM_Controller:DRAM_Controller1|iob_data[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.485      ;
; 0.364 ; DRAM_Controller:DRAM_Controller1|save_d_in[3]           ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.486      ;
; 0.372 ; DRAM_Controller:DRAM_Controller1|save_col[6]            ; DRAM_Controller:DRAM_Controller1|iob_address[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.377 ; DRAM_Controller:DRAM_Controller1|save_bank[0]           ; DRAM_Controller:DRAM_Controller1|iob_bank[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.377 ; DRAM_Controller:DRAM_Controller1|save_d_in[19]          ; DRAM_Controller:DRAM_Controller1|iob_data[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.499      ;
; 0.380 ; DRAM_Controller:DRAM_Controller1|state.s_write_3        ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.502      ;
; 0.380 ; DRAM_Controller:DRAM_Controller1|save_row[2]            ; DRAM_Controller:DRAM_Controller1|iob_address[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.500      ;
; 0.382 ; DRAM_Controller:DRAM_Controller1|save_d_in[20]          ; DRAM_Controller:DRAM_Controller1|iob_data[4]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.507      ;
; 0.382 ; DRAM_Controller:DRAM_Controller1|save_d_in[16]          ; DRAM_Controller:DRAM_Controller1|iob_data[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.507      ;
; 0.387 ; DRAM_Controller:DRAM_Controller1|save_col[7]            ; DRAM_Controller:DRAM_Controller1|iob_address[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.395 ; DRAM_Controller:DRAM_Controller1|save_d_in[25]          ; DRAM_Controller:DRAM_Controller1|iob_data[9]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.518      ;
; 0.401 ; DRAM_Controller:DRAM_Controller1|save_d_in[31]          ; DRAM_Controller:DRAM_Controller1|iob_data[15]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.523      ;
; 0.410 ; DRAM_Controller:DRAM_Controller1|save_d_in[24]          ; DRAM_Controller:DRAM_Controller1|iob_data[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.533      ;
; 0.412 ; DRAM_Controller:DRAM_Controller1|save_d_in[14]          ; DRAM_Controller:DRAM_Controller1|iob_data[14]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.535      ;
; 0.413 ; DRAM_Controller:DRAM_Controller1|save_d_in[13]          ; DRAM_Controller:DRAM_Controller1|iob_data[13]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.536      ;
; 0.423 ; DRAM_Controller:DRAM_Controller1|captured_data_last[8]  ; DRAM_Controller:DRAM_Controller1|data_out[8]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.544      ;
; 0.426 ; DRAM_Controller:DRAM_Controller1|save_wr                ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.549      ;
; 0.428 ; DRAM_Controller:DRAM_Controller1|captured_data_last[0]  ; DRAM_Controller:DRAM_Controller1|data_out[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.549      ;
; 0.433 ; DRAM_Controller:DRAM_Controller1|captured_data_last[2]  ; DRAM_Controller:DRAM_Controller1|data_out[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.554      ;
; 0.435 ; DRAM_Controller:DRAM_Controller1|save_d_in[6]           ; DRAM_Controller:DRAM_Controller1|iob_data[6]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.560      ;
; 0.435 ; DRAM_Controller:DRAM_Controller1|captured_data_last[5]  ; DRAM_Controller:DRAM_Controller1|data_out[5]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.556      ;
; 0.441 ; DRAM_Controller:DRAM_Controller1|save_row[5]            ; DRAM_Controller:DRAM_Controller1|iob_address[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.562      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|captured_data_last[11] ; DRAM_Controller:DRAM_Controller1|data_out[11]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[5]       ; DRAM_Controller:DRAM_Controller1|refresh_count[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.447 ; DRAM_Controller:DRAM_Controller1|refresh_count[3]       ; DRAM_Controller:DRAM_Controller1|refresh_count[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; DRAM_Controller:DRAM_Controller1|state.s_read_1         ; DRAM_Controller:DRAM_Controller1|iob_dqm[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.570      ;
; 0.450 ; DRAM_Controller:DRAM_Controller1|save_d_in[23]          ; DRAM_Controller:DRAM_Controller1|iob_data[7]         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.575      ;
; 0.450 ; DRAM_Controller:DRAM_Controller1|captured_data_last[10] ; DRAM_Controller:DRAM_Controller1|data_out[10]        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
+-------+---------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                  ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_data      ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; UART_Link:UART_Link1|tx_fsm_state[0]                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|carrier_magic_ctr                           ; UART_Link:UART_Link1|carrier_magic_ctr                           ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; UART_Link:UART_Link1|tx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_Link:UART_Link1|iob_uart_write                              ; UART_Link:UART_Link1|iob_uart_write                              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pll_reset                                                        ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; UART_Controller:UART_Controller1|uart_tx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data       ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]              ; UART_Controller:UART_Controller1|uart_rx_data_sr[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_bit                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.320      ;
; 0.202 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_tick                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.322      ;
; 0.202 ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; UART_Controller:UART_Controller1|rx_baud_counter[5]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.322      ;
; 0.204 ; UART_Link:UART_Link1|data_buffer[2][3]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[19]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Link:UART_Link1|data_buffer[2][2]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[18]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; UART_Controller:UART_Controller1|uart_rx_filter[0]               ; UART_Controller:UART_Controller1|uart_rx_filter[1]               ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; UART_Link:UART_Link1|data_buffer[2][5]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[21]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; UART_Link:UART_Link1|data_buffer[2][4]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[20]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; UART_Controller:UART_Controller1|uart_rx_count[2]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; UART_Controller:UART_Controller1|uart_rx_data_vec[1]             ; UART_Link:UART_Link1|carrier_buffer[1][1]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; UART_Controller:UART_Controller1|uart_rx_count[0]                ; UART_Controller:UART_Controller1|uart_rx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.331      ;
; 0.211 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit  ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.331      ;
; 0.218 ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.338      ;
; 0.232 ; UART_Link:UART_Link1|rx_fsm_state[0]                             ; UART_Link:UART_Link1|rx_fsm_state[1]                             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.353      ;
; 0.252 ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit   ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[3]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.373      ;
; 0.264 ; UART_Link:UART_Link1|carrier_buffer[4][0]                        ; UART_Link:UART_Link1|state.s_sdram_write                         ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.385      ;
; 0.268 ; UART_Link:UART_Link1|iob_uart_writedata[0]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; UART_Link:UART_Link1|iob_uart_writedata[4]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; UART_Link:UART_Link1|carrier_buffer[4][1]                        ; UART_Link:UART_Link1|state.s_sdram_read                          ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.391      ;
; 0.274 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[2]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.394      ;
; 0.274 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; UART_Link:UART_Link1|data_buffer[2][1]                           ; UART_Link:UART_Link1|iob_sdram_cmd_address[17]                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.400      ;
; 0.282 ; state.s_init_pll                                                 ; state.s_init                                                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; state.s_init_pll                                                 ; pll_reset                                                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.402      ;
; 0.283 ; UART_Controller:UART_Controller1|uart_rx_data_vec[5]             ; UART_Link:UART_Link1|carrier_buffer[1][5]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.403      ;
; 0.285 ; UART_Controller:UART_Controller1|uart_rx_bit                     ; UART_Controller:UART_Controller1|uart_rx_data_out_stb            ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.403      ;
; 0.286 ; UART_Controller:UART_Controller1|uart_rx_data_vec[3]             ; UART_Link:UART_Link1|carrier_buffer[1][3]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; UART_Controller:UART_Controller1|rx_baud_tick                    ; UART_Controller:UART_Controller1|uart_rx_bit_tick                ; CLK          ; CLK         ; 0.000        ; 0.034      ; 0.405      ;
; 0.289 ; UART_Controller:UART_Controller1|uart_rx_data_vec[6]             ; UART_Link:UART_Link1|carrier_buffer[1][6]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.409      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_rx_data_vec[7]             ; UART_Link:UART_Link1|carrier_buffer[1][7]                        ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; UART_Link:UART_Link1|iob_uart_writedata[7]                       ; UART_Controller:UART_Controller1|uart_tx_data_vec[7]             ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[0]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; UART_Controller:UART_Controller1|uart_tx_data_vec[6]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; UART_Controller:UART_Controller1|tx_baud_counter[9]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; UART_Controller:UART_Controller1|uart_tx_data_vec[5]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[4]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; UART_Controller:UART_Controller1|tx_baud_counter[7]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; UART_Controller:UART_Controller1|tx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; UART_Controller:UART_Controller1|tx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; UART_Controller:UART_Controller1|tx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; UART_Controller:UART_Controller1|rx_baud_counter[1]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; UART_Controller:UART_Controller1|uart_tx_data_vec[2]             ; UART_Controller:UART_Controller1|uart_tx_data_vec[1]             ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; UART_Controller:UART_Controller1|tx_baud_counter[8]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; UART_Controller:UART_Controller1|tx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; UART_Controller:UART_Controller1|tx_baud_counter[6]              ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; UART_Controller:UART_Controller1|rx_baud_counter[3]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|uart_tx_count[0]                ; UART_Controller:UART_Controller1|uart_tx_count[1]                ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2]          ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]          ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; UART_Controller:UART_Controller1|rx_baud_counter[2]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5]                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3]                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[15]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; UART_Controller:UART_Controller1|rx_baud_counter[4]              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1]                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11]                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7]                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6]                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[3]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; UART_Link:UART_Link1|data_buffer_fill_ctr[5]                     ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; UART_Link:UART_Link1|data_buffer_fill_ctr[13]                    ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.424      ;
+-------+------------------------------------------------------------------+------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                 ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; -4.970   ; 0.185 ; N/A      ; N/A     ; 3.561               ;
;  CLK                                                  ; -4.165   ; 0.186 ; N/A      ; N/A     ; 9.850               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.970   ; 0.185 ; N/A      ; N/A     ; 3.561               ;
; Design-wide TNS                                       ; -789.033 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                                  ; -376.394 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -412.639 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CKE     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CLK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A0      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A5      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A6      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A7      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A8      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A9      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A10     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A11     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_A12     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMH    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RXD           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_DP         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_G          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_C          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS_D          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ4     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ5     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ6     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ7     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ8     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ9     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ10    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ11    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ12    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ13    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ14    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ15    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SDRAM_DQ0               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ2               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ3               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ4               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ5               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ6               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ7               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ8               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ9               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ10              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ11              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ12              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ13              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ14              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDRAM_DQ15              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TXD                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CKE     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CLK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_WE_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_CAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_RAS_N   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A0      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_A2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_A4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A5      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A6      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A7      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A8      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A9      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A10     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A11     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_A12     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SDRAM_BA0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_BA1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQML    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQMH    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; RXD           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DS_DP         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_G          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_C          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DS_D          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SDRAM_DQ2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SDRAM_DQ4     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ5     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ6     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ7     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ8     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ9     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ10    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ11    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ12    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ13    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ14    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDRAM_DQ15    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 17129    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 208      ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                  ; CLK                                                  ; 17129    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; CLK                                                  ; 208      ; 0        ; 0        ; 0        ;
; CLK                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 150      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 871      ; 32       ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 17    ; 17   ;
; Unconstrained Output Ports      ; 39    ; 39   ;
; Unconstrained Output Port Paths ; 55    ; 55   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; CLK                                                  ; CLK                                                  ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SDRAM_DQ0  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TXD        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; RXD         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A0    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A5    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A6    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A7    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A8    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A9    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A10   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A11   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_A12   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_BA1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CKE   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_CLK   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ0   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ4   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ5   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ6   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ7   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ8   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ9   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ10  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ11  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ12  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ13  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ14  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQ15  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQMH  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_DQML  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_RAS_N ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDRAM_WE_N  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Thu Nov 17 01:54:16 2016
Info: Command: quartus_sta FISC -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.833 -waveform {0.000 10.416} -name CLK CLK
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 24 -multiply_by 65 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.970
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.970            -412.639 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.143            -376.394 CLK 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.562
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.562               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.198               0.000 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.494            -369.040 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -4.165            -375.437 CLK 
Info (332146): Worst-case hold slack is 0.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.400               0.000 CLK 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.561               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.188               0.000 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.168            -182.039 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.576            -139.069 CLK 
Info (332146): Worst-case hold slack is 0.185
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.185               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.602
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.602               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.850               0.000 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 801 megabytes
    Info: Processing ended: Thu Nov 17 01:54:22 2016
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


