$date
	Thu Sep  8 03:26:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$scope module uut $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # cin $end
$var wire 1 $ cout $end
$var wire 1 % g $end
$var wire 1 & p $end
$var wire 1 ' s $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1'
1&
1"
#2000
1!
0"
#3000
1$
0'
1%
1"
#4000
0$
1'
0&
0%
1#
0!
0"
#5000
0'
1$
1&
1"
#6000
1$
1!
0"
#7000
1'
1%
1"
#8000
