if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net793 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net794 has 126 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 415845 426565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14937
Number of terminals:      132
Number of snets:          2
Number of nets:           12299

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 623.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 363561.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 35454.
[INFO DRT-0033] via shape region query size = 5960.
[INFO DRT-0033] met2 shape region query size = 3641.
[INFO DRT-0033] via2 shape region query size = 4768.
[INFO DRT-0033] met3 shape region query size = 3641.
[INFO DRT-0033] via3 shape region query size = 4768.
[INFO DRT-0033] met4 shape region query size = 1352.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2596 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 617 unique inst patterns.
[INFO DRT-0084]   Complete 5957 groups.
#scanned instances     = 14937
#unique  instances     = 623
#stdCellGenAp          = 19427
#stdCellValidPlanarAp  = 80
#stdCellValidViaAp     = 14747
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46431
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:40, elapsed time = 00:00:10, memory = 224.11 (MB), peak = 222.76 (MB)

[INFO DRT-0157] Number of guides:     97447

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 60 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 61 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34977.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 26631.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14011.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1214.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 384.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 49372 vertical wires in 2 frboxes and 27845 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6270 vertical wires in 2 frboxes and 9795 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 364.17 (MB), peak = 362.98 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 364.23 (MB), peak = 362.98 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 999.71 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:06, memory = 981.70 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 772.61 (MB).
    Completing 40% with 1618 violations.
    elapsed time = 00:00:16, memory = 1292.06 (MB).
    Completing 50% with 1618 violations.
    elapsed time = 00:00:18, memory = 1071.55 (MB).
    Completing 60% with 3247 violations.
    elapsed time = 00:00:21, memory = 1289.44 (MB).
    Completing 70% with 3247 violations.
    elapsed time = 00:00:27, memory = 1299.55 (MB).
    Completing 80% with 3247 violations.
    elapsed time = 00:00:31, memory = 1083.16 (MB).
    Completing 90% with 4948 violations.
    elapsed time = 00:00:39, memory = 1384.62 (MB).
    Completing 100% with 6829 violations.
    elapsed time = 00:00:43, memory = 1100.74 (MB).
[INFO DRT-0199]   Number of violations = 7738.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      7      0      0      0      0      0
Metal Spacing      157      0   1329      0    303     30      1
Min Hole             0      0      5      0      0      0      0
Recheck              8      0    595      0    251     26     29
Short                0      1   4605      2    389      0      0
[INFO DRT-0267] cpu time = 00:08:09, elapsed time = 00:00:43, memory = 1404.12 (MB), peak = 1622.87 (MB)
Total wire length = 354109 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 155831 um.
Total wire length on LAYER met2 = 148640 um.
Total wire length on LAYER met3 = 29528 um.
Total wire length on LAYER met4 = 20109 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99679.
Up-via summary (total 99679):

------------------------
 FR_MASTERSLICE        0
            li1    46491
           met1    50115
           met2     2361
           met3      712
           met4        0
------------------------
                   99679


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7738 violations.
    elapsed time = 00:00:02, memory = 1693.46 (MB).
    Completing 20% with 7738 violations.
    elapsed time = 00:00:05, memory = 1742.05 (MB).
    Completing 30% with 7738 violations.
    elapsed time = 00:00:08, memory = 1474.96 (MB).
    Completing 40% with 6983 violations.
    elapsed time = 00:00:12, memory = 1884.34 (MB).
    Completing 50% with 6983 violations.
    elapsed time = 00:00:17, memory = 1617.99 (MB).
    Completing 60% with 6279 violations.
    elapsed time = 00:00:21, memory = 1828.55 (MB).
    Completing 70% with 6279 violations.
    elapsed time = 00:00:27, memory = 1726.86 (MB).
    Completing 80% with 6279 violations.
    elapsed time = 00:00:29, memory = 1515.50 (MB).
    Completing 90% with 5510 violations.
    elapsed time = 00:00:38, memory = 1790.87 (MB).
    Completing 100% with 4565 violations.
    elapsed time = 00:00:41, memory = 1515.52 (MB).
[INFO DRT-0199]   Number of violations = 4565.
Viol/Layer        mcon   met1    via   met2   met3
Cut Spacing         10      0      0      0      0
Metal Spacing        0    764      0    208     19
Short                0   3354      1    209      0
[INFO DRT-0267] cpu time = 00:07:31, elapsed time = 00:00:41, memory = 1518.52 (MB), peak = 2020.65 (MB)
Total wire length = 350613 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 154026 um.
Total wire length on LAYER met2 = 146621 um.
Total wire length on LAYER met3 = 29931 um.
Total wire length on LAYER met4 = 20034 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98741.
Up-via summary (total 98741):

------------------------
 FR_MASTERSLICE        0
            li1    46444
           met1    49173
           met2     2431
           met3      693
           met4        0
------------------------
                   98741


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4565 violations.
    elapsed time = 00:00:02, memory = 1924.34 (MB).
    Completing 20% with 4565 violations.
    elapsed time = 00:00:07, memory = 1651.70 (MB).
    Completing 30% with 4532 violations.
    elapsed time = 00:00:10, memory = 1799.09 (MB).
    Completing 40% with 4532 violations.
    elapsed time = 00:00:16, memory = 1813.21 (MB).
    Completing 50% with 4532 violations.
    elapsed time = 00:00:20, memory = 1529.37 (MB).
    Completing 60% with 4314 violations.
    elapsed time = 00:00:21, memory = 1984.93 (MB).
    Completing 70% with 4314 violations.
    elapsed time = 00:00:27, memory = 1681.28 (MB).
    Completing 80% with 4164 violations.
    elapsed time = 00:00:30, memory = 1883.27 (MB).
    Completing 90% with 4164 violations.
    elapsed time = 00:00:38, memory = 1873.32 (MB).
    Completing 100% with 4068 violations.
    elapsed time = 00:00:42, memory = 1529.38 (MB).
[INFO DRT-0199]   Number of violations = 4068.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          8      0      0      0
Metal Spacing        0    682    167      1
Short                0   3026    184      0
[INFO DRT-0267] cpu time = 00:07:43, elapsed time = 00:00:42, memory = 1532.37 (MB), peak = 2063.53 (MB)
Total wire length = 349872 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153373 um.
Total wire length on LAYER met2 = 146626 um.
Total wire length on LAYER met3 = 29934 um.
Total wire length on LAYER met4 = 19937 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98552.
Up-via summary (total 98552):

------------------------
 FR_MASTERSLICE        0
            li1    46443
           met1    48996
           met2     2424
           met3      689
           met4        0
------------------------
                   98552


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4068 violations.
    elapsed time = 00:00:00, memory = 1763.98 (MB).
    Completing 20% with 4068 violations.
    elapsed time = 00:00:03, memory = 1646.71 (MB).
    Completing 30% with 4068 violations.
    elapsed time = 00:00:07, memory = 1534.30 (MB).
    Completing 40% with 3234 violations.
    elapsed time = 00:00:09, memory = 1940.25 (MB).
    Completing 50% with 3234 violations.
    elapsed time = 00:00:12, memory = 1654.04 (MB).
    Completing 60% with 2435 violations.
    elapsed time = 00:00:18, memory = 1930.75 (MB).
    Completing 70% with 2435 violations.
    elapsed time = 00:00:20, memory = 1864.43 (MB).
    Completing 80% with 2435 violations.
    elapsed time = 00:00:28, memory = 1540.58 (MB).
    Completing 90% with 1534 violations.
    elapsed time = 00:00:33, memory = 1860.62 (MB).
    Completing 100% with 566 violations.
    elapsed time = 00:00:42, memory = 1552.47 (MB).
[INFO DRT-0199]   Number of violations = 566.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      1      0      0      0
Metal Spacing        0    168      0     37      2      0
Short                0    318      0     38      0      1
[INFO DRT-0267] cpu time = 00:04:57, elapsed time = 00:00:42, memory = 1552.47 (MB), peak = 2107.43 (MB)
Total wire length = 349235 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144450 um.
Total wire length on LAYER met2 = 146099 um.
Total wire length on LAYER met3 = 37893 um.
Total wire length on LAYER met4 = 20792 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100511.
Up-via summary (total 100511):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49237
           met2      4050
           met3       781
           met4         0
-------------------------
                   100511


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 566 violations.
    elapsed time = 00:00:00, memory = 1552.47 (MB).
    Completing 20% with 566 violations.
    elapsed time = 00:00:00, memory = 1684.95 (MB).
    Completing 30% with 566 violations.
    elapsed time = 00:00:03, memory = 1560.40 (MB).
    Completing 40% with 345 violations.
    elapsed time = 00:00:04, memory = 1873.10 (MB).
    Completing 50% with 345 violations.
    elapsed time = 00:00:04, memory = 1679.69 (MB).
    Completing 60% with 267 violations.
    elapsed time = 00:00:04, memory = 1561.01 (MB).
    Completing 70% with 267 violations.
    elapsed time = 00:00:05, memory = 1752.79 (MB).
    Completing 80% with 267 violations.
    elapsed time = 00:00:06, memory = 1561.01 (MB).
    Completing 90% with 147 violations.
    elapsed time = 00:00:07, memory = 1795.32 (MB).
    Completing 100% with 41 violations.
    elapsed time = 00:00:10, memory = 1565.98 (MB).
[INFO DRT-0199]   Number of violations = 41.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     15      7
Short                0     18      0
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:10, memory = 1565.98 (MB), peak = 2107.43 (MB)
Total wire length = 349134 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144021 um.
Total wire length on LAYER met2 = 146003 um.
Total wire length on LAYER met3 = 38211 um.
Total wire length on LAYER met4 = 20897 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100522.
Up-via summary (total 100522):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49185
           met2      4103
           met3       791
           met4         0
-------------------------
                   100522


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 41 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 20% with 41 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 30% with 41 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 40% with 39 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 50% with 39 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 60% with 35 violations.
    elapsed time = 00:00:02, memory = 1565.98 (MB).
    Completing 70% with 35 violations.
    elapsed time = 00:00:02, memory = 1565.98 (MB).
    Completing 80% with 35 violations.
    elapsed time = 00:00:04, memory = 1565.98 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:04, memory = 1565.98 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:04, memory = 1565.98 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 1565.98 (MB), peak = 2107.43 (MB)
Total wire length = 349138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143991 um.
Total wire length on LAYER met2 = 146000 um.
Total wire length on LAYER met3 = 38238 um.
Total wire length on LAYER met4 = 20908 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100510.
Up-via summary (total 100510):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49163
           met2      4111
           met3       793
           met4         0
-------------------------
                   100510


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer        met1
Short                1
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1565.98 (MB), peak = 2107.43 (MB)
Total wire length = 349141 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143992 um.
Total wire length on LAYER met2 = 146002 um.
Total wire length on LAYER met3 = 38238 um.
Total wire length on LAYER met4 = 20908 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100512.
Up-via summary (total 100512):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49165
           met2      4111
           met3       793
           met4         0
-------------------------
                   100512


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 1565.98 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:00, memory = 1565.98 (MB), peak = 2107.43 (MB)
Total wire length = 349144 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143991 um.
Total wire length on LAYER met2 = 146003 um.
Total wire length on LAYER met3 = 38241 um.
Total wire length on LAYER met4 = 20908 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100516.
Up-via summary (total 100516):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49167
           met2      4113
           met3       793
           met4         0
-------------------------
                   100516


[INFO DRT-0198] Complete detail routing.
Total wire length = 349144 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 143991 um.
Total wire length on LAYER met2 = 146003 um.
Total wire length on LAYER met3 = 38241 um.
Total wire length on LAYER met4 = 20908 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100516.
Up-via summary (total 100516):

-------------------------
 FR_MASTERSLICE         0
            li1     46443
           met1     49167
           met2      4113
           met3       793
           met4         0
-------------------------
                   100516


[INFO DRT-0267] cpu time = 00:29:44, elapsed time = 00:03:06, memory = 1565.98 (MB), peak = 2107.43 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               296    1111.07
  Tap cell                               2325    2909.04
  Antenna cell                             27      67.56
  Clock buffer                             70    1052.26
  Timing Repair Buffer                   1532   15711.32
  Inverter                                178    1151.10
  Clock inverter                           52     810.78
  Sequential cell                         450    9258.88
  Multi-Input combinational cell        10007   88557.43
  Total                                 14937  120629.44
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_2/43-openroad-detailedrouting/pipelined_mult.sdc'…
