* XSpice netlist created from SPICE and liberty sources by spi2xspice.py
*SPICE netlist created from BLIF module CSkipA_12bit by blif2BSpice
.subckt CSkipA_12bit a_vdd a_gnd a_i_add_term1_0_ a_i_add_term1_1_ a_i_add_term1_2_ a_i_add_term1_3_ a_i_add_term1_4_ a_i_add_term1_5_ a_i_add_term1_6_ a_i_add_term1_7_ a_i_add_term1_8_ a_i_add_term1_9_ a_i_add_term1_10_ a_i_add_term1_11_ a_i_add_term2_0_ a_i_add_term2_1_ a_i_add_term2_2_ a_i_add_term2_3_ a_i_add_term2_4_ a_i_add_term2_5_ a_i_add_term2_6_ a_i_add_term2_7_ a_i_add_term2_8_ a_i_add_term2_9_ a_i_add_term2_10_ a_i_add_term2_11_ a_sum_0_ a_sum_1_ a_sum_2_ a_sum_3_ a_sum_4_ a_sum_5_ a_sum_6_ a_sum_7_ a_sum_8_ a_sum_9_ a_sum_10_ a_sum_11_ a_cout
ABUFX2_1 [w_cout_2_] cout d_lut_BUFX2
ABUFX2_2 [_0__0_] sum_0_ d_lut_BUFX2
ABUFX2_3 [_0__1_] sum_1_ d_lut_BUFX2
ABUFX2_4 [_0__2_] sum_2_ d_lut_BUFX2
ABUFX2_5 [_0__3_] sum_3_ d_lut_BUFX2
ABUFX2_6 [_0__4_] sum_4_ d_lut_BUFX2
ABUFX2_7 [_0__5_] sum_5_ d_lut_BUFX2
ABUFX2_8 [_0__6_] sum_6_ d_lut_BUFX2
ABUFX2_9 [_0__7_] sum_7_ d_lut_BUFX2
ABUFX2_10 [_0__8_] sum_8_ d_lut_BUFX2
ABUFX2_11 [_0__9_] sum_9_ d_lut_BUFX2
ABUFX2_12 [_0__10_] sum_10_ d_lut_BUFX2
ABUFX2_13 [_0__11_] sum_11_ d_lut_BUFX2
AINVX1_1 [i_add_term1_4_] _7_ d_lut_INVX1
ANOR2X1_1 [i_add_term2_4_ _7_] _8_ d_lut_NOR2X1
AINVX1_2 [i_add_term2_4_] _9_ d_lut_INVX1
ANOR2X1_2 [i_add_term1_4_ _9_] _10_ d_lut_NOR2X1
AINVX1_3 [i_add_term1_5_] _11_ d_lut_INVX1
ANOR2X1_3 [i_add_term2_5_ _11_] _12_ d_lut_NOR2X1
AINVX1_4 [i_add_term2_5_] _13_ d_lut_INVX1
ANOR2X1_4 [i_add_term1_5_ _13_] _14_ d_lut_NOR2X1
AOAI22X1_1 [_8_ _10_ _12_ _14_] _15_ d_lut_OAI22X1
ANOR2X1_5 [i_add_term2_7_ i_add_term1_7_] _16_ d_lut_NOR2X1
AAND2X2_1 [i_add_term2_7_ i_add_term1_7_] _17_ d_lut_AND2X2
ANOR2X1_6 [_16_ _17_] _18_ d_lut_NOR2X1
AXOR2X1_1 [i_add_term2_6_ i_add_term1_6_] _19_ d_lut_XOR2X1
ANAND2X1_1 [_18_ _19_] _20_ d_lut_NAND2X1
ANOR2X1_7 [_15_ _20_] _3_ d_lut_NOR2X1
AINVX1_5 [_1_] _21_ d_lut_INVX1
ANAND2X1_2 [gnd _3_] _22_ d_lut_NAND2X1
AOAI21X1_1 [_3_ _21_ _22_] w_cout_1_ d_lut_OAI21X1
AINVX1_6 [i_add_term1_8_] _23_ d_lut_INVX1
ANOR2X1_8 [i_add_term2_8_ _23_] _24_ d_lut_NOR2X1
AINVX1_7 [i_add_term2_8_] _25_ d_lut_INVX1
ANOR2X1_9 [i_add_term1_8_ _25_] _26_ d_lut_NOR2X1
AINVX1_8 [i_add_term1_9_] _27_ d_lut_INVX1
ANOR2X1_10 [i_add_term2_9_ _27_] _28_ d_lut_NOR2X1
AINVX1_9 [i_add_term2_9_] _29_ d_lut_INVX1
ANOR2X1_11 [i_add_term1_9_ _29_] _30_ d_lut_NOR2X1
AOAI22X1_2 [_24_ _26_ _28_ _30_] _31_ d_lut_OAI22X1
ANOR2X1_12 [i_add_term2_11_ i_add_term1_11_] _32_ d_lut_NOR2X1
AAND2X2_2 [i_add_term2_11_ i_add_term1_11_] _33_ d_lut_AND2X2
ANOR2X1_13 [_32_ _33_] _34_ d_lut_NOR2X1
AXOR2X1_2 [i_add_term2_10_ i_add_term1_10_] _35_ d_lut_XOR2X1
ANAND2X1_3 [_34_ _35_] _36_ d_lut_NAND2X1
ANOR2X1_14 [_31_ _36_] _6_ d_lut_NOR2X1
AINVX1_10 [_4_] _37_ d_lut_INVX1
ANAND2X1_4 [gnd _6_] _38_ d_lut_NAND2X1
AOAI21X1_2 [_6_ _37_ _38_] w_cout_2_ d_lut_OAI21X1
AINVX1_11 [skip0.cin_next] _42_ d_lut_INVX1
AOR2X2_1 [i_add_term2_4_ i_add_term1_4_] _43_ d_lut_OR2X2
ANAND2X1_5 [i_add_term2_4_ i_add_term1_4_] _44_ d_lut_NAND2X1
ANAND3X1_1 [_42_ _44_ _43_] _45_ d_lut_NAND3X1
ANOR2X1_15 [i_add_term2_4_ i_add_term1_4_] _39_ d_lut_NOR2X1
AAND2X2_3 [i_add_term2_4_ i_add_term1_4_] _40_ d_lut_AND2X2
AOAI21X1_3 [_39_ _40_ skip0.cin_next] _41_ d_lut_OAI21X1
ANAND2X1_6 [_41_ _45_] _0__4_ d_lut_NAND2X1
AOAI21X1_4 [_42_ _39_ _44_] _2__1_ d_lut_OAI21X1
AINVX1_12 [_2__1_] _49_ d_lut_INVX1
AOR2X2_2 [i_add_term2_5_ i_add_term1_5_] _50_ d_lut_OR2X2
ANAND2X1_7 [i_add_term2_5_ i_add_term1_5_] _51_ d_lut_NAND2X1
ANAND3X1_2 [_49_ _51_ _50_] _52_ d_lut_NAND3X1
ANOR2X1_16 [i_add_term2_5_ i_add_term1_5_] _46_ d_lut_NOR2X1
AAND2X2_4 [i_add_term2_5_ i_add_term1_5_] _47_ d_lut_AND2X2
AOAI21X1_5 [_46_ _47_ _2__1_] _48_ d_lut_OAI21X1
ANAND2X1_8 [_48_ _52_] _0__5_ d_lut_NAND2X1
AOAI21X1_6 [_49_ _46_ _51_] _2__2_ d_lut_OAI21X1
AINVX1_13 [_2__2_] _56_ d_lut_INVX1
AOR2X2_3 [i_add_term2_6_ i_add_term1_6_] _57_ d_lut_OR2X2
ANAND2X1_9 [i_add_term2_6_ i_add_term1_6_] _58_ d_lut_NAND2X1
ANAND3X1_3 [_56_ _58_ _57_] _59_ d_lut_NAND3X1
ANOR2X1_17 [i_add_term2_6_ i_add_term1_6_] _53_ d_lut_NOR2X1
AAND2X2_5 [i_add_term2_6_ i_add_term1_6_] _54_ d_lut_AND2X2
AOAI21X1_7 [_53_ _54_ _2__2_] _55_ d_lut_OAI21X1
ANAND2X1_10 [_55_ _59_] _0__6_ d_lut_NAND2X1
AOAI21X1_8 [_56_ _53_ _58_] _2__3_ d_lut_OAI21X1
AINVX1_14 [_2__3_] _63_ d_lut_INVX1
AOR2X2_4 [i_add_term2_7_ i_add_term1_7_] _64_ d_lut_OR2X2
ANAND2X1_11 [i_add_term2_7_ i_add_term1_7_] _65_ d_lut_NAND2X1
ANAND3X1_4 [_63_ _65_ _64_] _66_ d_lut_NAND3X1
ANOR2X1_18 [i_add_term2_7_ i_add_term1_7_] _60_ d_lut_NOR2X1
AAND2X2_6 [i_add_term2_7_ i_add_term1_7_] _61_ d_lut_AND2X2
AOAI21X1_9 [_60_ _61_ _2__3_] _62_ d_lut_OAI21X1
ANAND2X1_12 [_62_ _66_] _0__7_ d_lut_NAND2X1
AOAI21X1_10 [_63_ _60_ _65_] _1_ d_lut_OAI21X1
AINVX1_15 [w_cout_1_] _70_ d_lut_INVX1
AOR2X2_5 [i_add_term2_8_ i_add_term1_8_] _71_ d_lut_OR2X2
ANAND2X1_13 [i_add_term2_8_ i_add_term1_8_] _72_ d_lut_NAND2X1
ANAND3X1_5 [_70_ _72_ _71_] _73_ d_lut_NAND3X1
ANOR2X1_19 [i_add_term2_8_ i_add_term1_8_] _67_ d_lut_NOR2X1
AAND2X2_7 [i_add_term2_8_ i_add_term1_8_] _68_ d_lut_AND2X2
AOAI21X1_11 [_67_ _68_ w_cout_1_] _69_ d_lut_OAI21X1
ANAND2X1_14 [_69_ _73_] _0__8_ d_lut_NAND2X1
AOAI21X1_12 [_70_ _67_ _72_] _5__1_ d_lut_OAI21X1
AINVX1_16 [_5__1_] _77_ d_lut_INVX1
AOR2X2_6 [i_add_term2_9_ i_add_term1_9_] _78_ d_lut_OR2X2
ANAND2X1_15 [i_add_term2_9_ i_add_term1_9_] _79_ d_lut_NAND2X1
ANAND3X1_6 [_77_ _79_ _78_] _80_ d_lut_NAND3X1
ANOR2X1_20 [i_add_term2_9_ i_add_term1_9_] _74_ d_lut_NOR2X1
AAND2X2_8 [i_add_term2_9_ i_add_term1_9_] _75_ d_lut_AND2X2
AOAI21X1_13 [_74_ _75_ _5__1_] _76_ d_lut_OAI21X1
ANAND2X1_16 [_76_ _80_] _0__9_ d_lut_NAND2X1
AOAI21X1_14 [_77_ _74_ _79_] _5__2_ d_lut_OAI21X1
AINVX1_17 [_5__2_] _84_ d_lut_INVX1
AOR2X2_7 [i_add_term2_10_ i_add_term1_10_] _85_ d_lut_OR2X2
ANAND2X1_17 [i_add_term2_10_ i_add_term1_10_] _86_ d_lut_NAND2X1
ANAND3X1_7 [_84_ _86_ _85_] _87_ d_lut_NAND3X1
ANOR2X1_21 [i_add_term2_10_ i_add_term1_10_] _81_ d_lut_NOR2X1
AAND2X2_9 [i_add_term2_10_ i_add_term1_10_] _82_ d_lut_AND2X2
AOAI21X1_15 [_81_ _82_ _5__2_] _83_ d_lut_OAI21X1
ANAND2X1_18 [_83_ _87_] _0__10_ d_lut_NAND2X1
AOAI21X1_16 [_84_ _81_ _86_] _5__3_ d_lut_OAI21X1
AINVX1_18 [_5__3_] _91_ d_lut_INVX1
AOR2X2_8 [i_add_term2_11_ i_add_term1_11_] _92_ d_lut_OR2X2
ANAND2X1_19 [i_add_term2_11_ i_add_term1_11_] _93_ d_lut_NAND2X1
ANAND3X1_8 [_91_ _93_ _92_] _94_ d_lut_NAND3X1
ANOR2X1_22 [i_add_term2_11_ i_add_term1_11_] _88_ d_lut_NOR2X1
AAND2X2_10 [i_add_term2_11_ i_add_term1_11_] _89_ d_lut_AND2X2
AOAI21X1_17 [_88_ _89_ _5__3_] _90_ d_lut_OAI21X1
ANAND2X1_20 [_90_ _94_] _0__11_ d_lut_NAND2X1
AOAI21X1_18 [_91_ _88_ _93_] _4_ d_lut_OAI21X1
AINVX1_19 [gnd] _98_ d_lut_INVX1
AOR2X2_9 [i_add_term2_0_ i_add_term1_0_] _99_ d_lut_OR2X2
ANAND2X1_21 [i_add_term2_0_ i_add_term1_0_] _100_ d_lut_NAND2X1
ANAND3X1_9 [_98_ _100_ _99_] _101_ d_lut_NAND3X1
ANOR2X1_23 [i_add_term2_0_ i_add_term1_0_] _95_ d_lut_NOR2X1
AAND2X2_11 [i_add_term2_0_ i_add_term1_0_] _96_ d_lut_AND2X2
AOAI21X1_19 [_95_ _96_ gnd] _97_ d_lut_OAI21X1
ANAND2X1_22 [_97_ _101_] _0__0_ d_lut_NAND2X1
AOAI21X1_20 [_98_ _95_ _100_] rca_inst.w_CARRY_1_ d_lut_OAI21X1
AINVX1_20 [rca_inst.w_CARRY_1_] _105_ d_lut_INVX1
AOR2X2_10 [i_add_term2_1_ i_add_term1_1_] _106_ d_lut_OR2X2
ANAND2X1_23 [i_add_term2_1_ i_add_term1_1_] _107_ d_lut_NAND2X1
ANAND3X1_10 [_105_ _107_ _106_] _108_ d_lut_NAND3X1
ANOR2X1_24 [i_add_term2_1_ i_add_term1_1_] _102_ d_lut_NOR2X1
AAND2X2_12 [i_add_term2_1_ i_add_term1_1_] _103_ d_lut_AND2X2
AOAI21X1_21 [_102_ _103_ rca_inst.w_CARRY_1_] _104_ d_lut_OAI21X1
ANAND2X1_24 [_104_ _108_] _0__1_ d_lut_NAND2X1
AOAI21X1_22 [_105_ _102_ _107_] rca_inst.w_CARRY_2_ d_lut_OAI21X1
AINVX1_21 [rca_inst.w_CARRY_2_] _112_ d_lut_INVX1
AOR2X2_11 [i_add_term2_2_ i_add_term1_2_] _113_ d_lut_OR2X2
ANAND2X1_25 [i_add_term2_2_ i_add_term1_2_] _114_ d_lut_NAND2X1
ANAND3X1_11 [_112_ _114_ _113_] _115_ d_lut_NAND3X1
ANOR2X1_25 [i_add_term2_2_ i_add_term1_2_] _109_ d_lut_NOR2X1
AAND2X2_13 [i_add_term2_2_ i_add_term1_2_] _110_ d_lut_AND2X2
AOAI21X1_23 [_109_ _110_ rca_inst.w_CARRY_2_] _111_ d_lut_OAI21X1
ANAND2X1_26 [_111_ _115_] _0__2_ d_lut_NAND2X1
AOAI21X1_24 [_112_ _109_ _114_] rca_inst.w_CARRY_3_ d_lut_OAI21X1
AINVX1_22 [rca_inst.w_CARRY_3_] _119_ d_lut_INVX1
AOR2X2_12 [i_add_term2_3_ i_add_term1_3_] _120_ d_lut_OR2X2
ANAND2X1_27 [i_add_term2_3_ i_add_term1_3_] _121_ d_lut_NAND2X1
ANAND3X1_12 [_119_ _121_ _120_] _122_ d_lut_NAND3X1
ANOR2X1_26 [i_add_term2_3_ i_add_term1_3_] _116_ d_lut_NOR2X1
AAND2X2_14 [i_add_term2_3_ i_add_term1_3_] _117_ d_lut_AND2X2
AOAI21X1_25 [_116_ _117_ rca_inst.w_CARRY_3_] _118_ d_lut_OAI21X1
ANAND2X1_28 [_118_ _122_] _0__3_ d_lut_NAND2X1
AOAI21X1_26 [_119_ _116_ _121_] cout0 d_lut_OAI21X1
AINVX1_23 [i_add_term1_0_] _123_ d_lut_INVX1
ANOR2X1_27 [i_add_term2_0_ _123_] _124_ d_lut_NOR2X1
AINVX1_24 [i_add_term2_0_] _125_ d_lut_INVX1
ANOR2X1_28 [i_add_term1_0_ _125_] _126_ d_lut_NOR2X1
AINVX1_25 [i_add_term1_1_] _127_ d_lut_INVX1
ANOR2X1_29 [i_add_term2_1_ _127_] _128_ d_lut_NOR2X1
AINVX1_26 [i_add_term2_1_] _129_ d_lut_INVX1
ANOR2X1_30 [i_add_term1_1_ _129_] _130_ d_lut_NOR2X1
AOAI22X1_3 [_124_ _126_ _128_ _130_] _131_ d_lut_OAI22X1
ANOR2X1_31 [i_add_term2_3_ i_add_term1_3_] _132_ d_lut_NOR2X1
AAND2X2_15 [i_add_term2_3_ i_add_term1_3_] _133_ d_lut_AND2X2
ANOR2X1_32 [_132_ _133_] _134_ d_lut_NOR2X1
AXOR2X1_3 [i_add_term2_2_ i_add_term1_2_] _135_ d_lut_XOR2X1
ANAND2X1_29 [_134_ _135_] _136_ d_lut_NAND2X1
ANOR2X1_33 [_131_ _136_] skip0.P d_lut_NOR2X1
AINVX1_27 [cout0] _137_ d_lut_INVX1
ANAND2X1_30 [gnd skip0.P] _138_ d_lut_NAND2X1
AOAI21X1_27 [skip0.P _137_ _138_] skip0.cin_next d_lut_OAI21X1
ABUFX2_14 [skip0.cin_next] _2__0_ d_lut_BUFX2
ABUFX2_15 [_1_] _2__4_ d_lut_BUFX2
ABUFX2_16 [w_cout_1_] _5__0_ d_lut_BUFX2
ABUFX2_17 [_4_] _5__4_ d_lut_BUFX2
ABUFX2_18 [gnd] rca_inst.w_CARRY_0_ d_lut_BUFX2
ABUFX2_19 [cout0] rca_inst.w_CARRY_4_ d_lut_BUFX2
ABUFX2_20 [skip0.cin_next] w_cout_0_ d_lut_BUFX2

.model todig_3v3 adc_bridge(in_high=2.1999999999999997 in_low=1.0999999999999999 rise_delay=10n fall_delay=10n)
.model toana_3v3 dac_bridge(out_high=3.3 out_low=0)

.model ddflop d_dff(ic=0 rise_delay=1n fall_delay=1n)
.model dzero d_pulldown(load=1p)
.model done d_pullup(load=1p)

AA2D1 [a_vdd] [vdd] todig_3v3
AA2D2 [a_gnd] [gnd] todig_3v3
AA2D3 [a_i_add_term1_0_] [i_add_term1_0_] todig_3v3
AA2D4 [a_i_add_term1_1_] [i_add_term1_1_] todig_3v3
AA2D5 [a_i_add_term1_2_] [i_add_term1_2_] todig_3v3
AA2D6 [a_i_add_term1_3_] [i_add_term1_3_] todig_3v3
AA2D7 [a_i_add_term1_4_] [i_add_term1_4_] todig_3v3
AA2D8 [a_i_add_term1_5_] [i_add_term1_5_] todig_3v3
AA2D9 [a_i_add_term1_6_] [i_add_term1_6_] todig_3v3
AA2D10 [a_i_add_term1_7_] [i_add_term1_7_] todig_3v3
AA2D11 [a_i_add_term1_8_] [i_add_term1_8_] todig_3v3
AA2D12 [a_i_add_term1_9_] [i_add_term1_9_] todig_3v3
AA2D13 [a_i_add_term1_10_] [i_add_term1_10_] todig_3v3
AA2D14 [a_i_add_term1_11_] [i_add_term1_11_] todig_3v3
AA2D15 [a_i_add_term2_0_] [i_add_term2_0_] todig_3v3
AA2D16 [a_i_add_term2_1_] [i_add_term2_1_] todig_3v3
AA2D17 [a_i_add_term2_2_] [i_add_term2_2_] todig_3v3
AA2D18 [a_i_add_term2_3_] [i_add_term2_3_] todig_3v3
AA2D19 [a_i_add_term2_4_] [i_add_term2_4_] todig_3v3
AA2D20 [a_i_add_term2_5_] [i_add_term2_5_] todig_3v3
AA2D21 [a_i_add_term2_6_] [i_add_term2_6_] todig_3v3
AA2D22 [a_i_add_term2_7_] [i_add_term2_7_] todig_3v3
AA2D23 [a_i_add_term2_8_] [i_add_term2_8_] todig_3v3
AA2D24 [a_i_add_term2_9_] [i_add_term2_9_] todig_3v3
AA2D25 [a_i_add_term2_10_] [i_add_term2_10_] todig_3v3
AA2D26 [a_i_add_term2_11_] [i_add_term2_11_] todig_3v3
AD2A1 [sum_0_] [a_sum_0_] toana_3v3
AD2A2 [sum_1_] [a_sum_1_] toana_3v3
AD2A3 [sum_2_] [a_sum_2_] toana_3v3
AD2A4 [sum_3_] [a_sum_3_] toana_3v3
AD2A5 [sum_4_] [a_sum_4_] toana_3v3
AD2A6 [sum_5_] [a_sum_5_] toana_3v3
AD2A7 [sum_6_] [a_sum_6_] toana_3v3
AD2A8 [sum_7_] [a_sum_7_] toana_3v3
AD2A9 [sum_8_] [a_sum_8_] toana_3v3
AD2A10 [sum_9_] [a_sum_9_] toana_3v3
AD2A11 [sum_10_] [a_sum_10_] toana_3v3
AD2A12 [sum_11_] [a_sum_11_] toana_3v3
AD2A13 [cout] [a_cout] toana_3v3

.ends CSkipA_12bit
 

* BUFX2 A
.model d_lut_BUFX2 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "01")
* INVX1 (!A)
.model d_lut_INVX1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "10")
* NOR2X1 (!(A+B))
.model d_lut_NOR2X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "1000")
* OAI22X1 (!((A+B) (C+D)))
.model d_lut_OAI22X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "1111100010001000")
* AND2X2 (A B)
.model d_lut_AND2X2 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "0001")
* XOR2X1 (A^B)
.model d_lut_XOR2X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "0110")
* NAND2X1 (!(A B))
.model d_lut_NAND2X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "1110")
* OAI21X1 (!((A+B) C))
.model d_lut_OAI21X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "11111000")
* OR2X2 (A+B)
.model d_lut_OR2X2 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "0111")
* NAND3X1 (!((A B) C))
.model d_lut_NAND3X1 d_lut (rise_delay=1n fall_delay=1n input_load=1p
+ table_values "11111110")
.end
