Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity ALU
port(
Ainpt, Binput : in std_logic_vector(31 downto 0);
result : out std_logic_vector(31 downto 0);
zero : out std_logic;
alu_control : in std_logic_vector(2 downto 0)
);
end ALU;

architecture arch of ALU is
begin

process(alu_control)
  if(alu_control="000")then
   result<= Ainpt + Binput;
  elsif(alu_control="001")
   result<= Ainput - Binput;
	 zero<= '1' when (result= (other=>'0')) else '0';
  end if;
end process;



end arch;