

================================================================
== Vivado HLS Report for 'kernel'
================================================================
* Date:           Sat Aug  8 13:12:32 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        benchmark.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.00|     5.745|        0.88|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    8|    8|         1|          -|          -|     8|    no    |
        |- Loop 2     |  792|  792|        99|          -|          -|     8|    no    |
        | + Loop 2.1  |   48|   48|         6|          -|          -|     8|    no    |
        | + Loop 2.2  |   48|   48|         6|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    204|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      6|     368|    138|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    155|    -|
|Register         |        -|      -|     277|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      6|     645|    497|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |           Instance           |           Module          | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |kernel_control_s_axi_U        |kernel_control_s_axi       |        0|      0|   36|  40|    0|
    |kernel_mul_32s_32s_32_3_1_U1  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    |kernel_mul_32s_32s_32_3_1_U2  |kernel_mul_32s_32s_32_3_1  |        0|      3|  166|  49|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+
    |Total                         |                           |        0|      6|  368| 138|    0|
    +------------------------------+---------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln209_1_fu_299_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln209_fu_258_p2    |     +    |      0|  0|  39|          32|          32|
    |add_ln215_1_fu_284_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln215_fu_243_p2    |     +    |      0|  0|  15|           8|           8|
    |i_1_fu_199_p2          |     +    |      0|  0|  13|           4|           1|
    |i_fu_182_p2            |     +    |      0|  0|  13|           4|           1|
    |j_1_fu_269_p2          |     +    |      0|  0|  13|           4|           1|
    |j_fu_228_p2            |     +    |      0|  0|  13|           4|           1|
    |icmp_ln10_fu_176_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln16_fu_193_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_222_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln29_fu_263_p2    |   icmp   |      0|  0|  11|           4|           5|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 204|         112|         104|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |A_V_address0  |  15|          3|    6|         18|
    |ap_NS_fsm     |  65|         16|    1|         16|
    |i1_0_reg_126  |   9|          2|    4|          8|
    |i_0_reg_115   |   9|          2|    4|          8|
    |j2_0_reg_161  |   9|          2|    4|          8|
    |j_0_reg_150   |   9|          2|    4|          8|
    |t_V_reg_137   |   9|          2|   32|         64|
    |y_V_address0  |  15|          3|    3|          9|
    |y_V_d0        |  15|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 155|         35|   90|        235|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |ap_CS_fsm            |  15|   0|   15|          0|
    |i1_0_reg_126         |   4|   0|    4|          0|
    |i_0_reg_115          |   4|   0|    4|          0|
    |i_1_reg_315          |   4|   0|    4|          0|
    |j2_0_reg_161         |   4|   0|    4|          0|
    |j_0_reg_150          |   4|   0|    4|          0|
    |j_1_reg_367          |   4|   0|    4|          0|
    |j_reg_334            |   4|   0|    4|          0|
    |mul_ln209_1_reg_392  |  32|   0|   32|          0|
    |mul_ln209_reg_354    |  32|   0|   32|          0|
    |reg_172              |  32|   0|   32|          0|
    |t_V_reg_137          |  32|   0|   32|          0|
    |tmp_V_addr_reg_326   |   3|   0|    3|          0|
    |tmp_V_load_reg_382   |  32|   0|   32|          0|
    |x_V_load_reg_349     |  32|   0|   32|          0|
    |y0_V_reg_387         |  32|   0|   32|          0|
    |y_V_addr_1_reg_377   |   3|   0|    3|          0|
    |zext_ln321_reg_320   |   4|   0|    8|          4|
    +---------------------+----+----+-----+-----------+
    |Total                | 277|   0|  281|          4|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |    control   |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |    control   |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |    control   |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |    control   |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |    control   |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |    control   |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |    control   |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    kernel    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    kernel    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    kernel    | return value |
|A_V_address0           | out |    6|  ap_memory |      A_V     |     array    |
|A_V_ce0                | out |    1|  ap_memory |      A_V     |     array    |
|A_V_q0                 |  in |   32|  ap_memory |      A_V     |     array    |
|x_V_address0           | out |    3|  ap_memory |      x_V     |     array    |
|x_V_ce0                | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0                 |  in |   32|  ap_memory |      x_V     |     array    |
|y_V_address0           | out |    3|  ap_memory |      y_V     |     array    |
|y_V_ce0                | out |    1|  ap_memory |      y_V     |     array    |
|y_V_we0                | out |    1|  ap_memory |      y_V     |     array    |
|y_V_d0                 | out |   32|  ap_memory |      y_V     |     array    |
|y_V_q0                 |  in |   32|  ap_memory |      y_V     |     array    |
|tmp_V_address0         | out |    3|  ap_memory |     tmp_V    |     array    |
|tmp_V_ce0              | out |    1|  ap_memory |     tmp_V    |     array    |
|tmp_V_we0              | out |    1|  ap_memory |     tmp_V    |     array    |
|tmp_V_d0               | out |   32|  ap_memory |     tmp_V    |     array    |
|tmp_V_q0               |  in |   32|  ap_memory |     tmp_V    |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

