// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _jet_hw_HH_
#define _jet_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "ProjX.h"
#include "ProjY.h"
#include "jet_hw_mul_mul_17s_17s_32_1_1.h"
#include "jet_hw_mac_muladd_17s_17s_32s_32_1_1.h"
#include "jet_hw_mul_mul_16s_16s_16_1_1.h"
#include "jet_hw_inv_table3.h"
#include "jet_hw_atan_table4.h"

namespace ap_rtl {

struct jet_hw : public sc_module {
    // Port declarations 30
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<16> > jet_pt_0_V;
    sc_in< sc_lv<16> > jet_pt_1_V;
    sc_in< sc_lv<16> > jet_pt_2_V;
    sc_in< sc_lv<16> > jet_pt_3_V;
    sc_in< sc_lv<16> > jet_pt_4_V;
    sc_in< sc_lv<16> > jet_pt_5_V;
    sc_in< sc_lv<16> > jet_pt_6_V;
    sc_in< sc_lv<16> > jet_pt_7_V;
    sc_in< sc_lv<16> > jet_pt_8_V;
    sc_in< sc_lv<16> > jet_pt_9_V;
    sc_in< sc_lv<11> > jet_phi_0_V;
    sc_in< sc_lv<11> > jet_phi_1_V;
    sc_in< sc_lv<11> > jet_phi_2_V;
    sc_in< sc_lv<11> > jet_phi_3_V;
    sc_in< sc_lv<11> > jet_phi_4_V;
    sc_in< sc_lv<11> > jet_phi_5_V;
    sc_in< sc_lv<11> > jet_phi_6_V;
    sc_in< sc_lv<11> > jet_phi_7_V;
    sc_in< sc_lv<11> > jet_phi_8_V;
    sc_in< sc_lv<11> > jet_phi_9_V;
    sc_out< sc_lv<32> > met_pt2_V;
    sc_out< sc_logic > met_pt2_V_ap_vld;
    sc_out< sc_lv<11> > met_phi_V;
    sc_out< sc_logic > met_phi_V_ap_vld;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    jet_hw(sc_module_name name);
    SC_HAS_PROCESS(jet_hw);

    ~jet_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    jet_hw_inv_table3* inv_table3_U;
    jet_hw_atan_table4* atan_table4_U;
    ProjX* grp_ProjX_fu_276;
    ProjX* grp_ProjX_fu_286;
    ProjY* grp_ProjY_fu_312;
    ProjY* grp_ProjY_fu_322;
    jet_hw_mul_mul_17s_17s_32_1_1<1,1,17,17,32>* jet_hw_mul_mul_17s_17s_32_1_1_U10;
    jet_hw_mac_muladd_17s_17s_32s_32_1_1<1,1,17,17,32,32>* jet_hw_mac_muladd_17s_17s_32s_32_1_1_U11;
    jet_hw_mul_mul_16s_16s_16_1_1<1,1,16,16,16>* jet_hw_mul_mul_16s_16s_16_1_1_U12;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage5;
    sc_signal< bool > ap_block_state6_pp0_stage5_iter0;
    sc_signal< bool > ap_block_state12_pp0_stage5_iter1;
    sc_signal< bool > ap_block_pp0_stage5_11001;
    sc_signal< sc_lv<12> > inv_table3_address0;
    sc_signal< sc_logic > inv_table3_ce0;
    sc_signal< sc_lv<16> > inv_table3_q0;
    sc_signal< sc_lv<7> > atan_table4_address0;
    sc_signal< sc_logic > atan_table4_ce0;
    sc_signal< sc_lv<7> > atan_table4_q0;
    sc_signal< sc_lv<17> > sub_ln701_2_fu_360_p2;
    sc_signal< sc_lv<17> > sub_ln701_2_reg_725;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage3;
    sc_signal< bool > ap_block_state4_pp0_stage3_iter0;
    sc_signal< bool > ap_block_state10_pp0_stage3_iter1;
    sc_signal< bool > ap_block_pp0_stage3_11001;
    sc_signal< sc_lv<17> > sub_ln701_3_fu_366_p2;
    sc_signal< sc_lv<17> > sub_ln701_3_reg_730;
    sc_signal< sc_lv<17> > sub_ln701_6_fu_382_p2;
    sc_signal< sc_lv<17> > sub_ln701_6_reg_735;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage4;
    sc_signal< bool > ap_block_state5_pp0_stage4_iter0;
    sc_signal< bool > ap_block_state11_pp0_stage4_iter1;
    sc_signal< bool > ap_block_pp0_stage4_11001;
    sc_signal< sc_lv<17> > sub_ln701_7_fu_388_p2;
    sc_signal< sc_lv<17> > sub_ln701_7_reg_740;
    sc_signal< sc_lv<17> > sub_ln701_10_fu_404_p2;
    sc_signal< sc_lv<17> > sub_ln701_10_reg_745;
    sc_signal< sc_lv<17> > sub_ln701_11_fu_410_p2;
    sc_signal< sc_lv<17> > sub_ln701_11_reg_750;
    sc_signal< sc_lv<17> > sub_ln701_14_fu_426_p2;
    sc_signal< sc_lv<17> > sub_ln701_14_reg_755;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<17> > sub_ln701_15_fu_432_p2;
    sc_signal< sc_lv<17> > sub_ln701_15_reg_760;
    sc_signal< sc_lv<17> > sub_ln701_18_fu_448_p2;
    sc_signal< sc_lv<17> > sub_ln701_18_reg_765;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_state2_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state8_pp0_stage1_iter1;
    sc_signal< bool > ap_block_state14_pp0_stage1_iter2;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<17> > sub_ln701_19_fu_454_p2;
    sc_signal< sc_lv<17> > sub_ln701_19_reg_772;
    sc_signal< sc_lv<16> > x_V_fu_460_p1;
    sc_signal< sc_lv<16> > x_V_reg_779;
    sc_signal< sc_lv<16> > y_V_fu_464_p1;
    sc_signal< sc_lv<16> > y_V_reg_785;
    sc_signal< sc_lv<1> > tmp_reg_791;
    sc_signal< sc_lv<1> > tmp_1_reg_798;
    sc_signal< sc_lv<32> > mul_ln214_1_fu_706_p2;
    sc_signal< sc_lv<32> > mul_ln214_1_reg_805;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage2;
    sc_signal< bool > ap_block_state3_pp0_stage2_iter0;
    sc_signal< bool > ap_block_state9_pp0_stage2_iter1;
    sc_signal< bool > ap_block_pp0_stage2_11001;
    sc_signal< sc_lv<1> > icmp_ln237_fu_491_p2;
    sc_signal< sc_lv<1> > icmp_ln237_reg_810;
    sc_signal< sc_lv<16> > select_ln247_fu_525_p3;
    sc_signal< sc_lv<16> > select_ln247_reg_816;
    sc_signal< sc_lv<1> > icmp_ln891_fu_551_p2;
    sc_signal< sc_lv<1> > icmp_ln891_reg_821;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_562_p2;
    sc_signal< sc_lv<1> > icmp_ln895_1_reg_831;
    sc_signal< sc_lv<1> > icmp_ln895_2_fu_568_p2;
    sc_signal< sc_lv<1> > icmp_ln895_2_reg_836;
    sc_signal< sc_lv<16> > select_ln891_fu_576_p3;
    sc_signal< sc_lv<16> > select_ln891_reg_841;
    sc_signal< sc_lv<1> > icmp_ln895_3_fu_583_p2;
    sc_signal< sc_lv<1> > icmp_ln895_3_reg_846;
    sc_signal< sc_lv<7> > atan_index_V_reg_851;
    sc_signal< sc_lv<7> > atan_table4_load_reg_861;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0_reg;
    sc_signal< bool > ap_block_pp0_stage5_subdone;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_logic > grp_ProjX_fu_276_ap_start;
    sc_signal< sc_logic > grp_ProjX_fu_276_ap_done;
    sc_signal< sc_logic > grp_ProjX_fu_276_ap_idle;
    sc_signal< sc_logic > grp_ProjX_fu_276_ap_ready;
    sc_signal< sc_lv<16> > grp_ProjX_fu_276_pt_V;
    sc_signal< sc_lv<11> > grp_ProjX_fu_276_phi_V;
    sc_signal< sc_lv<17> > grp_ProjX_fu_276_ap_return;
    sc_signal< sc_logic > grp_ProjX_fu_286_ap_start;
    sc_signal< sc_logic > grp_ProjX_fu_286_ap_done;
    sc_signal< sc_logic > grp_ProjX_fu_286_ap_idle;
    sc_signal< sc_logic > grp_ProjX_fu_286_ap_ready;
    sc_signal< sc_lv<16> > grp_ProjX_fu_286_pt_V;
    sc_signal< sc_lv<11> > grp_ProjX_fu_286_phi_V;
    sc_signal< sc_lv<17> > grp_ProjX_fu_286_ap_return;
    sc_signal< sc_logic > grp_ProjY_fu_312_ap_start;
    sc_signal< sc_logic > grp_ProjY_fu_312_ap_done;
    sc_signal< sc_logic > grp_ProjY_fu_312_ap_idle;
    sc_signal< sc_logic > grp_ProjY_fu_312_ap_ready;
    sc_signal< sc_lv<16> > grp_ProjY_fu_312_pt_V;
    sc_signal< sc_lv<11> > grp_ProjY_fu_312_phi_V;
    sc_signal< sc_lv<17> > grp_ProjY_fu_312_ap_return;
    sc_signal< sc_logic > grp_ProjY_fu_322_ap_start;
    sc_signal< sc_logic > grp_ProjY_fu_322_ap_done;
    sc_signal< sc_logic > grp_ProjY_fu_322_ap_idle;
    sc_signal< sc_logic > grp_ProjY_fu_322_ap_ready;
    sc_signal< sc_lv<16> > grp_ProjY_fu_322_pt_V;
    sc_signal< sc_lv<11> > grp_ProjY_fu_322_phi_V;
    sc_signal< sc_lv<17> > grp_ProjY_fu_322_ap_return;
    sc_signal< sc_logic > grp_ProjX_fu_276_ap_start_reg;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage2;
    sc_signal< bool > ap_block_pp0_stage3;
    sc_signal< bool > ap_block_pp0_stage4;
    sc_signal< bool > ap_block_pp0_stage5;
    sc_signal< sc_logic > grp_ProjX_fu_286_ap_start_reg;
    sc_signal< sc_logic > grp_ProjY_fu_312_ap_start_reg;
    sc_signal< sc_logic > grp_ProjY_fu_322_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln544_fu_557_p1;
    sc_signal< sc_lv<64> > zext_ln544_1_fu_597_p1;
    sc_signal< sc_lv<32> > grp_fu_712_p3;
    sc_signal< bool > ap_block_pp0_stage3_01001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<17> > sub_ln701_fu_348_p2;
    sc_signal< sc_lv<17> > sub_ln701_1_fu_354_p2;
    sc_signal< sc_lv<17> > sub_ln701_4_fu_372_p2;
    sc_signal< sc_lv<17> > sub_ln701_5_fu_377_p2;
    sc_signal< sc_lv<17> > sub_ln701_8_fu_394_p2;
    sc_signal< sc_lv<17> > sub_ln701_9_fu_399_p2;
    sc_signal< sc_lv<17> > sub_ln701_12_fu_416_p2;
    sc_signal< sc_lv<17> > sub_ln701_13_fu_421_p2;
    sc_signal< sc_lv<17> > sub_ln701_16_fu_438_p2;
    sc_signal< sc_lv<17> > sub_ln701_17_fu_443_p2;
    sc_signal< sc_lv<17> > or_ln237_fu_487_p2;
    sc_signal< sc_lv<16> > x_V_1_fu_497_p2;
    sc_signal< sc_lv<16> > y_V_1_fu_508_p2;
    sc_signal< sc_lv<16> > x_V_3_fu_502_p3;
    sc_signal< sc_lv<16> > a_V_fu_513_p3;
    sc_signal< sc_lv<1> > icmp_ln895_fu_519_p2;
    sc_signal< sc_lv<16> > select_ln247_1_fu_533_p3;
    sc_signal< sc_lv<4> > tmp_2_fu_541_p4;
    sc_signal< sc_lv<16> > a_over_b_V_fu_720_p2;
    sc_signal< sc_lv<9> > zext_ln895_fu_601_p1;
    sc_signal< sc_lv<9> > sub_ln68_fu_604_p2;
    sc_signal< sc_lv<9> > select_ln260_fu_610_p3;
    sc_signal< sc_lv<10> > zext_ln260_fu_617_p1;
    sc_signal< sc_lv<1> > and_ln262_fu_621_p2;
    sc_signal< sc_lv<10> > sub_ln68_1_fu_625_p2;
    sc_signal< sc_lv<10> > select_ln262_fu_631_p3;
    sc_signal< sc_lv<10> > sub_ln68_2_fu_643_p2;
    sc_signal< sc_lv<11> > sext_ln68_fu_649_p1;
    sc_signal< sc_lv<11> > zext_ln262_fu_639_p1;
    sc_signal< sc_lv<11> > select_ln263_fu_653_p3;
    sc_signal< sc_lv<11> > select_ln895_fu_660_p3;
    sc_signal< sc_lv<11> > add_ln68_fu_667_p2;
    sc_signal< sc_lv<1> > xor_ln237_fu_680_p2;
    sc_signal< sc_lv<1> > and_ln887_fu_685_p2;
    sc_signal< sc_lv<11> > select_ln264_fu_673_p3;
    sc_signal< sc_lv<11> > select_ln887_fu_690_p3;
    sc_signal< sc_lv<17> > mul_ln214_1_fu_706_p0;
    sc_signal< sc_lv<32> > sext_ln214_1_fu_484_p1;
    sc_signal< sc_lv<17> > mul_ln214_1_fu_706_p1;
    sc_signal< sc_lv<17> > grp_fu_712_p0;
    sc_signal< sc_lv<32> > sext_ln214_fu_573_p1;
    sc_signal< sc_lv<17> > grp_fu_712_p1;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_idle_pp0_1to2;
    sc_signal< sc_logic > ap_idle_pp0_0to1;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< bool > ap_block_pp0_stage2_subdone;
    sc_signal< bool > ap_block_pp0_stage3_subdone;
    sc_signal< bool > ap_block_pp0_stage4_subdone;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_pp0_stage1;
    static const sc_lv<6> ap_ST_fsm_pp0_stage2;
    static const sc_lv<6> ap_ST_fsm_pp0_stage3;
    static const sc_lv<6> ap_ST_fsm_pp0_stage4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage5;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<16> ap_const_lv16_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_600;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<11> ap_const_lv11_0;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_V_fu_513_p3();
    void thread_add_ln68_fu_667_p2();
    void thread_and_ln262_fu_621_p2();
    void thread_and_ln887_fu_685_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp0_stage2();
    void thread_ap_block_pp0_stage2_11001();
    void thread_ap_block_pp0_stage2_subdone();
    void thread_ap_block_pp0_stage3();
    void thread_ap_block_pp0_stage3_01001();
    void thread_ap_block_pp0_stage3_11001();
    void thread_ap_block_pp0_stage3_subdone();
    void thread_ap_block_pp0_stage4();
    void thread_ap_block_pp0_stage4_11001();
    void thread_ap_block_pp0_stage4_subdone();
    void thread_ap_block_pp0_stage5();
    void thread_ap_block_pp0_stage5_11001();
    void thread_ap_block_pp0_stage5_subdone();
    void thread_ap_block_state10_pp0_stage3_iter1();
    void thread_ap_block_state11_pp0_stage4_iter1();
    void thread_ap_block_state12_pp0_stage5_iter1();
    void thread_ap_block_state13_pp0_stage0_iter2();
    void thread_ap_block_state14_pp0_stage1_iter2();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage1_iter0();
    void thread_ap_block_state3_pp0_stage2_iter0();
    void thread_ap_block_state4_pp0_stage3_iter0();
    void thread_ap_block_state5_pp0_stage4_iter0();
    void thread_ap_block_state6_pp0_stage5_iter0();
    void thread_ap_block_state7_pp0_stage0_iter1();
    void thread_ap_block_state8_pp0_stage1_iter1();
    void thread_ap_block_state9_pp0_stage2_iter1();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to1();
    void thread_ap_idle_pp0_1to2();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_atan_table4_address0();
    void thread_atan_table4_ce0();
    void thread_grp_ProjX_fu_276_ap_start();
    void thread_grp_ProjX_fu_276_phi_V();
    void thread_grp_ProjX_fu_276_pt_V();
    void thread_grp_ProjX_fu_286_ap_start();
    void thread_grp_ProjX_fu_286_phi_V();
    void thread_grp_ProjX_fu_286_pt_V();
    void thread_grp_ProjY_fu_312_ap_start();
    void thread_grp_ProjY_fu_312_phi_V();
    void thread_grp_ProjY_fu_312_pt_V();
    void thread_grp_ProjY_fu_322_ap_start();
    void thread_grp_ProjY_fu_322_phi_V();
    void thread_grp_ProjY_fu_322_pt_V();
    void thread_grp_fu_712_p0();
    void thread_grp_fu_712_p1();
    void thread_icmp_ln237_fu_491_p2();
    void thread_icmp_ln891_fu_551_p2();
    void thread_icmp_ln895_1_fu_562_p2();
    void thread_icmp_ln895_2_fu_568_p2();
    void thread_icmp_ln895_3_fu_583_p2();
    void thread_icmp_ln895_fu_519_p2();
    void thread_inv_table3_address0();
    void thread_inv_table3_ce0();
    void thread_met_phi_V();
    void thread_met_phi_V_ap_vld();
    void thread_met_pt2_V();
    void thread_met_pt2_V_ap_vld();
    void thread_mul_ln214_1_fu_706_p0();
    void thread_mul_ln214_1_fu_706_p1();
    void thread_or_ln237_fu_487_p2();
    void thread_select_ln247_1_fu_533_p3();
    void thread_select_ln247_fu_525_p3();
    void thread_select_ln260_fu_610_p3();
    void thread_select_ln262_fu_631_p3();
    void thread_select_ln263_fu_653_p3();
    void thread_select_ln264_fu_673_p3();
    void thread_select_ln887_fu_690_p3();
    void thread_select_ln891_fu_576_p3();
    void thread_select_ln895_fu_660_p3();
    void thread_sext_ln214_1_fu_484_p1();
    void thread_sext_ln214_fu_573_p1();
    void thread_sext_ln68_fu_649_p1();
    void thread_sub_ln68_1_fu_625_p2();
    void thread_sub_ln68_2_fu_643_p2();
    void thread_sub_ln68_fu_604_p2();
    void thread_sub_ln701_10_fu_404_p2();
    void thread_sub_ln701_11_fu_410_p2();
    void thread_sub_ln701_12_fu_416_p2();
    void thread_sub_ln701_13_fu_421_p2();
    void thread_sub_ln701_14_fu_426_p2();
    void thread_sub_ln701_15_fu_432_p2();
    void thread_sub_ln701_16_fu_438_p2();
    void thread_sub_ln701_17_fu_443_p2();
    void thread_sub_ln701_18_fu_448_p2();
    void thread_sub_ln701_19_fu_454_p2();
    void thread_sub_ln701_1_fu_354_p2();
    void thread_sub_ln701_2_fu_360_p2();
    void thread_sub_ln701_3_fu_366_p2();
    void thread_sub_ln701_4_fu_372_p2();
    void thread_sub_ln701_5_fu_377_p2();
    void thread_sub_ln701_6_fu_382_p2();
    void thread_sub_ln701_7_fu_388_p2();
    void thread_sub_ln701_8_fu_394_p2();
    void thread_sub_ln701_9_fu_399_p2();
    void thread_sub_ln701_fu_348_p2();
    void thread_tmp_2_fu_541_p4();
    void thread_x_V_1_fu_497_p2();
    void thread_x_V_3_fu_502_p3();
    void thread_x_V_fu_460_p1();
    void thread_xor_ln237_fu_680_p2();
    void thread_y_V_1_fu_508_p2();
    void thread_y_V_fu_464_p1();
    void thread_zext_ln260_fu_617_p1();
    void thread_zext_ln262_fu_639_p1();
    void thread_zext_ln544_1_fu_597_p1();
    void thread_zext_ln544_fu_557_p1();
    void thread_zext_ln895_fu_601_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
