// Seed: 2038438209
module module_0 (
    input tri1 id_0,
    input tri  id_1
);
  assign id_3 = 1'h0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input wor id_2,
    output tri0 id_3,
    output uwire id_4,
    input tri id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10
);
  module_0 modCall_1 (
      id_2,
      id_2
  );
  always_comb @(negedge ("")) begin : LABEL_0
    wait (1);
  end
  wire id_12;
endmodule
