
FRA262-G6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001036c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006f8  08010510  08010510  00020510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010c08  08010c08  00030408  2**0
                  CONTENTS
  4 .ARM          00000008  08010c08  08010c08  00020c08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010c10  08010c10  00030408  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010c10  08010c10  00020c10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08010c14  08010c14  00020c14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000408  20000000  08010c18  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a20  20000408  08011020  00030408  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001e28  08011020  00031e28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030408  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017dac  00000000  00000000  00030438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003330  00000000  00000000  000481e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001360  00000000  00000000  0004b518  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001200  00000000  00000000  0004c878  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a5d6  00000000  00000000  0004da78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000197f7  00000000  00000000  0006804e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a078d  00000000  00000000  00081845  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00121fd2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006994  00000000  00000000  00122024  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000408 	.word	0x20000408
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080104f4 	.word	0x080104f4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000040c 	.word	0x2000040c
 80001dc:	080104f4 	.word	0x080104f4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <ENDEFF_TEST_MODE>:
		timestamp = HAL_GetTick();
		complete = 1;
		return;
	}
}
void ENDEFF_TEST_MODE(I2C_HandleTypeDef *hi2c) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af02      	add	r7, sp, #8
 800100e:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x01, 0x11 };
	if (HAL_GetTick() - timestamp >= 10) {
 8001010:	f003 fb16 	bl	8004640 <HAL_GetTick>
 8001014:	4602      	mov	r2, r0
 8001016:	4b0d      	ldr	r3, [pc, #52]	; (800104c <ENDEFF_TEST_MODE+0x44>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	2b09      	cmp	r3, #9
 800101e:	d911      	bls.n	8001044 <ENDEFF_TEST_MODE+0x3c>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 8001020:	f04f 33ff 	mov.w	r3, #4294967295
 8001024:	9300      	str	r3, [sp, #0]
 8001026:	2302      	movs	r3, #2
 8001028:	4a09      	ldr	r2, [pc, #36]	; (8001050 <ENDEFF_TEST_MODE+0x48>)
 800102a:	212a      	movs	r1, #42	; 0x2a
 800102c:	6878      	ldr	r0, [r7, #4]
 800102e:	f004 fd87 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 8001032:	f003 fb05 	bl	8004640 <HAL_GetTick>
 8001036:	4603      	mov	r3, r0
 8001038:	4a04      	ldr	r2, [pc, #16]	; (800104c <ENDEFF_TEST_MODE+0x44>)
 800103a:	6013      	str	r3, [r2, #0]
		complete = 1;
 800103c:	4b05      	ldr	r3, [pc, #20]	; (8001054 <ENDEFF_TEST_MODE+0x4c>)
 800103e:	2201      	movs	r2, #1
 8001040:	601a      	str	r2, [r3, #0]
		return;
 8001042:	bf00      	nop
	}
}
 8001044:	3708      	adds	r7, #8
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
 800104a:	bf00      	nop
 800104c:	20000424 	.word	0x20000424
 8001050:	20000000 	.word	0x20000000
 8001054:	20000428 	.word	0x20000428

08001058 <ENDEFF_TEST_MODE_QUIT>:
void ENDEFF_TEST_MODE_QUIT(I2C_HandleTypeDef *hi2c) {
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af02      	add	r7, sp, #8
 800105e:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x01, 0x00 };
	if (HAL_GetTick() - timestamp >= 10) {
 8001060:	f003 faee 	bl	8004640 <HAL_GetTick>
 8001064:	4602      	mov	r2, r0
 8001066:	4b0d      	ldr	r3, [pc, #52]	; (800109c <ENDEFF_TEST_MODE_QUIT+0x44>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b09      	cmp	r3, #9
 800106e:	d911      	bls.n	8001094 <ENDEFF_TEST_MODE_QUIT+0x3c>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 8001070:	f04f 33ff 	mov.w	r3, #4294967295
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	2302      	movs	r3, #2
 8001078:	4a09      	ldr	r2, [pc, #36]	; (80010a0 <ENDEFF_TEST_MODE_QUIT+0x48>)
 800107a:	212a      	movs	r1, #42	; 0x2a
 800107c:	6878      	ldr	r0, [r7, #4]
 800107e:	f004 fd5f 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 8001082:	f003 fadd 	bl	8004640 <HAL_GetTick>
 8001086:	4603      	mov	r3, r0
 8001088:	4a04      	ldr	r2, [pc, #16]	; (800109c <ENDEFF_TEST_MODE_QUIT+0x44>)
 800108a:	6013      	str	r3, [r2, #0]
		complete = 1;
 800108c:	4b05      	ldr	r3, [pc, #20]	; (80010a4 <ENDEFF_TEST_MODE_QUIT+0x4c>)
 800108e:	2201      	movs	r2, #1
 8001090:	601a      	str	r2, [r3, #0]
		return;
 8001092:	bf00      	nop
	}
}
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	20000424 	.word	0x20000424
 80010a0:	20000004 	.word	0x20000004
 80010a4:	20000428 	.word	0x20000428

080010a8 <ENDEFF_GRIPPER_RUNMODE>:
void ENDEFF_GRIPPER_RUNMODE(I2C_HandleTypeDef *hi2c) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b084      	sub	sp, #16
 80010ac:	af02      	add	r7, sp, #8
 80010ae:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x10, 0x13 };
	if (HAL_GetTick() - timestamp >= 10) {
 80010b0:	f003 fac6 	bl	8004640 <HAL_GetTick>
 80010b4:	4602      	mov	r2, r0
 80010b6:	4b0d      	ldr	r3, [pc, #52]	; (80010ec <ENDEFF_GRIPPER_RUNMODE+0x44>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	1ad3      	subs	r3, r2, r3
 80010bc:	2b09      	cmp	r3, #9
 80010be:	d911      	bls.n	80010e4 <ENDEFF_GRIPPER_RUNMODE+0x3c>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 80010c0:	f04f 33ff 	mov.w	r3, #4294967295
 80010c4:	9300      	str	r3, [sp, #0]
 80010c6:	2302      	movs	r3, #2
 80010c8:	4a09      	ldr	r2, [pc, #36]	; (80010f0 <ENDEFF_GRIPPER_RUNMODE+0x48>)
 80010ca:	212a      	movs	r1, #42	; 0x2a
 80010cc:	6878      	ldr	r0, [r7, #4]
 80010ce:	f004 fd37 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 80010d2:	f003 fab5 	bl	8004640 <HAL_GetTick>
 80010d6:	4603      	mov	r3, r0
 80010d8:	4a04      	ldr	r2, [pc, #16]	; (80010ec <ENDEFF_GRIPPER_RUNMODE+0x44>)
 80010da:	6013      	str	r3, [r2, #0]
		complete = 1;
 80010dc:	4b05      	ldr	r3, [pc, #20]	; (80010f4 <ENDEFF_GRIPPER_RUNMODE+0x4c>)
 80010de:	2201      	movs	r2, #1
 80010e0:	601a      	str	r2, [r3, #0]
		return;
 80010e2:	bf00      	nop
	}
}
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	20000424 	.word	0x20000424
 80010f0:	20000008 	.word	0x20000008
 80010f4:	20000428 	.word	0x20000428

080010f8 <ENDEFF_GRIPPER_IDLE>:
void ENDEFF_GRIPPER_IDLE(I2C_HandleTypeDef *hi2c) {
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b084      	sub	sp, #16
 80010fc:	af02      	add	r7, sp, #8
 80010fe:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x10, 0x8C };
	if (HAL_GetTick() - timestamp >= 10) {
 8001100:	f003 fa9e 	bl	8004640 <HAL_GetTick>
 8001104:	4602      	mov	r2, r0
 8001106:	4b0d      	ldr	r3, [pc, #52]	; (800113c <ENDEFF_GRIPPER_IDLE+0x44>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b09      	cmp	r3, #9
 800110e:	d911      	bls.n	8001134 <ENDEFF_GRIPPER_IDLE+0x3c>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 8001110:	f04f 33ff 	mov.w	r3, #4294967295
 8001114:	9300      	str	r3, [sp, #0]
 8001116:	2302      	movs	r3, #2
 8001118:	4a09      	ldr	r2, [pc, #36]	; (8001140 <ENDEFF_GRIPPER_IDLE+0x48>)
 800111a:	212a      	movs	r1, #42	; 0x2a
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f004 fd0f 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 8001122:	f003 fa8d 	bl	8004640 <HAL_GetTick>
 8001126:	4603      	mov	r3, r0
 8001128:	4a04      	ldr	r2, [pc, #16]	; (800113c <ENDEFF_GRIPPER_IDLE+0x44>)
 800112a:	6013      	str	r3, [r2, #0]
		complete = 1;
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <ENDEFF_GRIPPER_IDLE+0x4c>)
 800112e:	2201      	movs	r2, #1
 8001130:	601a      	str	r2, [r3, #0]
		return;
 8001132:	bf00      	nop
	}
}
 8001134:	3708      	adds	r7, #8
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	20000424 	.word	0x20000424
 8001140:	2000000c 	.word	0x2000000c
 8001144:	20000428 	.word	0x20000428

08001148 <ENDEFF_GRIPPER_PICK>:
void ENDEFF_GRIPPER_PICK(I2C_HandleTypeDef *hi2c) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af02      	add	r7, sp, #8
 800114e:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x10, 0x5A };
	if (HAL_GetTick() - timestamp >= 2000) {
 8001150:	f003 fa76 	bl	8004640 <HAL_GetTick>
 8001154:	4602      	mov	r2, r0
 8001156:	4b0d      	ldr	r3, [pc, #52]	; (800118c <ENDEFF_GRIPPER_PICK+0x44>)
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	1ad3      	subs	r3, r2, r3
 800115c:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001160:	d311      	bcc.n	8001186 <ENDEFF_GRIPPER_PICK+0x3e>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	9300      	str	r3, [sp, #0]
 8001168:	2302      	movs	r3, #2
 800116a:	4a09      	ldr	r2, [pc, #36]	; (8001190 <ENDEFF_GRIPPER_PICK+0x48>)
 800116c:	212a      	movs	r1, #42	; 0x2a
 800116e:	6878      	ldr	r0, [r7, #4]
 8001170:	f004 fce6 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 8001174:	f003 fa64 	bl	8004640 <HAL_GetTick>
 8001178:	4603      	mov	r3, r0
 800117a:	4a04      	ldr	r2, [pc, #16]	; (800118c <ENDEFF_GRIPPER_PICK+0x44>)
 800117c:	6013      	str	r3, [r2, #0]
		complete = 1;
 800117e:	4b05      	ldr	r3, [pc, #20]	; (8001194 <ENDEFF_GRIPPER_PICK+0x4c>)
 8001180:	2201      	movs	r2, #1
 8001182:	601a      	str	r2, [r3, #0]
		return;
 8001184:	bf00      	nop
	}
}
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000424 	.word	0x20000424
 8001190:	20000010 	.word	0x20000010
 8001194:	20000428 	.word	0x20000428

08001198 <ENDEFF_GRIPPER_PLACE>:
void ENDEFF_GRIPPER_PLACE(I2C_HandleTypeDef *hi2c) {
 8001198:	b580      	push	{r7, lr}
 800119a:	b084      	sub	sp, #16
 800119c:	af02      	add	r7, sp, #8
 800119e:	6078      	str	r0, [r7, #4]
	static uint8_t data[2] = { 0x10, 0x69 };
	if (HAL_GetTick() - timestamp >= 2000) {
 80011a0:	f003 fa4e 	bl	8004640 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	4b0d      	ldr	r3, [pc, #52]	; (80011dc <ENDEFF_GRIPPER_PLACE+0x44>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	1ad3      	subs	r3, r2, r3
 80011ac:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80011b0:	d311      	bcc.n	80011d6 <ENDEFF_GRIPPER_PLACE+0x3e>
		HAL_I2C_Master_Transmit(hi2c, SLAVE_ADDR, data, 2, HAL_MAX_DELAY);
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2302      	movs	r3, #2
 80011ba:	4a09      	ldr	r2, [pc, #36]	; (80011e0 <ENDEFF_GRIPPER_PLACE+0x48>)
 80011bc:	212a      	movs	r1, #42	; 0x2a
 80011be:	6878      	ldr	r0, [r7, #4]
 80011c0:	f004 fcbe 	bl	8005b40 <HAL_I2C_Master_Transmit>
		timestamp = HAL_GetTick();
 80011c4:	f003 fa3c 	bl	8004640 <HAL_GetTick>
 80011c8:	4603      	mov	r3, r0
 80011ca:	4a04      	ldr	r2, [pc, #16]	; (80011dc <ENDEFF_GRIPPER_PLACE+0x44>)
 80011cc:	6013      	str	r3, [r2, #0]
		complete = 1;
 80011ce:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <ENDEFF_GRIPPER_PLACE+0x4c>)
 80011d0:	2201      	movs	r2, #1
 80011d2:	601a      	str	r2, [r3, #0]
		return;
 80011d4:	bf00      	nop
	}
}
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20000424 	.word	0x20000424
 80011e0:	20000014 	.word	0x20000014
 80011e4:	20000428 	.word	0x20000428

080011e8 <I2C_TO_BASESYSTEM>:


void I2C_TO_BASESYSTEM(int16_t *DataFrame, I2C_HandleTypeDef *hi2c) {
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
	static int picked;
	static enum {
		INIT, TEST, RUNMODE, PICKED
	} END_EFFECTOR_STATE = INIT;
	switch (END_EFFECTOR_STATE) {
 80011f2:	4b96      	ldr	r3, [pc, #600]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	f200 8123 	bhi.w	8001442 <I2C_TO_BASESYSTEM+0x25a>
 80011fc:	a201      	add	r2, pc, #4	; (adr r2, 8001204 <I2C_TO_BASESYSTEM+0x1c>)
 80011fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001202:	bf00      	nop
 8001204:	08001215 	.word	0x08001215
 8001208:	08001273 	.word	0x08001273
 800120c:	080012d7 	.word	0x080012d7
 8001210:	080013a5 	.word	0x080013a5
	case (INIT):
		if ((*DataFrame & 0b0001) == 1) {
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	f9b3 3000 	ldrsh.w	r3, [r3]
 800121a:	b29b      	uxth	r3, r3
 800121c:	f003 0301 	and.w	r3, r3, #1
 8001220:	2b00      	cmp	r3, #0
 8001222:	d00e      	beq.n	8001242 <I2C_TO_BASESYSTEM+0x5a>
			ENDEFF_TEST_MODE(hi2c);
 8001224:	6838      	ldr	r0, [r7, #0]
 8001226:	f7ff feef 	bl	8001008 <ENDEFF_TEST_MODE>
			if (complete == 1) {
 800122a:	4b89      	ldr	r3, [pc, #548]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b01      	cmp	r3, #1
 8001230:	f040 8100 	bne.w	8001434 <I2C_TO_BASESYSTEM+0x24c>
				END_EFFECTOR_STATE = TEST;
 8001234:	4b85      	ldr	r3, [pc, #532]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001236:	2201      	movs	r2, #1
 8001238:	701a      	strb	r2, [r3, #0]
				complete = 0;
 800123a:	4b85      	ldr	r3, [pc, #532]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800123c:	2200      	movs	r2, #0
 800123e:	601a      	str	r2, [r3, #0]
			if (complete == 1) {
				END_EFFECTOR_STATE = RUNMODE;
				complete = 0;
			}
		}
		break;
 8001240:	e0f8      	b.n	8001434 <I2C_TO_BASESYSTEM+0x24c>
		} else if ((*DataFrame & 0b0010) == 0b10) {
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001248:	b29b      	uxth	r3, r3
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	f000 80f0 	beq.w	8001434 <I2C_TO_BASESYSTEM+0x24c>
			ENDEFF_GRIPPER_RUNMODE(hi2c);
 8001254:	6838      	ldr	r0, [r7, #0]
 8001256:	f7ff ff27 	bl	80010a8 <ENDEFF_GRIPPER_RUNMODE>
			if (complete == 1) {
 800125a:	4b7d      	ldr	r3, [pc, #500]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	2b01      	cmp	r3, #1
 8001260:	f040 80e8 	bne.w	8001434 <I2C_TO_BASESYSTEM+0x24c>
				END_EFFECTOR_STATE = RUNMODE;
 8001264:	4b79      	ldr	r3, [pc, #484]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001266:	2202      	movs	r2, #2
 8001268:	701a      	strb	r2, [r3, #0]
				complete = 0;
 800126a:	4b79      	ldr	r3, [pc, #484]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
		break;
 8001270:	e0e0      	b.n	8001434 <I2C_TO_BASESYSTEM+0x24c>
	case (TEST):
		if ((*DataFrame & 0b0001) == 0) {
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001278:	b29b      	uxth	r3, r3
 800127a:	f003 0301 	and.w	r3, r3, #1
 800127e:	2b00      	cmp	r3, #0
 8001280:	d10e      	bne.n	80012a0 <I2C_TO_BASESYSTEM+0xb8>
			ENDEFF_TEST_MODE_QUIT(hi2c);
 8001282:	6838      	ldr	r0, [r7, #0]
 8001284:	f7ff fee8 	bl	8001058 <ENDEFF_TEST_MODE_QUIT>
			if (complete == 1) {
 8001288:	4b71      	ldr	r3, [pc, #452]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	2b01      	cmp	r3, #1
 800128e:	f040 80d3 	bne.w	8001438 <I2C_TO_BASESYSTEM+0x250>
				END_EFFECTOR_STATE = INIT;
 8001292:	4b6e      	ldr	r3, [pc, #440]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
				complete = 0;
 8001298:	4b6d      	ldr	r3, [pc, #436]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800129a:	2200      	movs	r2, #0
 800129c:	601a      	str	r2, [r3, #0]
			if (complete == 1) {
				END_EFFECTOR_STATE = RUNMODE;
				complete = 0;
			}
		}
		break;
 800129e:	e0cb      	b.n	8001438 <I2C_TO_BASESYSTEM+0x250>
		} else if ((*DataFrame & 0b0010) == 0b10) {
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	f003 0302 	and.w	r3, r3, #2
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	f000 80c3 	beq.w	8001438 <I2C_TO_BASESYSTEM+0x250>
			ENDEFF_TEST_MODE_QUIT(hi2c);
 80012b2:	6838      	ldr	r0, [r7, #0]
 80012b4:	f7ff fed0 	bl	8001058 <ENDEFF_TEST_MODE_QUIT>
			ENDEFF_GRIPPER_RUNMODE(hi2c);
 80012b8:	6838      	ldr	r0, [r7, #0]
 80012ba:	f7ff fef5 	bl	80010a8 <ENDEFF_GRIPPER_RUNMODE>
			if (complete == 1) {
 80012be:	4b64      	ldr	r3, [pc, #400]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	2b01      	cmp	r3, #1
 80012c4:	f040 80b8 	bne.w	8001438 <I2C_TO_BASESYSTEM+0x250>
				END_EFFECTOR_STATE = RUNMODE;
 80012c8:	4b60      	ldr	r3, [pc, #384]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 80012ca:	2202      	movs	r2, #2
 80012cc:	701a      	strb	r2, [r3, #0]
				complete = 0;
 80012ce:	4b60      	ldr	r3, [pc, #384]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	601a      	str	r2, [r3, #0]
		break;
 80012d4:	e0b0      	b.n	8001438 <I2C_TO_BASESYSTEM+0x250>
	case (RUNMODE):
		if ((*DataFrame & 0b0010) == 0) {
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012dc:	b29b      	uxth	r3, r3
 80012de:	f003 0302 	and.w	r3, r3, #2
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d10e      	bne.n	8001304 <I2C_TO_BASESYSTEM+0x11c>
			ENDEFF_GRIPPER_IDLE(hi2c);
 80012e6:	6838      	ldr	r0, [r7, #0]
 80012e8:	f7ff ff06 	bl	80010f8 <ENDEFF_GRIPPER_IDLE>
			if (complete == 1) {
 80012ec:	4b58      	ldr	r3, [pc, #352]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	f040 80a3 	bne.w	800143c <I2C_TO_BASESYSTEM+0x254>
				END_EFFECTOR_STATE = INIT;
 80012f6:	4b55      	ldr	r3, [pc, #340]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 80012f8:	2200      	movs	r2, #0
 80012fa:	701a      	strb	r2, [r3, #0]
				complete = 0;
 80012fc:	4b54      	ldr	r3, [pc, #336]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80012fe:	2200      	movs	r2, #0
 8001300:	601a      	str	r2, [r3, #0]
					complete = 0;
					picked = 0;
				}
			}
		}
		break;
 8001302:	e09b      	b.n	800143c <I2C_TO_BASESYSTEM+0x254>
		} else if ((*DataFrame & 0b0001) == 1) {
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f9b3 3000 	ldrsh.w	r3, [r3]
 800130a:	b29b      	uxth	r3, r3
 800130c:	f003 0301 	and.w	r3, r3, #1
 8001310:	2b00      	cmp	r3, #0
 8001312:	d00e      	beq.n	8001332 <I2C_TO_BASESYSTEM+0x14a>
			ENDEFF_TEST_MODE(hi2c);
 8001314:	6838      	ldr	r0, [r7, #0]
 8001316:	f7ff fe77 	bl	8001008 <ENDEFF_TEST_MODE>
			if (complete == 1) {
 800131a:	4b4d      	ldr	r3, [pc, #308]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2b01      	cmp	r3, #1
 8001320:	f040 808c 	bne.w	800143c <I2C_TO_BASESYSTEM+0x254>
				END_EFFECTOR_STATE = TEST;
 8001324:	4b49      	ldr	r3, [pc, #292]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001326:	2201      	movs	r2, #1
 8001328:	701a      	strb	r2, [r3, #0]
				complete = 0;
 800132a:	4b49      	ldr	r3, [pc, #292]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800132c:	2200      	movs	r2, #0
 800132e:	601a      	str	r2, [r3, #0]
		break;
 8001330:	e084      	b.n	800143c <I2C_TO_BASESYSTEM+0x254>
		} else if ((*DataFrame & 0b0100) == 0b100) {
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001338:	b29b      	uxth	r3, r3
 800133a:	f003 0304 	and.w	r3, r3, #4
 800133e:	2b00      	cmp	r3, #0
 8001340:	d013      	beq.n	800136a <I2C_TO_BASESYSTEM+0x182>
			ENDEFF_GRIPPER_PICK(hi2c);
 8001342:	6838      	ldr	r0, [r7, #0]
 8001344:	f7ff ff00 	bl	8001148 <ENDEFF_GRIPPER_PICK>
			if (complete == 1) {
 8001348:	4b41      	ldr	r3, [pc, #260]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	2b01      	cmp	r3, #1
 800134e:	d175      	bne.n	800143c <I2C_TO_BASESYSTEM+0x254>
				*DataFrame = 0b0010;
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2202      	movs	r2, #2
 8001354:	801a      	strh	r2, [r3, #0]
				END_EFFECTOR_STATE = PICKED;
 8001356:	4b3d      	ldr	r3, [pc, #244]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001358:	2203      	movs	r2, #3
 800135a:	701a      	strb	r2, [r3, #0]
				complete = 0;
 800135c:	4b3c      	ldr	r3, [pc, #240]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800135e:	2200      	movs	r2, #0
 8001360:	601a      	str	r2, [r3, #0]
				picked = 1;
 8001362:	4b3c      	ldr	r3, [pc, #240]	; (8001454 <I2C_TO_BASESYSTEM+0x26c>)
 8001364:	2201      	movs	r2, #1
 8001366:	601a      	str	r2, [r3, #0]
		break;
 8001368:	e068      	b.n	800143c <I2C_TO_BASESYSTEM+0x254>
		} else if ((*DataFrame & 0b1000) == 0b1000) {
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001370:	b29b      	uxth	r3, r3
 8001372:	f003 0308 	and.w	r3, r3, #8
 8001376:	2b00      	cmp	r3, #0
 8001378:	d060      	beq.n	800143c <I2C_TO_BASESYSTEM+0x254>
			if (picked == 1) {
 800137a:	4b36      	ldr	r3, [pc, #216]	; (8001454 <I2C_TO_BASESYSTEM+0x26c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	2b01      	cmp	r3, #1
 8001380:	d15c      	bne.n	800143c <I2C_TO_BASESYSTEM+0x254>
				ENDEFF_GRIPPER_PLACE(hi2c);
 8001382:	6838      	ldr	r0, [r7, #0]
 8001384:	f7ff ff08 	bl	8001198 <ENDEFF_GRIPPER_PLACE>
				if (complete == 1) {
 8001388:	4b31      	ldr	r3, [pc, #196]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	2b01      	cmp	r3, #1
 800138e:	d155      	bne.n	800143c <I2C_TO_BASESYSTEM+0x254>
					*DataFrame = 0b0010;
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	2202      	movs	r2, #2
 8001394:	801a      	strh	r2, [r3, #0]
					complete = 0;
 8001396:	4b2e      	ldr	r3, [pc, #184]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
					picked = 0;
 800139c:	4b2d      	ldr	r3, [pc, #180]	; (8001454 <I2C_TO_BASESYSTEM+0x26c>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
		break;
 80013a2:	e04b      	b.n	800143c <I2C_TO_BASESYSTEM+0x254>
	case (PICKED):
		if ((*DataFrame & 0b0010) == 0) {
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	f003 0302 	and.w	r3, r3, #2
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d10d      	bne.n	80013d0 <I2C_TO_BASESYSTEM+0x1e8>
			ENDEFF_GRIPPER_IDLE(hi2c);
 80013b4:	6838      	ldr	r0, [r7, #0]
 80013b6:	f7ff fe9f 	bl	80010f8 <ENDEFF_GRIPPER_IDLE>
			if (complete == 1) {
 80013ba:	4b25      	ldr	r3, [pc, #148]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d13e      	bne.n	8001440 <I2C_TO_BASESYSTEM+0x258>
				END_EFFECTOR_STATE = INIT;
 80013c2:	4b22      	ldr	r3, [pc, #136]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	701a      	strb	r2, [r3, #0]
				complete = 0;
 80013c8:	4b21      	ldr	r3, [pc, #132]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
				END_EFFECTOR_STATE = RUNMODE;
				complete = 0;
				picked = 0;
			}
		}
		break;
 80013ce:	e037      	b.n	8001440 <I2C_TO_BASESYSTEM+0x258>
		} else if ((*DataFrame & 0b0001) == 1) {
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80013d6:	b29b      	uxth	r3, r3
 80013d8:	f003 0301 	and.w	r3, r3, #1
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d00d      	beq.n	80013fc <I2C_TO_BASESYSTEM+0x214>
			ENDEFF_TEST_MODE(hi2c);
 80013e0:	6838      	ldr	r0, [r7, #0]
 80013e2:	f7ff fe11 	bl	8001008 <ENDEFF_TEST_MODE>
			if (complete == 1) {
 80013e6:	4b1a      	ldr	r3, [pc, #104]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	2b01      	cmp	r3, #1
 80013ec:	d128      	bne.n	8001440 <I2C_TO_BASESYSTEM+0x258>
				END_EFFECTOR_STATE = TEST;
 80013ee:	4b17      	ldr	r3, [pc, #92]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 80013f0:	2201      	movs	r2, #1
 80013f2:	701a      	strb	r2, [r3, #0]
				complete = 0;
 80013f4:	4b16      	ldr	r3, [pc, #88]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	601a      	str	r2, [r3, #0]
		break;
 80013fa:	e021      	b.n	8001440 <I2C_TO_BASESYSTEM+0x258>
		} else if ((*DataFrame & 0b1000) == 0b1000) {
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001402:	b29b      	uxth	r3, r3
 8001404:	f003 0308 	and.w	r3, r3, #8
 8001408:	2b00      	cmp	r3, #0
 800140a:	d019      	beq.n	8001440 <I2C_TO_BASESYSTEM+0x258>
			ENDEFF_GRIPPER_PLACE(hi2c);
 800140c:	6838      	ldr	r0, [r7, #0]
 800140e:	f7ff fec3 	bl	8001198 <ENDEFF_GRIPPER_PLACE>
			if (complete == 1) {
 8001412:	4b0f      	ldr	r3, [pc, #60]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	2b01      	cmp	r3, #1
 8001418:	d112      	bne.n	8001440 <I2C_TO_BASESYSTEM+0x258>
				*DataFrame = 0b0010;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	2202      	movs	r2, #2
 800141e:	801a      	strh	r2, [r3, #0]
				END_EFFECTOR_STATE = RUNMODE;
 8001420:	4b0a      	ldr	r3, [pc, #40]	; (800144c <I2C_TO_BASESYSTEM+0x264>)
 8001422:	2202      	movs	r2, #2
 8001424:	701a      	strb	r2, [r3, #0]
				complete = 0;
 8001426:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <I2C_TO_BASESYSTEM+0x268>)
 8001428:	2200      	movs	r2, #0
 800142a:	601a      	str	r2, [r3, #0]
				picked = 0;
 800142c:	4b09      	ldr	r3, [pc, #36]	; (8001454 <I2C_TO_BASESYSTEM+0x26c>)
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
		break;
 8001432:	e005      	b.n	8001440 <I2C_TO_BASESYSTEM+0x258>
		break;
 8001434:	bf00      	nop
 8001436:	e004      	b.n	8001442 <I2C_TO_BASESYSTEM+0x25a>
		break;
 8001438:	bf00      	nop
 800143a:	e002      	b.n	8001442 <I2C_TO_BASESYSTEM+0x25a>
		break;
 800143c:	bf00      	nop
 800143e:	e000      	b.n	8001442 <I2C_TO_BASESYSTEM+0x25a>
		break;
 8001440:	bf00      	nop
	}
}
 8001442:	bf00      	nop
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	2000042c 	.word	0x2000042c
 8001450:	20000428 	.word	0x20000428
 8001454:	20000430 	.word	0x20000430

08001458 <modbus_1t5_Timeout>:
void modbusRead1Register(); // function 03
void ModbusErrorReply(uint8_t);
void Modbus_frame_response();

// function for interrupt
void modbus_1t5_Timeout(TIM_HandleTypeDef *htim) {
 8001458:	b480      	push	{r7}
 800145a:	b083      	sub	sp, #12
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
	//end of package flag set
	hModbus->Flag_T15TimeOut = 1;
 8001460:	4b04      	ldr	r3, [pc, #16]	; (8001474 <modbus_1t5_Timeout+0x1c>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2201      	movs	r2, #1
 8001466:	751a      	strb	r2, [r3, #20]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr
 8001474:	20000434 	.word	0x20000434

08001478 <modbus_3t5_Timeout>:

void modbus_3t5_Timeout(TIM_HandleTypeDef *htim) {
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
	//return package flag set
	hModbus->Flag_T35TimeOut = 1;
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <modbus_3t5_Timeout+0x1c>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	2201      	movs	r2, #1
 8001486:	755a      	strb	r2, [r3, #21]
}
 8001488:	bf00      	nop
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	20000434 	.word	0x20000434

08001498 <modbus_UART_Recived>:
void modbus_UART_Recived(UART_HandleTypeDef *huart, uint32_t pos) {
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]

	//restart timer / start timer of counting time with modbus RTU
	hModbus->Flag_URev = 1;
 80014a2:	4b15      	ldr	r3, [pc, #84]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2201      	movs	r2, #1
 80014a8:	759a      	strb	r2, [r3, #22]
	if (hModbus->modbusUartStructure.RxTail++ < MODBUS_MESSAGEBUFFER_SIZE) {
 80014aa:	4b13      	ldr	r3, [pc, #76]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	f8b2 33a2 	ldrh.w	r3, [r2, #930]	; 0x3a2
 80014b2:	1c59      	adds	r1, r3, #1
 80014b4:	b289      	uxth	r1, r1
 80014b6:	f8a2 13a2 	strh.w	r1, [r2, #930]	; 0x3a2
 80014ba:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 80014be:	d210      	bcs.n	80014e2 <modbus_UART_Recived+0x4a>

		HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80014c0:	4b0d      	ldr	r3, [pc, #52]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	68d8      	ldr	r0, [r3, #12]
 80014c6:	4b0c      	ldr	r3, [pc, #48]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014c8:	681a      	ldr	r2, [r3, #0]
 80014ca:	4b0b      	ldr	r3, [pc, #44]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80014d2:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80014d6:	4413      	add	r3, r2
 80014d8:	3302      	adds	r3, #2
 80014da:	2201      	movs	r2, #1
 80014dc:	4619      	mov	r1, r3
 80014de:	f007 fc6d 	bl	8008dbc <HAL_UART_Receive_IT>
	}
	__HAL_TIM_SET_COUNTER(hModbus->htim, 0);
 80014e2:	4b05      	ldr	r3, [pc, #20]	; (80014f8 <modbus_UART_Recived+0x60>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	691b      	ldr	r3, [r3, #16]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	2200      	movs	r2, #0
 80014ec:	625a      	str	r2, [r3, #36]	; 0x24

}
 80014ee:	bf00      	nop
 80014f0:	3708      	adds	r7, #8
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}
 80014f6:	bf00      	nop
 80014f8:	20000434 	.word	0x20000434

080014fc <Modbus_init>:

void Modbus_init(ModbusHandleTypedef *hmodbus, u16u8_t *RegisterStartAddress) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
	hModbus = hmodbus;
 8001506:	4a24      	ldr	r2, [pc, #144]	; (8001598 <Modbus_init+0x9c>)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	6013      	str	r3, [r2, #0]

	hModbus->RegisterAddress = RegisterStartAddress;
 800150c:	4b22      	ldr	r3, [pc, #136]	; (8001598 <Modbus_init+0x9c>)
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	683a      	ldr	r2, [r7, #0]
 8001512:	605a      	str	r2, [r3, #4]

	//config timer interrupt
	HAL_TIM_RegisterCallback(hModbus->htim, HAL_TIM_OC_DELAY_ELAPSED_CB_ID, (void*) modbus_1t5_Timeout);
 8001514:	4b20      	ldr	r3, [pc, #128]	; (8001598 <Modbus_init+0x9c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	691b      	ldr	r3, [r3, #16]
 800151a:	4a20      	ldr	r2, [pc, #128]	; (800159c <Modbus_init+0xa0>)
 800151c:	2114      	movs	r1, #20
 800151e:	4618      	mov	r0, r3
 8001520:	f006 fd26 	bl	8007f70 <HAL_TIM_RegisterCallback>
	HAL_TIM_RegisterCallback(hModbus->htim, HAL_TIM_PERIOD_ELAPSED_CB_ID, (void*) modbus_3t5_Timeout);
 8001524:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <Modbus_init+0x9c>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	691b      	ldr	r3, [r3, #16]
 800152a:	4a1d      	ldr	r2, [pc, #116]	; (80015a0 <Modbus_init+0xa4>)
 800152c:	210e      	movs	r1, #14
 800152e:	4618      	mov	r0, r3
 8001530:	f006 fd1e 	bl	8007f70 <HAL_TIM_RegisterCallback>

	//config UART interrupt
	HAL_UART_RegisterCallback(hModbus->huart, HAL_UART_RX_COMPLETE_CB_ID, (void*) modbus_UART_Recived);
 8001534:	4b18      	ldr	r3, [pc, #96]	; (8001598 <Modbus_init+0x9c>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	4a1a      	ldr	r2, [pc, #104]	; (80015a4 <Modbus_init+0xa8>)
 800153c:	2103      	movs	r1, #3
 800153e:	4618      	mov	r0, r3
 8001540:	f007 fb94 	bl	8008c6c <HAL_UART_RegisterCallback>
	//start Receive
	HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 8001544:	4b14      	ldr	r3, [pc, #80]	; (8001598 <Modbus_init+0x9c>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	68d8      	ldr	r0, [r3, #12]
 800154a:	4b13      	ldr	r3, [pc, #76]	; (8001598 <Modbus_init+0x9c>)
 800154c:	681a      	ldr	r2, [r3, #0]
 800154e:	4b12      	ldr	r3, [pc, #72]	; (8001598 <Modbus_init+0x9c>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001556:	f503 731c 	add.w	r3, r3, #624	; 0x270
 800155a:	4413      	add	r3, r2
 800155c:	3302      	adds	r3, #2
 800155e:	2201      	movs	r2, #1
 8001560:	4619      	mov	r1, r3
 8001562:	f007 fc2b 	bl	8008dbc <HAL_UART_Receive_IT>

	if (hModbus->htim->State == HAL_TIM_STATE_READY) {
 8001566:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <Modbus_init+0x9c>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	691b      	ldr	r3, [r3, #16]
 800156c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001570:	b2db      	uxtb	r3, r3
 8001572:	2b01      	cmp	r3, #1
 8001574:	d10c      	bne.n	8001590 <Modbus_init+0x94>
		HAL_TIM_Base_Start_IT(hModbus->htim);
 8001576:	4b08      	ldr	r3, [pc, #32]	; (8001598 <Modbus_init+0x9c>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	691b      	ldr	r3, [r3, #16]
 800157c:	4618      	mov	r0, r3
 800157e:	f005 fb35 	bl	8006bec <HAL_TIM_Base_Start_IT>
		HAL_TIM_OnePulse_Start_IT(hModbus->htim, TIM_CHANNEL_1);
 8001582:	4b05      	ldr	r3, [pc, #20]	; (8001598 <Modbus_init+0x9c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	691b      	ldr	r3, [r3, #16]
 8001588:	2100      	movs	r1, #0
 800158a:	4618      	mov	r0, r3
 800158c:	f005 ffea 	bl	8007564 <HAL_TIM_OnePulse_Start_IT>
	}

}
 8001590:	bf00      	nop
 8001592:	3708      	adds	r7, #8
 8001594:	46bd      	mov	sp, r7
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000434 	.word	0x20000434
 800159c:	08001459 	.word	0x08001459
 80015a0:	08001479 	.word	0x08001479
 80015a4:	08001499 	.word	0x08001499

080015a8 <CRC16>:

unsigned short CRC16(puchMsg, usDataLen)
	/* The function returns the CRC as a unsigned short type */
	unsigned char *puchMsg; /* message to calculate CRC upon */
	unsigned short usDataLen; /* quantity of bytes in message */
{
 80015a8:	b480      	push	{r7}
 80015aa:	b085      	sub	sp, #20
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
 80015b0:	460b      	mov	r3, r1
 80015b2:	803b      	strh	r3, [r7, #0]
	unsigned char uchCRCHi = 0xFF; /* high byte of CRC initialized */
 80015b4:	23ff      	movs	r3, #255	; 0xff
 80015b6:	73fb      	strb	r3, [r7, #15]
	unsigned char uchCRCLo = 0xFF; /* low byte of CRC initialized */
 80015b8:	23ff      	movs	r3, #255	; 0xff
 80015ba:	73bb      	strb	r3, [r7, #14]
	unsigned uIndex; /* will index into CRC lookup table */
	while (usDataLen--) /* pass through message buffer */
 80015bc:	e013      	b.n	80015e6 <CRC16+0x3e>
	{
		uIndex = uchCRCLo ^ *puchMsg++; /* calculate the CRC */
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	1c5a      	adds	r2, r3, #1
 80015c2:	607a      	str	r2, [r7, #4]
 80015c4:	781a      	ldrb	r2, [r3, #0]
 80015c6:	7bbb      	ldrb	r3, [r7, #14]
 80015c8:	4053      	eors	r3, r2
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	60bb      	str	r3, [r7, #8]
		uchCRCLo = uchCRCHi ^ auchCRCHi[uIndex];
 80015ce:	4a0f      	ldr	r2, [pc, #60]	; (800160c <CRC16+0x64>)
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	4413      	add	r3, r2
 80015d4:	781a      	ldrb	r2, [r3, #0]
 80015d6:	7bfb      	ldrb	r3, [r7, #15]
 80015d8:	4053      	eors	r3, r2
 80015da:	73bb      	strb	r3, [r7, #14]
		uchCRCHi = auchCRCLo[uIndex];
 80015dc:	4a0c      	ldr	r2, [pc, #48]	; (8001610 <CRC16+0x68>)
 80015de:	68bb      	ldr	r3, [r7, #8]
 80015e0:	4413      	add	r3, r2
 80015e2:	781b      	ldrb	r3, [r3, #0]
 80015e4:	73fb      	strb	r3, [r7, #15]
	while (usDataLen--) /* pass through message buffer */
 80015e6:	883b      	ldrh	r3, [r7, #0]
 80015e8:	1e5a      	subs	r2, r3, #1
 80015ea:	803a      	strh	r2, [r7, #0]
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1e6      	bne.n	80015be <CRC16+0x16>
	}
	return (uchCRCHi << 8 | uchCRCLo);
 80015f0:	7bfb      	ldrb	r3, [r7, #15]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	b21a      	sxth	r2, r3
 80015f6:	7bbb      	ldrb	r3, [r7, #14]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4313      	orrs	r3, r2
 80015fc:	b21b      	sxth	r3, r3
 80015fe:	b29b      	uxth	r3, r3
}
 8001600:	4618      	mov	r0, r3
 8001602:	3714      	adds	r7, #20
 8001604:	46bd      	mov	sp, r7
 8001606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160a:	4770      	bx	lr
 800160c:	20000118 	.word	0x20000118
 8001610:	20000018 	.word	0x20000018

08001614 <Modbus_Protocal_Worker>:

void Modbus_Protocal_Worker() {
 8001614:	b580      	push	{r7, lr}
 8001616:	b082      	sub	sp, #8
 8001618:	af00      	add	r7, sp, #0
	switch (hModbus->Mstatus) {
 800161a:	4b81      	ldr	r3, [pc, #516]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	7e1b      	ldrb	r3, [r3, #24]
 8001620:	3b01      	subs	r3, #1
 8001622:	2b03      	cmp	r3, #3
 8001624:	d80a      	bhi.n	800163c <Modbus_Protocal_Worker+0x28>
 8001626:	a201      	add	r2, pc, #4	; (adr r2, 800162c <Modbus_Protocal_Worker+0x18>)
 8001628:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800162c:	08001647 	.word	0x08001647
 8001630:	080017e7 	.word	0x080017e7
 8001634:	080016d3 	.word	0x080016d3
 8001638:	080016f9 	.word	0x080016f9
	default:
	case Modbus_state_Init:
		/*init Modbus protocal*/

		hModbus->Mstatus = Modbus_state_Idle;
 800163c:	4b78      	ldr	r3, [pc, #480]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2201      	movs	r2, #1
 8001642:	761a      	strb	r2, [r3, #24]
		break;
 8001644:	e0e8      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
	case Modbus_state_Idle:
		/*Idle state*/

		//check that we have response message
		if (hModbus->TxCount) {
 8001646:	4b76      	ldr	r3, [pc, #472]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 800164e:	2b00      	cmp	r3, #0
 8001650:	d002      	beq.n	8001658 <Modbus_Protocal_Worker+0x44>
			Modbus_Emission();
 8001652:	f000 f9dd 	bl	8001a10 <Modbus_Emission>
 8001656:	e01c      	b.n	8001692 <Modbus_Protocal_Worker+0x7e>
		}

		// Received character
		else if (hModbus->Flag_URev) {
 8001658:	4b71      	ldr	r3, [pc, #452]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	7d9b      	ldrb	r3, [r3, #22]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d017      	beq.n	8001692 <Modbus_Protocal_Worker+0x7e>
			/*reset Timer flag*/
			hModbus->Flag_T15TimeOut = 0;
 8001662:	4b6f      	ldr	r3, [pc, #444]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2200      	movs	r2, #0
 8001668:	751a      	strb	r2, [r3, #20]
			hModbus->Flag_T35TimeOut = 0;
 800166a:	4b6d      	ldr	r3, [pc, #436]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	2200      	movs	r2, #0
 8001670:	755a      	strb	r2, [r3, #21]
			__HAL_TIM_ENABLE(hModbus->htim);
 8001672:	4b6b      	ldr	r3, [pc, #428]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	691b      	ldr	r3, [r3, #16]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	681a      	ldr	r2, [r3, #0]
 800167c:	4b68      	ldr	r3, [pc, #416]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	691b      	ldr	r3, [r3, #16]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	f042 0201 	orr.w	r2, r2, #1
 8001688:	601a      	str	r2, [r3, #0]
			/*set state*/
			hModbus->Mstatus = Modbus_state_Reception;
 800168a:	4b65      	ldr	r3, [pc, #404]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	2203      	movs	r2, #3
 8001690:	761a      	strb	r2, [r3, #24]
		}

		//check that if UART RX not start, start receiving
		if (hModbus->huart->RxState == HAL_UART_STATE_READY) {
 8001692:	4b63      	ldr	r3, [pc, #396]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800169c:	b2db      	uxtb	r3, r3
 800169e:	2b20      	cmp	r3, #32
 80016a0:	f040 80b3 	bne.w	800180a <Modbus_Protocal_Worker+0x1f6>
			hModbus->modbusUartStructure.RxTail = 0;
 80016a4:	4b5e      	ldr	r3, [pc, #376]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	2200      	movs	r2, #0
 80016aa:	f8a3 23a2 	strh.w	r2, [r3, #930]	; 0x3a2
			HAL_UART_Receive_IT(hModbus->huart, &(hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail]), 1);
 80016ae:	4b5c      	ldr	r3, [pc, #368]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	68d8      	ldr	r0, [r3, #12]
 80016b4:	4b5a      	ldr	r3, [pc, #360]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016b6:	681a      	ldr	r2, [r3, #0]
 80016b8:	4b59      	ldr	r3, [pc, #356]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80016c0:	f503 731c 	add.w	r3, r3, #624	; 0x270
 80016c4:	4413      	add	r3, r2
 80016c6:	3302      	adds	r3, #2
 80016c8:	2201      	movs	r2, #1
 80016ca:	4619      	mov	r1, r3
 80016cc:	f007 fb76 	bl	8008dbc <HAL_UART_Receive_IT>
		}
		break;
 80016d0:	e09b      	b.n	800180a <Modbus_Protocal_Worker+0x1f6>
	case Modbus_state_Reception:

		if (hModbus->Flag_T15TimeOut) {
 80016d2:	4b53      	ldr	r3, [pc, #332]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	7d1b      	ldrb	r3, [r3, #20]
 80016d8:	2b00      	cmp	r3, #0
 80016da:	f000 8098 	beq.w	800180e <Modbus_Protocal_Worker+0x1fa>
			/*reset recived flag*/
			hModbus->Flag_URev = 0;
 80016de:	4b50      	ldr	r3, [pc, #320]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	2200      	movs	r2, #0
 80016e4:	759a      	strb	r2, [r3, #22]
			hModbus->RecvStatus = Modbus_RecvFrame_Null;
 80016e6:	4b4e      	ldr	r3, [pc, #312]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	22fe      	movs	r2, #254	; 0xfe
 80016ec:	75da      	strb	r2, [r3, #23]

			/*compute CRC and Slave address*/

			hModbus->Mstatus = Modbus_state_ControlAndWaiting;
 80016ee:	4b4c      	ldr	r3, [pc, #304]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	2204      	movs	r2, #4
 80016f4:	761a      	strb	r2, [r3, #24]
		}
		break;
 80016f6:	e08a      	b.n	800180e <Modbus_Protocal_Worker+0x1fa>
	case Modbus_state_ControlAndWaiting:
		/*Frame error , Not generate response , Clear buffer*/
		if (hModbus->Flag_URev) {
 80016f8:	4b49      	ldr	r3, [pc, #292]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	7d9b      	ldrb	r3, [r3, #22]
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d009      	beq.n	8001716 <Modbus_Protocal_Worker+0x102>

			if (!hModbus->RecvStatus) {
 8001702:	4b47      	ldr	r3, [pc, #284]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800170a:	2b00      	cmp	r3, #0
 800170c:	d103      	bne.n	8001716 <Modbus_Protocal_Worker+0x102>
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800170e:	4b44      	ldr	r3, [pc, #272]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	22ff      	movs	r2, #255	; 0xff
 8001714:	75da      	strb	r2, [r3, #23]
			}
		}

		/*Frame Calculation , calculate once*/
		if (hModbus->RecvStatus == Modbus_RecvFrame_Null) {
 8001716:	4b42      	ldr	r3, [pc, #264]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f993 3017 	ldrsb.w	r3, [r3, #23]
 800171e:	f113 0f02 	cmn.w	r3, #2
 8001722:	d150      	bne.n	80017c6 <Modbus_Protocal_Worker+0x1b2>
			hModbus->RecvStatus = Modbus_RecvFrame_Normal;
 8001724:	4b3e      	ldr	r3, [pc, #248]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	2200      	movs	r2, #0
 800172a:	75da      	strb	r2, [r3, #23]
			// check CRC
			u16u8_t CalculateCRC;
			CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferRx, hModbus->modbusUartStructure.RxTail - 2);
 800172c:	4b3c      	ldr	r3, [pc, #240]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f203 2272 	addw	r2, r3, #626	; 0x272
 8001734:	4b3a      	ldr	r3, [pc, #232]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 800173c:	3b02      	subs	r3, #2
 800173e:	4619      	mov	r1, r3
 8001740:	4610      	mov	r0, r2
 8001742:	f7ff ff31 	bl	80015a8 <CRC16>
 8001746:	4603      	mov	r3, r0
 8001748:	80bb      	strh	r3, [r7, #4]

			if (!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800174a:	793a      	ldrb	r2, [r7, #4]
 800174c:	4b34      	ldr	r3, [pc, #208]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800174e:	6819      	ldr	r1, [r3, #0]
 8001750:	4b33      	ldr	r3, [pc, #204]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001758:	3b02      	subs	r3, #2
 800175a:	440b      	add	r3, r1
 800175c:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
 8001760:	429a      	cmp	r2, r3
 8001762:	d10c      	bne.n	800177e <Modbus_Protocal_Worker+0x16a>
					&& CalculateCRC.U8[1] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 1])) {
 8001764:	797a      	ldrb	r2, [r7, #5]
 8001766:	4b2e      	ldr	r3, [pc, #184]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001768:	6819      	ldr	r1, [r3, #0]
 800176a:	4b2d      	ldr	r3, [pc, #180]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 8001772:	3b01      	subs	r3, #1
 8001774:	440b      	add	r3, r1
 8001776:	f893 3272 	ldrb.w	r3, [r3, #626]	; 0x272
			if (!(CalculateCRC.U8[0] == hModbus->modbusUartStructure.MessageBufferRx[hModbus->modbusUartStructure.RxTail - 2]
 800177a:	429a      	cmp	r2, r3
 800177c:	d004      	beq.n	8001788 <Modbus_Protocal_Worker+0x174>
				// communication unsuccessful
				hModbus->RecvStatus = Modbus_RecvFrame_FrameError;
 800177e:	4b28      	ldr	r3, [pc, #160]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	22ff      	movs	r2, #255	; 0xff
 8001784:	75da      	strb	r2, [r3, #23]
				break;
 8001786:	e047      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
			}

			//check Slave Address
			if (hModbus->modbusUartStructure.MessageBufferRx[0] != hModbus->slaveAddress)
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f893 2272 	ldrb.w	r2, [r3, #626]	; 0x272
 8001790:	4b23      	ldr	r3, [pc, #140]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	781b      	ldrb	r3, [r3, #0]
 8001796:	429a      	cmp	r2, r3
 8001798:	d113      	bne.n	80017c2 <Modbus_Protocal_Worker+0x1ae>
				break;

			//copy recivced frame
			memcpy(hModbus->Rxframe, hModbus->modbusUartStructure.MessageBufferRx + 1, hModbus->modbusUartStructure.RxTail - 3);
 800179a:	4b21      	ldr	r3, [pc, #132]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f103 0019 	add.w	r0, r3, #25
 80017a2:	4b1f      	ldr	r3, [pc, #124]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f203 2372 	addw	r3, r3, #626	; 0x272
 80017aa:	1c59      	adds	r1, r3, #1
 80017ac:	4b1c      	ldr	r3, [pc, #112]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f8b3 33a2 	ldrh.w	r3, [r3, #930]	; 0x3a2
 80017b4:	3b03      	subs	r3, #3
 80017b6:	461a      	mov	r2, r3
 80017b8:	f008 fcc2 	bl	800a140 <memcpy>

			//execute command
			Modbus_frame_response();
 80017bc:	f000 f910 	bl	80019e0 <Modbus_frame_response>
 80017c0:	e001      	b.n	80017c6 <Modbus_Protocal_Worker+0x1b2>
				break;
 80017c2:	bf00      	nop
			hModbus->Mstatus = Modbus_state_Idle;
		}
		break;

	}
}
 80017c4:	e028      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
		if (hModbus->Flag_T35TimeOut) {
 80017c6:	4b16      	ldr	r3, [pc, #88]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	7d5b      	ldrb	r3, [r3, #21]
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d020      	beq.n	8001812 <Modbus_Protocal_Worker+0x1fe>
			hModbus->Mstatus = Modbus_state_Idle;
 80017d0:	4b13      	ldr	r3, [pc, #76]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2201      	movs	r2, #1
 80017d6:	761a      	strb	r2, [r3, #24]
			HAL_UART_AbortReceive(hModbus->huart);
 80017d8:	4b11      	ldr	r3, [pc, #68]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	4618      	mov	r0, r3
 80017e0:	f007 fb9a 	bl	8008f18 <HAL_UART_AbortReceive>
		break;
 80017e4:	e015      	b.n	8001812 <Modbus_Protocal_Worker+0x1fe>
		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 80017e6:	4b0e      	ldr	r3, [pc, #56]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017f0:	b2db      	uxtb	r3, r3
 80017f2:	2b20      	cmp	r3, #32
 80017f4:	d10f      	bne.n	8001816 <Modbus_Protocal_Worker+0x202>
			hModbus->TxCount = 0;
 80017f6:	4b0a      	ldr	r3, [pc, #40]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2200      	movs	r2, #0
 80017fc:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
			hModbus->Mstatus = Modbus_state_Idle;
 8001800:	4b07      	ldr	r3, [pc, #28]	; (8001820 <Modbus_Protocal_Worker+0x20c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2201      	movs	r2, #1
 8001806:	761a      	strb	r2, [r3, #24]
		break;
 8001808:	e005      	b.n	8001816 <Modbus_Protocal_Worker+0x202>
		break;
 800180a:	bf00      	nop
 800180c:	e004      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
		break;
 800180e:	bf00      	nop
 8001810:	e002      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
		break;
 8001812:	bf00      	nop
 8001814:	e000      	b.n	8001818 <Modbus_Protocal_Worker+0x204>
		break;
 8001816:	bf00      	nop
}
 8001818:	bf00      	nop
 800181a:	3708      	adds	r7, #8
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000434 	.word	0x20000434

08001824 <modbusWrite1Register>:
void modbusWrite1Register() //function 06
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0

	//write data to register
	uint16_t startAddress = (hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]);
 800182a:	4b1e      	ldr	r3, [pc, #120]	; (80018a4 <modbusWrite1Register+0x80>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	7e9b      	ldrb	r3, [r3, #26]
 8001830:	b29b      	uxth	r3, r3
 8001832:	021b      	lsls	r3, r3, #8
 8001834:	b29a      	uxth	r2, r3
 8001836:	4b1b      	ldr	r3, [pc, #108]	; (80018a4 <modbusWrite1Register+0x80>)
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	7edb      	ldrb	r3, [r3, #27]
 800183c:	b29b      	uxth	r3, r3
 800183e:	4413      	add	r3, r2
 8001840:	80fb      	strh	r3, [r7, #6]

	if (startAddress > hModbus->RegisterSize) {
 8001842:	88fa      	ldrh	r2, [r7, #6]
 8001844:	4b17      	ldr	r3, [pc, #92]	; (80018a4 <modbusWrite1Register+0x80>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	429a      	cmp	r2, r3
 800184c:	d903      	bls.n	8001856 <modbusWrite1Register+0x32>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 800184e:	2002      	movs	r0, #2
 8001850:	f000 f8a4 	bl	800199c <ModbusErrorReply>
		return;
 8001854:	e023      	b.n	800189e <modbusWrite1Register+0x7a>
	}

	hModbus->RegisterAddress[startAddress].U8[1] = hModbus->Rxframe[3];
 8001856:	4b13      	ldr	r3, [pc, #76]	; (80018a4 <modbusWrite1Register+0x80>)
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	4b12      	ldr	r3, [pc, #72]	; (80018a4 <modbusWrite1Register+0x80>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	6859      	ldr	r1, [r3, #4]
 8001860:	88fb      	ldrh	r3, [r7, #6]
 8001862:	005b      	lsls	r3, r3, #1
 8001864:	440b      	add	r3, r1
 8001866:	7f12      	ldrb	r2, [r2, #28]
 8001868:	705a      	strb	r2, [r3, #1]
	hModbus->RegisterAddress[startAddress].U8[0] = hModbus->Rxframe[4];
 800186a:	4b0e      	ldr	r3, [pc, #56]	; (80018a4 <modbusWrite1Register+0x80>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4b0d      	ldr	r3, [pc, #52]	; (80018a4 <modbusWrite1Register+0x80>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6859      	ldr	r1, [r3, #4]
 8001874:	88fb      	ldrh	r3, [r7, #6]
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	440b      	add	r3, r1
 800187a:	7f52      	ldrb	r2, [r2, #29]
 800187c:	701a      	strb	r2, [r3, #0]

	//generate response
	memcpy(hModbus->Txframe, hModbus->Rxframe, 8);
 800187e:	4b09      	ldr	r3, [pc, #36]	; (80018a4 <modbusWrite1Register+0x80>)
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	f203 1045 	addw	r0, r3, #325	; 0x145
 8001886:	4b07      	ldr	r3, [pc, #28]	; (80018a4 <modbusWrite1Register+0x80>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	3319      	adds	r3, #25
 800188c:	2208      	movs	r2, #8
 800188e:	4619      	mov	r1, r3
 8001890:	f008 fc56 	bl	800a140 <memcpy>
	//set number of byte to sent
	hModbus->TxCount = 5;
 8001894:	4b03      	ldr	r3, [pc, #12]	; (80018a4 <modbusWrite1Register+0x80>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2205      	movs	r2, #5
 800189a:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000434 	.word	0x20000434

080018a8 <modbusRead1Register>:

void modbusRead1Register() // function 03
{
 80018a8:	b590      	push	{r4, r7, lr}
 80018aa:	b083      	sub	sp, #12
 80018ac:	af00      	add	r7, sp, #0

	uint16_t numberOfDataToRead = ((hModbus->Rxframe[3] << 8) + (hModbus->Rxframe[4]));
 80018ae:	4b3a      	ldr	r3, [pc, #232]	; (8001998 <modbusRead1Register+0xf0>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	7f1b      	ldrb	r3, [r3, #28]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	021b      	lsls	r3, r3, #8
 80018b8:	b29a      	uxth	r2, r3
 80018ba:	4b37      	ldr	r3, [pc, #220]	; (8001998 <modbusRead1Register+0xf0>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	7f5b      	ldrb	r3, [r3, #29]
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	4413      	add	r3, r2
 80018c4:	80fb      	strh	r3, [r7, #6]
	uint16_t startAddress = ((hModbus->Rxframe[1] << 8) + (hModbus->Rxframe[2]));
 80018c6:	4b34      	ldr	r3, [pc, #208]	; (8001998 <modbusRead1Register+0xf0>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	7e9b      	ldrb	r3, [r3, #26]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	021b      	lsls	r3, r3, #8
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	4b31      	ldr	r3, [pc, #196]	; (8001998 <modbusRead1Register+0xf0>)
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	7edb      	ldrb	r3, [r3, #27]
 80018d8:	b29b      	uxth	r3, r3
 80018da:	4413      	add	r3, r2
 80018dc:	80bb      	strh	r3, [r7, #4]

	//check quantity and address range

	if (numberOfDataToRead < 1 || numberOfDataToRead > 0x7D) {
 80018de:	88fb      	ldrh	r3, [r7, #6]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d002      	beq.n	80018ea <modbusRead1Register+0x42>
 80018e4:	88fb      	ldrh	r3, [r7, #6]
 80018e6:	2b7d      	cmp	r3, #125	; 0x7d
 80018e8:	d903      	bls.n	80018f2 <modbusRead1Register+0x4a>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataValue);
 80018ea:	2003      	movs	r0, #3
 80018ec:	f000 f856 	bl	800199c <ModbusErrorReply>
		return;
 80018f0:	e04e      	b.n	8001990 <modbusRead1Register+0xe8>
	}

	if (startAddress > hModbus->RegisterSize || (startAddress + numberOfDataToRead) > hModbus->RegisterSize) {
 80018f2:	88ba      	ldrh	r2, [r7, #4]
 80018f4:	4b28      	ldr	r3, [pc, #160]	; (8001998 <modbusRead1Register+0xf0>)
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	429a      	cmp	r2, r3
 80018fc:	d808      	bhi.n	8001910 <modbusRead1Register+0x68>
 80018fe:	88ba      	ldrh	r2, [r7, #4]
 8001900:	88fb      	ldrh	r3, [r7, #6]
 8001902:	4413      	add	r3, r2
 8001904:	461a      	mov	r2, r3
 8001906:	4b24      	ldr	r3, [pc, #144]	; (8001998 <modbusRead1Register+0xf0>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	429a      	cmp	r2, r3
 800190e:	d903      	bls.n	8001918 <modbusRead1Register+0x70>
		ModbusErrorReply(Modbus_RecvFrame_IllegalDataAddress);
 8001910:	2002      	movs	r0, #2
 8001912:	f000 f843 	bl	800199c <ModbusErrorReply>
		return;
 8001916:	e03b      	b.n	8001990 <modbusRead1Register+0xe8>
	}

	//generate response
	hModbus->Txframe[0] = Modbus_function_Read_Holding_Register;
 8001918:	4b1f      	ldr	r3, [pc, #124]	; (8001998 <modbusRead1Register+0xf0>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2203      	movs	r2, #3
 800191e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = (2 * numberOfDataToRead) & 0xFF;
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	b2da      	uxtb	r2, r3
 8001926:	4b1c      	ldr	r3, [pc, #112]	; (8001998 <modbusRead1Register+0xf0>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	0052      	lsls	r2, r2, #1
 800192c:	b2d2      	uxtb	r2, r2
 800192e:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	register int i;
	for (i = 0; i < numberOfDataToRead; i++) {
 8001932:	2400      	movs	r4, #0
 8001934:	e020      	b.n	8001978 <modbusRead1Register+0xd0>
		hModbus->Txframe[2 * i + 2] = hModbus->RegisterAddress[startAddress + i].U8[1];
 8001936:	4b18      	ldr	r3, [pc, #96]	; (8001998 <modbusRead1Register+0xf0>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	685a      	ldr	r2, [r3, #4]
 800193c:	88bb      	ldrh	r3, [r7, #4]
 800193e:	4423      	add	r3, r4
 8001940:	005b      	lsls	r3, r3, #1
 8001942:	18d1      	adds	r1, r2, r3
 8001944:	4b14      	ldr	r3, [pc, #80]	; (8001998 <modbusRead1Register+0xf0>)
 8001946:	681a      	ldr	r2, [r3, #0]
 8001948:	1c63      	adds	r3, r4, #1
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	7849      	ldrb	r1, [r1, #1]
 800194e:	4413      	add	r3, r2
 8001950:	460a      	mov	r2, r1
 8001952:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
		hModbus->Txframe[2 * i + 3] = hModbus->RegisterAddress[startAddress + i].U8[0];
 8001956:	4b10      	ldr	r3, [pc, #64]	; (8001998 <modbusRead1Register+0xf0>)
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	685a      	ldr	r2, [r3, #4]
 800195c:	88bb      	ldrh	r3, [r7, #4]
 800195e:	4423      	add	r3, r4
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	18d1      	adds	r1, r2, r3
 8001964:	4b0c      	ldr	r3, [pc, #48]	; (8001998 <modbusRead1Register+0xf0>)
 8001966:	681a      	ldr	r2, [r3, #0]
 8001968:	0063      	lsls	r3, r4, #1
 800196a:	3303      	adds	r3, #3
 800196c:	7809      	ldrb	r1, [r1, #0]
 800196e:	4413      	add	r3, r2
 8001970:	460a      	mov	r2, r1
 8001972:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	for (i = 0; i < numberOfDataToRead; i++) {
 8001976:	3401      	adds	r4, #1
 8001978:	88fb      	ldrh	r3, [r7, #6]
 800197a:	429c      	cmp	r4, r3
 800197c:	dbdb      	blt.n	8001936 <modbusRead1Register+0x8e>
	}
	hModbus->TxCount = 2 + 2 * numberOfDataToRead;
 800197e:	88fb      	ldrh	r3, [r7, #6]
 8001980:	3301      	adds	r3, #1
 8001982:	b2da      	uxtb	r2, r3
 8001984:	4b04      	ldr	r3, [pc, #16]	; (8001998 <modbusRead1Register+0xf0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	0052      	lsls	r2, r2, #1
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271

}
 8001990:	370c      	adds	r7, #12
 8001992:	46bd      	mov	sp, r7
 8001994:	bd90      	pop	{r4, r7, pc}
 8001996:	bf00      	nop
 8001998:	20000434 	.word	0x20000434

0800199c <ModbusErrorReply>:

void ModbusErrorReply(uint8_t Errorcode) {
 800199c:	b480      	push	{r7}
 800199e:	b083      	sub	sp, #12
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	4603      	mov	r3, r0
 80019a4:	71fb      	strb	r3, [r7, #7]
	hModbus->Txframe[0] = hModbus->Rxframe[0] | 0x80;
 80019a6:	4b0d      	ldr	r3, [pc, #52]	; (80019dc <ModbusErrorReply+0x40>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	7e5a      	ldrb	r2, [r3, #25]
 80019ac:	4b0b      	ldr	r3, [pc, #44]	; (80019dc <ModbusErrorReply+0x40>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80019b4:	b2d2      	uxtb	r2, r2
 80019b6:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	hModbus->Txframe[1] = Errorcode;
 80019ba:	4b08      	ldr	r3, [pc, #32]	; (80019dc <ModbusErrorReply+0x40>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	79fa      	ldrb	r2, [r7, #7]
 80019c0:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	hModbus->TxCount = 2;
 80019c4:	4b05      	ldr	r3, [pc, #20]	; (80019dc <ModbusErrorReply+0x40>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2202      	movs	r2, #2
 80019ca:	f883 2271 	strb.w	r2, [r3, #625]	; 0x271
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000434 	.word	0x20000434

080019e0 <Modbus_frame_response>:

void Modbus_frame_response() {
 80019e0:	b580      	push	{r7, lr}
 80019e2:	af00      	add	r7, sp, #0
	switch (hModbus->Rxframe[0]) //check funcion
 80019e4:	4b09      	ldr	r3, [pc, #36]	; (8001a0c <Modbus_frame_response+0x2c>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	7e5b      	ldrb	r3, [r3, #25]
 80019ea:	2b03      	cmp	r3, #3
 80019ec:	d004      	beq.n	80019f8 <Modbus_frame_response+0x18>
 80019ee:	2b06      	cmp	r3, #6
 80019f0:	d105      	bne.n	80019fe <Modbus_frame_response+0x1e>
	{
	case Modbus_function_Write_SingleRegister:
		modbusWrite1Register();
 80019f2:	f7ff ff17 	bl	8001824 <modbusWrite1Register>
		break;
 80019f6:	e006      	b.n	8001a06 <Modbus_frame_response+0x26>
	case Modbus_function_Read_Holding_Register:
		modbusRead1Register();
 80019f8:	f7ff ff56 	bl	80018a8 <modbusRead1Register>
		break;
 80019fc:	e003      	b.n	8001a06 <Modbus_frame_response+0x26>
	default:
		ModbusErrorReply(Modbus_RecvFrame_IllegalFunction);
 80019fe:	2001      	movs	r0, #1
 8001a00:	f7ff ffcc 	bl	800199c <ModbusErrorReply>
		break;
 8001a04:	bf00      	nop

	}
}
 8001a06:	bf00      	nop
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	20000434 	.word	0x20000434

08001a10 <Modbus_Emission>:

void Modbus_Emission() {
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
	if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 8001a16:	4b3d      	ldr	r3, [pc, #244]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a20:	b2db      	uxtb	r3, r3
 8001a22:	2b20      	cmp	r3, #32
 8001a24:	d15e      	bne.n	8001ae4 <Modbus_Emission+0xd4>
		//generate response package
		hModbus->modbusUartStructure.MessageBufferTx[0] = hModbus->slaveAddress;
 8001a26:	4b39      	ldr	r3, [pc, #228]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	4b38      	ldr	r3, [pc, #224]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	7812      	ldrb	r2, [r2, #0]
 8001a30:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		memcpy(hModbus->modbusUartStructure.MessageBufferTx + 1, hModbus->Txframe, hModbus->TxCount);
 8001a34:	4b35      	ldr	r3, [pc, #212]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f503 7369 	add.w	r3, r3, #932	; 0x3a4
 8001a3c:	1c58      	adds	r0, r3, #1
 8001a3e:	4b33      	ldr	r3, [pc, #204]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f203 1145 	addw	r1, r3, #325	; 0x145
 8001a46:	4b31      	ldr	r3, [pc, #196]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001a4e:	461a      	mov	r2, r3
 8001a50:	f008 fb76 	bl	800a140 <memcpy>

		hModbus->modbusUartStructure.TxTail = hModbus->TxCount + 3;
 8001a54:	4b2d      	ldr	r3, [pc, #180]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f893 3271 	ldrb.w	r3, [r3, #625]	; 0x271
 8001a5c:	b29a      	uxth	r2, r3
 8001a5e:	4b2b      	ldr	r3, [pc, #172]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	3203      	adds	r2, #3
 8001a64:	b292      	uxth	r2, r2
 8001a66:	f8a3 24d4 	strh.w	r2, [r3, #1236]	; 0x4d4

		u16u8_t CalculateCRC;
		CalculateCRC.U16 = CRC16(hModbus->modbusUartStructure.MessageBufferTx, hModbus->modbusUartStructure.TxTail - 2);
 8001a6a:	4b28      	ldr	r3, [pc, #160]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	f503 7269 	add.w	r2, r3, #932	; 0x3a4
 8001a72:	4b26      	ldr	r3, [pc, #152]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001a7a:	3b02      	subs	r3, #2
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	4610      	mov	r0, r2
 8001a80:	f7ff fd92 	bl	80015a8 <CRC16>
 8001a84:	4603      	mov	r3, r0
 8001a86:	80bb      	strh	r3, [r7, #4]

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail - 2] = CalculateCRC.U8[0];
 8001a88:	4b20      	ldr	r3, [pc, #128]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a8a:	681a      	ldr	r2, [r3, #0]
 8001a8c:	4b1f      	ldr	r3, [pc, #124]	; (8001b0c <Modbus_Emission+0xfc>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001a94:	3b02      	subs	r3, #2
 8001a96:	7939      	ldrb	r1, [r7, #4]
 8001a98:	4413      	add	r3, r2
 8001a9a:	460a      	mov	r2, r1
 8001a9c:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		hModbus->modbusUartStructure.MessageBufferTx[hModbus->modbusUartStructure.TxTail - 1] = CalculateCRC.U8[1];
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <Modbus_Emission+0xfc>)
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <Modbus_Emission+0xfc>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001aac:	3b01      	subs	r3, #1
 8001aae:	7979      	ldrb	r1, [r7, #5]
 8001ab0:	4413      	add	r3, r2
 8001ab2:	460a      	mov	r2, r1
 8001ab4:	f883 23a4 	strb.w	r2, [r3, #932]	; 0x3a4

		//sent modbus
		if (hModbus->huart->gState == HAL_UART_STATE_READY) {
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <Modbus_Emission+0xfc>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	68db      	ldr	r3, [r3, #12]
 8001abe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	d10d      	bne.n	8001ae4 <Modbus_Emission+0xd4>
			HAL_UART_Transmit_DMA(hModbus->huart, hModbus->modbusUartStructure.MessageBufferTx, hModbus->modbusUartStructure.TxTail);
 8001ac8:	4b10      	ldr	r3, [pc, #64]	; (8001b0c <Modbus_Emission+0xfc>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	68d8      	ldr	r0, [r3, #12]
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <Modbus_Emission+0xfc>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f503 7169 	add.w	r1, r3, #932	; 0x3a4
 8001ad6:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <Modbus_Emission+0xfc>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f8b3 34d4 	ldrh.w	r3, [r3, #1236]	; 0x4d4
 8001ade:	461a      	mov	r2, r3
 8001ae0:	f007 f99c 	bl	8008e1c <HAL_UART_Transmit_DMA>
		}

	}
	/*reset Timer flag*/
	hModbus->Flag_T15TimeOut = 0;
 8001ae4:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <Modbus_Emission+0xfc>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	2200      	movs	r2, #0
 8001aea:	751a      	strb	r2, [r3, #20]
	hModbus->Flag_T35TimeOut = 0;
 8001aec:	4b07      	ldr	r3, [pc, #28]	; (8001b0c <Modbus_Emission+0xfc>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	2200      	movs	r2, #0
 8001af2:	755a      	strb	r2, [r3, #21]
	hModbus->Flag_URev = 0;
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <Modbus_Emission+0xfc>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	2200      	movs	r2, #0
 8001afa:	759a      	strb	r2, [r3, #22]
	/*set state*/
	hModbus->Mstatus = Modbus_state_Emission;
 8001afc:	4b03      	ldr	r3, [pc, #12]	; (8001b0c <Modbus_Emission+0xfc>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2202      	movs	r2, #2
 8001b02:	761a      	strb	r2, [r3, #24]
}
 8001b04:	bf00      	nop
 8001b06:	3708      	adds	r7, #8
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	bd80      	pop	{r7, pc}
 8001b0c:	20000434 	.word	0x20000434

08001b10 <PositionControlPID>:

// PRIVATE TYPEDEF ================================================================================

// USER CODE ======================================================================================

void PositionControlPID(float trajectory_setpoint, float position_now, float Kp, float Ki, float Kd, float *PID_out) {
 8001b10:	b480      	push	{r7}
 8001b12:	b087      	sub	sp, #28
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	ed87 0a05 	vstr	s0, [r7, #20]
 8001b1a:	edc7 0a04 	vstr	s1, [r7, #16]
 8001b1e:	ed87 1a03 	vstr	s2, [r7, #12]
 8001b22:	edc7 1a02 	vstr	s3, [r7, #8]
 8001b26:	ed87 2a01 	vstr	s4, [r7, #4]
 8001b2a:	6038      	str	r0, [r7, #0]
	static float first = 0;
	static float second = 0;
	static float third = 0;

	// error position
	error_first = trajectory_setpoint - position_now;
 8001b2c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001b30:	edd7 7a04 	vldr	s15, [r7, #16]
 8001b34:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b38:	4b28      	ldr	r3, [pc, #160]	; (8001bdc <PositionControlPID+0xcc>)
 8001b3a:	edc3 7a00 	vstr	s15, [r3]
	//Position.error[0] = PID_position - QEIReadRaw_now;

	// first error
	first = (Kp + Ki + Kd) * error_first;
 8001b3e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001b42:	edd7 7a02 	vldr	s15, [r7, #8]
 8001b46:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b4a:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b52:	4b22      	ldr	r3, [pc, #136]	; (8001bdc <PositionControlPID+0xcc>)
 8001b54:	edd3 7a00 	vldr	s15, [r3]
 8001b58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b5c:	4b20      	ldr	r3, [pc, #128]	; (8001be0 <PositionControlPID+0xd0>)
 8001b5e:	edc3 7a00 	vstr	s15, [r3]

	// second error
	second = (Kp + (2 * Kd)) * error_second;
 8001b62:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b66:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b6e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <PositionControlPID+0xd4>)
 8001b74:	edd3 7a00 	vldr	s15, [r3]
 8001b78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b7c:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <PositionControlPID+0xd8>)
 8001b7e:	edc3 7a00 	vstr	s15, [r3]

	// third error
	third = Kd * error_third;
 8001b82:	4b1a      	ldr	r3, [pc, #104]	; (8001bec <PositionControlPID+0xdc>)
 8001b84:	ed93 7a00 	vldr	s14, [r3]
 8001b88:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b90:	4b17      	ldr	r3, [pc, #92]	; (8001bf0 <PositionControlPID+0xe0>)
 8001b92:	edc3 7a00 	vstr	s15, [r3]

	// voltage
	*PID_out += first - second + third;
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	ed93 7a00 	vldr	s14, [r3]
 8001b9c:	4b10      	ldr	r3, [pc, #64]	; (8001be0 <PositionControlPID+0xd0>)
 8001b9e:	edd3 6a00 	vldr	s13, [r3]
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <PositionControlPID+0xd8>)
 8001ba4:	edd3 7a00 	vldr	s15, [r3]
 8001ba8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <PositionControlPID+0xe0>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001bb6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	edc3 7a00 	vstr	s15, [r3]

	// set present to past
	error_third = error_second;
 8001bc0:	4b08      	ldr	r3, [pc, #32]	; (8001be4 <PositionControlPID+0xd4>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	4a09      	ldr	r2, [pc, #36]	; (8001bec <PositionControlPID+0xdc>)
 8001bc6:	6013      	str	r3, [r2, #0]
	error_second = error_first;
 8001bc8:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <PositionControlPID+0xcc>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4a05      	ldr	r2, [pc, #20]	; (8001be4 <PositionControlPID+0xd4>)
 8001bce:	6013      	str	r3, [r2, #0]

}
 8001bd0:	bf00      	nop
 8001bd2:	371c      	adds	r7, #28
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	20000438 	.word	0x20000438
 8001be0:	2000043c 	.word	0x2000043c
 8001be4:	20000440 	.word	0x20000440
 8001be8:	20000444 	.word	0x20000444
 8001bec:	20000448 	.word	0x20000448
 8001bf0:	2000044c 	.word	0x2000044c

08001bf4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001bfa:	463b      	mov	r3, r7
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001c06:	4b21      	ldr	r3, [pc, #132]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c08:	4a21      	ldr	r2, [pc, #132]	; (8001c90 <MX_ADC1_Init+0x9c>)
 8001c0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001c0c:	4b1f      	ldr	r3, [pc, #124]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c0e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001c12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001c14:	4b1d      	ldr	r3, [pc, #116]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001c1a:	4b1c      	ldr	r3, [pc, #112]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001c20:	4b1a      	ldr	r3, [pc, #104]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c22:	2200      	movs	r2, #0
 8001c24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001c26:	4b19      	ldr	r3, [pc, #100]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001c2e:	4b17      	ldr	r3, [pc, #92]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001c34:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c36:	4a17      	ldr	r2, [pc, #92]	; (8001c94 <MX_ADC1_Init+0xa0>)
 8001c38:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c3a:	4b14      	ldr	r3, [pc, #80]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001c40:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c42:	2201      	movs	r2, #1
 8001c44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001c46:	4b11      	ldr	r3, [pc, #68]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c50:	2201      	movs	r2, #1
 8001c52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001c54:	480d      	ldr	r0, [pc, #52]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c56:	f002 fcff 	bl	8004658 <HAL_ADC_Init>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d001      	beq.n	8001c64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001c60:	f001 fb44 	bl	80032ec <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8001c64:	230a      	movs	r3, #10
 8001c66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c6c:	2300      	movs	r3, #0
 8001c6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c70:	463b      	mov	r3, r7
 8001c72:	4619      	mov	r1, r3
 8001c74:	4805      	ldr	r0, [pc, #20]	; (8001c8c <MX_ADC1_Init+0x98>)
 8001c76:	f002 fd33 	bl	80046e0 <HAL_ADC_ConfigChannel>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001c80:	f001 fb34 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c84:	bf00      	nop
 8001c86:	3710      	adds	r7, #16
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}
 8001c8c:	20000450 	.word	0x20000450
 8001c90:	40012000 	.word	0x40012000
 8001c94:	0f000001 	.word	0x0f000001

08001c98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08a      	sub	sp, #40	; 0x28
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ca0:	f107 0314 	add.w	r3, r7, #20
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	601a      	str	r2, [r3, #0]
 8001ca8:	605a      	str	r2, [r3, #4]
 8001caa:	609a      	str	r2, [r3, #8]
 8001cac:	60da      	str	r2, [r3, #12]
 8001cae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a17      	ldr	r2, [pc, #92]	; (8001d14 <HAL_ADC_MspInit+0x7c>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d127      	bne.n	8001d0a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001cba:	2300      	movs	r3, #0
 8001cbc:	613b      	str	r3, [r7, #16]
 8001cbe:	4b16      	ldr	r3, [pc, #88]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cc2:	4a15      	ldr	r2, [pc, #84]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001cca:	4b13      	ldr	r3, [pc, #76]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001cce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60fb      	str	r3, [r7, #12]
 8001cda:	4b0f      	ldr	r3, [pc, #60]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cde:	4a0e      	ldr	r2, [pc, #56]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001ce0:	f043 0304 	orr.w	r3, r3, #4
 8001ce4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce6:	4b0c      	ldr	r3, [pc, #48]	; (8001d18 <HAL_ADC_MspInit+0x80>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cea:	f003 0304 	and.w	r3, r3, #4
 8001cee:	60fb      	str	r3, [r7, #12]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001cf2:	2303      	movs	r3, #3
 8001cf4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfe:	f107 0314 	add.w	r3, r7, #20
 8001d02:	4619      	mov	r1, r3
 8001d04:	4805      	ldr	r0, [pc, #20]	; (8001d1c <HAL_ADC_MspInit+0x84>)
 8001d06:	f003 fc39 	bl	800557c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001d0a:	bf00      	nop
 8001d0c:	3728      	adds	r7, #40	; 0x28
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40012000 	.word	0x40012000
 8001d18:	40023800 	.word	0x40023800
 8001d1c:	40020800 	.word	0x40020800

08001d20 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	4b10      	ldr	r3, [pc, #64]	; (8001d6c <MX_DMA_Init+0x4c>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a0f      	ldr	r2, [pc, #60]	; (8001d6c <MX_DMA_Init+0x4c>)
 8001d30:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b0d      	ldr	r3, [pc, #52]	; (8001d6c <MX_DMA_Init+0x4c>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 8001d42:	2200      	movs	r2, #0
 8001d44:	2100      	movs	r1, #0
 8001d46:	200f      	movs	r0, #15
 8001d48:	f002 ffd3 	bl	8004cf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001d4c:	200f      	movs	r0, #15
 8001d4e:	f002 ffec 	bl	8004d2a <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001d52:	2200      	movs	r2, #0
 8001d54:	2100      	movs	r1, #0
 8001d56:	2011      	movs	r0, #17
 8001d58:	f002 ffcb 	bl	8004cf2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 8001d5c:	2011      	movs	r0, #17
 8001d5e:	f002 ffe4 	bl	8004d2a <HAL_NVIC_EnableIRQ>

}
 8001d62:	bf00      	nop
 8001d64:	3708      	adds	r7, #8
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40023800 	.word	0x40023800

08001d70 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08a      	sub	sp, #40	; 0x28
 8001d74:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d76:	f107 0314 	add.w	r3, r7, #20
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d86:	2300      	movs	r3, #0
 8001d88:	613b      	str	r3, [r7, #16]
 8001d8a:	4b3b      	ldr	r3, [pc, #236]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d8e:	4a3a      	ldr	r2, [pc, #232]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001d90:	f043 0304 	orr.w	r3, r3, #4
 8001d94:	6313      	str	r3, [r2, #48]	; 0x30
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d9a:	f003 0304 	and.w	r3, r3, #4
 8001d9e:	613b      	str	r3, [r7, #16]
 8001da0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001da2:	2300      	movs	r3, #0
 8001da4:	60fb      	str	r3, [r7, #12]
 8001da6:	4b34      	ldr	r3, [pc, #208]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001daa:	4a33      	ldr	r2, [pc, #204]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001dac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db0:	6313      	str	r3, [r2, #48]	; 0x30
 8001db2:	4b31      	ldr	r3, [pc, #196]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dba:	60fb      	str	r3, [r7, #12]
 8001dbc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	60bb      	str	r3, [r7, #8]
 8001dc2:	4b2d      	ldr	r3, [pc, #180]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc6:	4a2c      	ldr	r2, [pc, #176]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001dc8:	f043 0301 	orr.w	r3, r3, #1
 8001dcc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dce:	4b2a      	ldr	r3, [pc, #168]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	f003 0301 	and.w	r3, r3, #1
 8001dd6:	60bb      	str	r3, [r7, #8]
 8001dd8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dda:	2300      	movs	r3, #0
 8001ddc:	607b      	str	r3, [r7, #4]
 8001dde:	4b26      	ldr	r3, [pc, #152]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001de2:	4a25      	ldr	r2, [pc, #148]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001de4:	f043 0302 	orr.w	r3, r3, #2
 8001de8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dea:	4b23      	ldr	r3, [pc, #140]	; (8001e78 <MX_GPIO_Init+0x108>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	f003 0302 	and.w	r3, r3, #2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_11, GPIO_PIN_RESET);
 8001df6:	2200      	movs	r2, #0
 8001df8:	f44f 6102 	mov.w	r1, #2080	; 0x820
 8001dfc:	481f      	ldr	r0, [pc, #124]	; (8001e7c <MX_GPIO_Init+0x10c>)
 8001dfe:	f003 fd41 	bl	8005884 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001e02:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001e08:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001e0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e0e:	2300      	movs	r3, #0
 8001e10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001e12:	f107 0314 	add.w	r3, r7, #20
 8001e16:	4619      	mov	r1, r3
 8001e18:	4819      	ldr	r0, [pc, #100]	; (8001e80 <MX_GPIO_Init+0x110>)
 8001e1a:	f003 fbaf 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e1e:	230c      	movs	r3, #12
 8001e20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001e22:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001e26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e28:	2300      	movs	r3, #0
 8001e2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e2c:	f107 0314 	add.w	r3, r7, #20
 8001e30:	4619      	mov	r1, r3
 8001e32:	4813      	ldr	r0, [pc, #76]	; (8001e80 <MX_GPIO_Init+0x110>)
 8001e34:	f003 fba2 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PA11 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_11;
 8001e38:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8001e3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e42:	2300      	movs	r3, #0
 8001e44:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e46:	2300      	movs	r3, #0
 8001e48:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e4a:	f107 0314 	add.w	r3, r7, #20
 8001e4e:	4619      	mov	r1, r3
 8001e50:	480a      	ldr	r0, [pc, #40]	; (8001e7c <MX_GPIO_Init+0x10c>)
 8001e52:	f003 fb93 	bl	800557c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e5a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 0314 	add.w	r3, r7, #20
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <MX_GPIO_Init+0x114>)
 8001e6c:	f003 fb86 	bl	800557c <HAL_GPIO_Init>

}
 8001e70:	bf00      	nop
 8001e72:	3728      	adds	r7, #40	; 0x28
 8001e74:	46bd      	mov	sp, r7
 8001e76:	bd80      	pop	{r7, pc}
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	40020000 	.word	0x40020000
 8001e80:	40020800 	.word	0x40020800
 8001e84:	40020400 	.word	0x40020400

08001e88 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e8c:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001e8e:	4a13      	ldr	r2, [pc, #76]	; (8001edc <MX_I2C1_Init+0x54>)
 8001e90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e92:	4b11      	ldr	r3, [pc, #68]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001e94:	4a12      	ldr	r2, [pc, #72]	; (8001ee0 <MX_I2C1_Init+0x58>)
 8001e96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e98:	4b0f      	ldr	r3, [pc, #60]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001e9a:	2200      	movs	r2, #0
 8001e9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e9e:	4b0e      	ldr	r3, [pc, #56]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001ea6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001eaa:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001eac:	4b0a      	ldr	r3, [pc, #40]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001eb8:	4b07      	ldr	r3, [pc, #28]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ebe:	4b06      	ldr	r3, [pc, #24]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001ec4:	4804      	ldr	r0, [pc, #16]	; (8001ed8 <MX_I2C1_Init+0x50>)
 8001ec6:	f003 fcf7 	bl	80058b8 <HAL_I2C_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001ed0:	f001 fa0c 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ed4:	bf00      	nop
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	20000498 	.word	0x20000498
 8001edc:	40005400 	.word	0x40005400
 8001ee0:	000186a0 	.word	0x000186a0

08001ee4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b08a      	sub	sp, #40	; 0x28
 8001ee8:	af00      	add	r7, sp, #0
 8001eea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001eec:	f107 0314 	add.w	r3, r7, #20
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	601a      	str	r2, [r3, #0]
 8001ef4:	605a      	str	r2, [r3, #4]
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	60da      	str	r2, [r3, #12]
 8001efa:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a19      	ldr	r2, [pc, #100]	; (8001f68 <HAL_I2C_MspInit+0x84>)
 8001f02:	4293      	cmp	r3, r2
 8001f04:	d12b      	bne.n	8001f5e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	613b      	str	r3, [r7, #16]
 8001f0a:	4b18      	ldr	r3, [pc, #96]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f0e:	4a17      	ldr	r2, [pc, #92]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f10:	f043 0302 	orr.w	r3, r3, #2
 8001f14:	6313      	str	r3, [r2, #48]	; 0x30
 8001f16:	4b15      	ldr	r3, [pc, #84]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f1a:	f003 0302 	and.w	r3, r3, #2
 8001f1e:	613b      	str	r3, [r7, #16]
 8001f20:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f22:	23c0      	movs	r3, #192	; 0xc0
 8001f24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f26:	2312      	movs	r3, #18
 8001f28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f2e:	2303      	movs	r3, #3
 8001f30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001f32:	2304      	movs	r3, #4
 8001f34:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f36:	f107 0314 	add.w	r3, r7, #20
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	480c      	ldr	r0, [pc, #48]	; (8001f70 <HAL_I2C_MspInit+0x8c>)
 8001f3e:	f003 fb1d 	bl	800557c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001f42:	2300      	movs	r3, #0
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	4b09      	ldr	r3, [pc, #36]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	4a08      	ldr	r2, [pc, #32]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f50:	6413      	str	r3, [r2, #64]	; 0x40
 8001f52:	4b06      	ldr	r3, [pc, #24]	; (8001f6c <HAL_I2C_MspInit+0x88>)
 8001f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5a:	60fb      	str	r3, [r7, #12]
 8001f5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001f5e:	bf00      	nop
 8001f60:	3728      	adds	r7, #40	; 0x28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bd80      	pop	{r7, pc}
 8001f66:	bf00      	nop
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	40023800 	.word	0x40023800
 8001f70:	40020400 	.word	0x40020400

08001f74 <motor>:
int32_t getLocalPosition();
int32_t getRawPosition();

// USER CODE ======================================================================================

void motor(float voltage) {
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage > 0) {
 8001f7e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f82:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8a:	dd11      	ble.n	8001fb0 <motor+0x3c>
		// forward
		if (voltage > 25000) {
 8001f8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001f90:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8002024 <motor+0xb0>
 8001f94:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f9c:	dd01      	ble.n	8001fa2 <motor+0x2e>
			voltage = 25000;
 8001f9e:	4b22      	ldr	r3, [pc, #136]	; (8002028 <motor+0xb4>)
 8001fa0:	607b      	str	r3, [r7, #4]
		}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, RESET);
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001fa8:	4820      	ldr	r0, [pc, #128]	; (800202c <motor+0xb8>)
 8001faa:	f003 fc6b 	bl	8005884 <HAL_GPIO_WritePin>
 8001fae:	e02b      	b.n	8002008 <motor+0x94>
	} else if (voltage < 0) {
 8001fb0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fb4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001fb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fbc:	d521      	bpl.n	8002002 <motor+0x8e>
		// backward
		voltage *= -1.0;
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f7fe faca 	bl	8000558 <__aeabi_f2d>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	460b      	mov	r3, r1
 8001fc8:	4610      	mov	r0, r2
 8001fca:	4619      	mov	r1, r3
 8001fcc:	f7fe fe14 	bl	8000bf8 <__aeabi_d2f>
 8001fd0:	4603      	mov	r3, r0
 8001fd2:	ee07 3a90 	vmov	s15, r3
 8001fd6:	eef1 7a67 	vneg.f32	s15, s15
 8001fda:	edc7 7a01 	vstr	s15, [r7, #4]
		if (voltage > 25000) {
 8001fde:	edd7 7a01 	vldr	s15, [r7, #4]
 8001fe2:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002024 <motor+0xb0>
 8001fe6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fee:	dd01      	ble.n	8001ff4 <motor+0x80>
			voltage = 25000;
 8001ff0:	4b0d      	ldr	r3, [pc, #52]	; (8002028 <motor+0xb4>)
 8001ff2:	607b      	str	r3, [r7, #4]
		}
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, SET);
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ffa:	480c      	ldr	r0, [pc, #48]	; (800202c <motor+0xb8>)
 8001ffc:	f003 fc42 	bl	8005884 <HAL_GPIO_WritePin>
 8002000:	e002      	b.n	8002008 <motor+0x94>
	} else {
		// stop
		voltage = 0;
 8002002:	f04f 0300 	mov.w	r3, #0
 8002006:	607b      	str	r3, [r7, #4]
	}

	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, voltage);
 8002008:	4b09      	ldr	r3, [pc, #36]	; (8002030 <motor+0xbc>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002010:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002014:	ee17 2a90 	vmov	r2, s15
 8002018:	635a      	str	r2, [r3, #52]	; 0x34
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	46c35000 	.word	0x46c35000
 8002028:	46c35000 	.word	0x46c35000
 800202c:	40020000 	.word	0x40020000
 8002030:	200018a8 	.word	0x200018a8

08002034 <getLocalPosition>:

int32_t getLocalPosition() {
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2) - homeoffset;
 8002038:	4b05      	ldr	r3, [pc, #20]	; (8002050 <getLocalPosition+0x1c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800203e:	4a05      	ldr	r2, [pc, #20]	; (8002054 <getLocalPosition+0x20>)
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	1a9b      	subs	r3, r3, r2
}
 8002044:	4618      	mov	r0, r3
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
 800204e:	bf00      	nop
 8002050:	2000195c 	.word	0x2000195c
 8002054:	200017f4 	.word	0x200017f4

08002058 <getRawPosition>:

int32_t getRawPosition() {
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
	return __HAL_TIM_GET_COUNTER(&htim2);
 800205c:	4b03      	ldr	r3, [pc, #12]	; (800206c <getRawPosition+0x14>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002062:	4618      	mov	r0, r3
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr
 800206c:	2000195c 	.word	0x2000195c

08002070 <localize>:
float calculateNorm(Coordinate coord);
Coordinate negateCoordinate(Coordinate coord);

// USER CODE ======================================================================================

void localize(Coordinate *inputs, Coordinate *outputs, Coordinate *origin, float *angle) {
 8002070:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002074:	b0a2      	sub	sp, #136	; 0x88
 8002076:	af00      	add	r7, sp, #0
 8002078:	60f8      	str	r0, [r7, #12]
 800207a:	60b9      	str	r1, [r7, #8]
 800207c:	607a      	str	r2, [r7, #4]
 800207e:	603b      	str	r3, [r7, #0]
	Coordinate point1 = inputs[0];
 8002080:	68fa      	ldr	r2, [r7, #12]
 8002082:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002086:	e892 0003 	ldmia.w	r2, {r0, r1}
 800208a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point2 = inputs[1];
 800208e:	68fa      	ldr	r2, [r7, #12]
 8002090:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002094:	3208      	adds	r2, #8
 8002096:	e892 0003 	ldmia.w	r2, {r0, r1}
 800209a:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate point3 = inputs[2];
 800209e:	68fa      	ldr	r2, [r7, #12]
 80020a0:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80020a4:	3210      	adds	r2, #16
 80020a6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80020aa:	e883 0003 	stmia.w	r3, {r0, r1}
	Coordinate vectA = subtractCoordinates(point2, point1);
 80020ae:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 80020b2:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 80020b6:	ed97 7a16 	vldr	s14, [r7, #88]	; 0x58
 80020ba:	edd7 7a17 	vldr	s15, [r7, #92]	; 0x5c
 80020be:	eeb0 1a46 	vmov.f32	s2, s12
 80020c2:	eef0 1a66 	vmov.f32	s3, s13
 80020c6:	eeb0 0a47 	vmov.f32	s0, s14
 80020ca:	eef0 0a67 	vmov.f32	s1, s15
 80020ce:	f000 fbc7 	bl	8002860 <subtractCoordinates>
 80020d2:	eeb0 7a40 	vmov.f32	s14, s0
 80020d6:	eef0 7a60 	vmov.f32	s15, s1
 80020da:	ed87 7a12 	vstr	s14, [r7, #72]	; 0x48
 80020de:	edc7 7a13 	vstr	s15, [r7, #76]	; 0x4c
	Coordinate vectB = subtractCoordinates(point3, point2);
 80020e2:	ed97 6a16 	vldr	s12, [r7, #88]	; 0x58
 80020e6:	edd7 6a17 	vldr	s13, [r7, #92]	; 0x5c
 80020ea:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 80020ee:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 80020f2:	eeb0 1a46 	vmov.f32	s2, s12
 80020f6:	eef0 1a66 	vmov.f32	s3, s13
 80020fa:	eeb0 0a47 	vmov.f32	s0, s14
 80020fe:	eef0 0a67 	vmov.f32	s1, s15
 8002102:	f000 fbad 	bl	8002860 <subtractCoordinates>
 8002106:	eeb0 7a40 	vmov.f32	s14, s0
 800210a:	eef0 7a60 	vmov.f32	s15, s1
 800210e:	ed87 7a10 	vstr	s14, [r7, #64]	; 0x40
 8002112:	edc7 7a11 	vstr	s15, [r7, #68]	; 0x44
	Coordinate vectC = subtractCoordinates(point3, point1);
 8002116:	ed97 6a18 	vldr	s12, [r7, #96]	; 0x60
 800211a:	edd7 6a19 	vldr	s13, [r7, #100]	; 0x64
 800211e:	ed97 7a14 	vldr	s14, [r7, #80]	; 0x50
 8002122:	edd7 7a15 	vldr	s15, [r7, #84]	; 0x54
 8002126:	eeb0 1a46 	vmov.f32	s2, s12
 800212a:	eef0 1a66 	vmov.f32	s3, s13
 800212e:	eeb0 0a47 	vmov.f32	s0, s14
 8002132:	eef0 0a67 	vmov.f32	s1, s15
 8002136:	f000 fb93 	bl	8002860 <subtractCoordinates>
 800213a:	eeb0 7a40 	vmov.f32	s14, s0
 800213e:	eef0 7a60 	vmov.f32	s15, s1
 8002142:	ed87 7a0e 	vstr	s14, [r7, #56]	; 0x38
 8002146:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
	float lenA = calculateNorm(vectA);
 800214a:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800214e:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 8002152:	eeb0 0a47 	vmov.f32	s0, s14
 8002156:	eef0 0a67 	vmov.f32	s1, s15
 800215a:	f000 fbbb 	bl	80028d4 <calculateNorm>
 800215e:	ed87 0a1e 	vstr	s0, [r7, #120]	; 0x78
	float lenB = calculateNorm(vectB);
 8002162:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002166:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800216a:	eeb0 0a47 	vmov.f32	s0, s14
 800216e:	eef0 0a67 	vmov.f32	s1, s15
 8002172:	f000 fbaf 	bl	80028d4 <calculateNorm>
 8002176:	ed87 0a1d 	vstr	s0, [r7, #116]	; 0x74
	float lenC = calculateNorm(vectC);
 800217a:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800217e:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002182:	eeb0 0a47 	vmov.f32	s0, s14
 8002186:	eef0 0a67 	vmov.f32	s1, s15
 800218a:	f000 fba3 	bl	80028d4 <calculateNorm>
 800218e:	ed87 0a1c 	vstr	s0, [r7, #112]	; 0x70
	Coordinate vector1;
	Coordinate vector2;

	if (lenA < lenB && lenB < lenC && lenA < lenC) {
 8002192:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002196:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800219a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800219e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a2:	d534      	bpl.n	800220e <localize+0x19e>
 80021a4:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 80021a8:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80021ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021b4:	d52b      	bpl.n	800220e <localize+0x19e>
 80021b6:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80021ba:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80021be:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80021c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021c6:	d522      	bpl.n	800220e <localize+0x19e>
		// CASE 1
		*origin = point2;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021d0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021d4:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectB;
 80021d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80021dc:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80021e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021e4:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = negateCoordinate(vectA);
 80021e8:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 80021ec:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 80021f0:	eeb0 0a47 	vmov.f32	s0, s14
 80021f4:	eef0 0a67 	vmov.f32	s1, s15
 80021f8:	f000 fb9f 	bl	800293a <negateCoordinate>
 80021fc:	eeb0 7a40 	vmov.f32	s14, s0
 8002200:	eef0 7a60 	vmov.f32	s15, s1
 8002204:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8002208:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 800220c:	e134      	b.n	8002478 <localize+0x408>
	} else if (lenC < lenB && lenB < lenA && lenC < lenA) {
 800220e:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002212:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002216:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800221a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800221e:	d53e      	bpl.n	800229e <localize+0x22e>
 8002220:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002224:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002228:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	d535      	bpl.n	800229e <localize+0x22e>
 8002232:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002236:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800223a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800223e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002242:	d52c      	bpl.n	800229e <localize+0x22e>
		// CASE 2
		*origin = point3;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	461a      	mov	r2, r3
 8002248:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800224c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002250:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectB);
 8002254:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002258:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 800225c:	eeb0 0a47 	vmov.f32	s0, s14
 8002260:	eef0 0a67 	vmov.f32	s1, s15
 8002264:	f000 fb69 	bl	800293a <negateCoordinate>
 8002268:	eeb0 7a40 	vmov.f32	s14, s0
 800226c:	eef0 7a60 	vmov.f32	s15, s1
 8002270:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8002274:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectC);
 8002278:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 800227c:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 8002280:	eeb0 0a47 	vmov.f32	s0, s14
 8002284:	eef0 0a67 	vmov.f32	s1, s15
 8002288:	f000 fb57 	bl	800293a <negateCoordinate>
 800228c:	eeb0 7a40 	vmov.f32	s14, s0
 8002290:	eef0 7a60 	vmov.f32	s15, s1
 8002294:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 8002298:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 800229c:	e0ec      	b.n	8002478 <localize+0x408>
	} else if (lenA < lenC && lenC < lenB && lenA < lenB) {
 800229e:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80022a2:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 80022a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ae:	d52a      	bpl.n	8002306 <localize+0x296>
 80022b0:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 80022b4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80022b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022c0:	d521      	bpl.n	8002306 <localize+0x296>
 80022c2:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 80022c6:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 80022ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80022ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d2:	d518      	bpl.n	8002306 <localize+0x296>
		// CASE 3
		*origin = point1;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	461a      	mov	r2, r3
 80022d8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80022dc:	e893 0003 	ldmia.w	r3, {r0, r1}
 80022e0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectC;
 80022e4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80022e8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80022ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022f0:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectA;
 80022f4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022f8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80022fc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002300:	e883 0003 	stmia.w	r3, {r0, r1}
 8002304:	e0b8      	b.n	8002478 <localize+0x408>
	} else if (lenC < lenA && lenA < lenB && lenC < lenB) {
 8002306:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800230a:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800230e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002316:	d52a      	bpl.n	800236e <localize+0x2fe>
 8002318:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 800231c:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002320:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002328:	d521      	bpl.n	800236e <localize+0x2fe>
 800232a:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800232e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 8002332:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800233a:	d518      	bpl.n	800236e <localize+0x2fe>
		// CASE 4
		*origin = point1;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	461a      	mov	r2, r3
 8002340:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002344:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002348:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = vectA;
 800234c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8002350:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8002354:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002358:	e883 0003 	stmia.w	r3, {r0, r1}
		vector2 = vectC;
 800235c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002360:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8002364:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002368:	e883 0003 	stmia.w	r3, {r0, r1}
 800236c:	e084      	b.n	8002478 <localize+0x408>
	} else if (lenB < lenC && lenC < lenA && lenB < lenA) {
 800236e:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002372:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002376:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800237a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800237e:	d53e      	bpl.n	80023fe <localize+0x38e>
 8002380:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 8002384:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002388:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800238c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002390:	d535      	bpl.n	80023fe <localize+0x38e>
 8002392:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002396:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800239a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800239e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023a2:	d52c      	bpl.n	80023fe <localize+0x38e>
		// CASE 5
		*origin = point3;
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	461a      	mov	r2, r3
 80023a8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 80023ac:	e893 0003 	ldmia.w	r3, {r0, r1}
 80023b0:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectC);
 80023b4:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 80023b8:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 80023bc:	eeb0 0a47 	vmov.f32	s0, s14
 80023c0:	eef0 0a67 	vmov.f32	s1, s15
 80023c4:	f000 fab9 	bl	800293a <negateCoordinate>
 80023c8:	eeb0 7a40 	vmov.f32	s14, s0
 80023cc:	eef0 7a60 	vmov.f32	s15, s1
 80023d0:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 80023d4:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = negateCoordinate(vectB);
 80023d8:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 80023dc:	edd7 7a11 	vldr	s15, [r7, #68]	; 0x44
 80023e0:	eeb0 0a47 	vmov.f32	s0, s14
 80023e4:	eef0 0a67 	vmov.f32	s1, s15
 80023e8:	f000 faa7 	bl	800293a <negateCoordinate>
 80023ec:	eeb0 7a40 	vmov.f32	s14, s0
 80023f0:	eef0 7a60 	vmov.f32	s15, s1
 80023f4:	ed87 7a0a 	vstr	s14, [r7, #40]	; 0x28
 80023f8:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
 80023fc:	e03c      	b.n	8002478 <localize+0x408>
	} else if (lenB < lenA && lenA < lenC && lenB < lenC) {
 80023fe:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002402:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 8002406:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800240a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800240e:	d533      	bpl.n	8002478 <localize+0x408>
 8002410:	ed97 7a1e 	vldr	s14, [r7, #120]	; 0x78
 8002414:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 8002418:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800241c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002420:	d52a      	bpl.n	8002478 <localize+0x408>
 8002422:	ed97 7a1d 	vldr	s14, [r7, #116]	; 0x74
 8002426:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800242a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800242e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002432:	d521      	bpl.n	8002478 <localize+0x408>
		// CASE 6
		*origin = point2;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	461a      	mov	r2, r3
 8002438:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800243c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002440:	e882 0003 	stmia.w	r2, {r0, r1}
		vector1 = negateCoordinate(vectA);
 8002444:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 8002448:	edd7 7a13 	vldr	s15, [r7, #76]	; 0x4c
 800244c:	eeb0 0a47 	vmov.f32	s0, s14
 8002450:	eef0 0a67 	vmov.f32	s1, s15
 8002454:	f000 fa71 	bl	800293a <negateCoordinate>
 8002458:	eeb0 7a40 	vmov.f32	s14, s0
 800245c:	eef0 7a60 	vmov.f32	s15, s1
 8002460:	ed87 7a0c 	vstr	s14, [r7, #48]	; 0x30
 8002464:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
		vector2 = vectB;
 8002468:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800246c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8002470:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002474:	e883 0003 	stmia.w	r3, {r0, r1}
	}

	// calculate vector angle
	if (vector1.x == 0) {
 8002478:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 800247c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002484:	d10e      	bne.n	80024a4 <localize+0x434>
		if (vector1.y > 0) {
 8002486:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800248a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800248e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002492:	dd03      	ble.n	800249c <localize+0x42c>
			*angle = M_PI / 2.0;
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	4a72      	ldr	r2, [pc, #456]	; (8002660 <localize+0x5f0>)
 8002498:	601a      	str	r2, [r3, #0]
 800249a:	e092      	b.n	80025c2 <localize+0x552>
		} else {
			*angle = 1.5 * M_PI;
 800249c:	683b      	ldr	r3, [r7, #0]
 800249e:	4a71      	ldr	r2, [pc, #452]	; (8002664 <localize+0x5f4>)
 80024a0:	601a      	str	r2, [r3, #0]
 80024a2:	e08e      	b.n	80025c2 <localize+0x552>
		}
	} else if (vector1.y == 0) {
 80024a4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 80024a8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80024ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b0:	d10f      	bne.n	80024d2 <localize+0x462>
		if (vector1.x >= 0) {
 80024b2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024be:	db04      	blt.n	80024ca <localize+0x45a>
			*angle = 0;
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	f04f 0200 	mov.w	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]
 80024c8:	e07b      	b.n	80025c2 <localize+0x552>
		} else {
			*angle = M_PI;
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	4a66      	ldr	r2, [pc, #408]	; (8002668 <localize+0x5f8>)
 80024ce:	601a      	str	r2, [r3, #0]
 80024d0:	e077      	b.n	80025c2 <localize+0x552>
		}
	} else {
		*angle = fabs(atan(vector1.y / vector1.x));
 80024d2:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 80024d6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80024da:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80024de:	ee16 0a90 	vmov	r0, s13
 80024e2:	f7fe f839 	bl	8000558 <__aeabi_f2d>
 80024e6:	4602      	mov	r2, r0
 80024e8:	460b      	mov	r3, r1
 80024ea:	ec43 2b10 	vmov	d0, r2, r3
 80024ee:	f00c fa9f 	bl	800ea30 <atan>
 80024f2:	ec53 2b10 	vmov	r2, r3, d0
 80024f6:	4610      	mov	r0, r2
 80024f8:	4619      	mov	r1, r3
 80024fa:	f7fe fb7d 	bl	8000bf8 <__aeabi_d2f>
 80024fe:	ee07 0a90 	vmov	s15, r0
 8002502:	eef0 7ae7 	vabs.f32	s15, s15
 8002506:	683b      	ldr	r3, [r7, #0]
 8002508:	edc3 7a00 	vstr	s15, [r3]
		if (vector1.x < 0 && vector1.y < 0) {
 800250c:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002510:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	d51a      	bpl.n	8002550 <localize+0x4e0>
 800251a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800251e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002522:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002526:	d513      	bpl.n	8002550 <localize+0x4e0>
			*angle = M_PI + *angle;
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4618      	mov	r0, r3
 800252e:	f7fe f813 	bl	8000558 <__aeabi_f2d>
 8002532:	a347      	add	r3, pc, #284	; (adr r3, 8002650 <localize+0x5e0>)
 8002534:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002538:	f7fd feb0 	bl	800029c <__adddf3>
 800253c:	4602      	mov	r2, r0
 800253e:	460b      	mov	r3, r1
 8002540:	4610      	mov	r0, r2
 8002542:	4619      	mov	r1, r3
 8002544:	f7fe fb58 	bl	8000bf8 <__aeabi_d2f>
 8002548:	4602      	mov	r2, r0
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	e038      	b.n	80025c2 <localize+0x552>
		} else if (vector1.x < 0) {
 8002550:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8002554:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800255c:	d515      	bpl.n	800258a <localize+0x51a>
			*angle = M_PI - *angle;
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	4618      	mov	r0, r3
 8002564:	f7fd fff8 	bl	8000558 <__aeabi_f2d>
 8002568:	4602      	mov	r2, r0
 800256a:	460b      	mov	r3, r1
 800256c:	a138      	add	r1, pc, #224	; (adr r1, 8002650 <localize+0x5e0>)
 800256e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002572:	f7fd fe91 	bl	8000298 <__aeabi_dsub>
 8002576:	4602      	mov	r2, r0
 8002578:	460b      	mov	r3, r1
 800257a:	4610      	mov	r0, r2
 800257c:	4619      	mov	r1, r3
 800257e:	f7fe fb3b 	bl	8000bf8 <__aeabi_d2f>
 8002582:	4602      	mov	r2, r0
 8002584:	683b      	ldr	r3, [r7, #0]
 8002586:	601a      	str	r2, [r3, #0]
 8002588:	e01b      	b.n	80025c2 <localize+0x552>
		} else if (vector1.y < 0) {
 800258a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800258e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002592:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002596:	d514      	bpl.n	80025c2 <localize+0x552>
			*angle = 2.0 * M_PI - *angle;
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4618      	mov	r0, r3
 800259e:	f7fd ffdb 	bl	8000558 <__aeabi_f2d>
 80025a2:	4602      	mov	r2, r0
 80025a4:	460b      	mov	r3, r1
 80025a6:	a12c      	add	r1, pc, #176	; (adr r1, 8002658 <localize+0x5e8>)
 80025a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80025ac:	f7fd fe74 	bl	8000298 <__aeabi_dsub>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	4610      	mov	r0, r2
 80025b6:	4619      	mov	r1, r3
 80025b8:	f7fe fb1e 	bl	8000bf8 <__aeabi_d2f>
 80025bc:	4602      	mov	r2, r0
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	601a      	str	r2, [r3, #0]
		}
	}

	// calculate for matrix directions
	float dir = vector1.x * vector2.y - vector1.y * vector2.x;
 80025c2:	ed97 7a0c 	vldr	s14, [r7, #48]	; 0x30
 80025c6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80025ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80025ce:	edd7 6a0d 	vldr	s13, [r7, #52]	; 0x34
 80025d2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80025d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025de:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	if (dir < 0) {
 80025e2:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80025e6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025ee:	d516      	bpl.n	800261e <localize+0x5ae>
		*angle = *angle + M_PI;
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f7fd ffaf 	bl	8000558 <__aeabi_f2d>
 80025fa:	a315      	add	r3, pc, #84	; (adr r3, 8002650 <localize+0x5e0>)
 80025fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002600:	f7fd fe4c 	bl	800029c <__adddf3>
 8002604:	4602      	mov	r2, r0
 8002606:	460b      	mov	r3, r1
 8002608:	4610      	mov	r0, r2
 800260a:	4619      	mov	r1, r3
 800260c:	f7fe faf4 	bl	8000bf8 <__aeabi_d2f>
 8002610:	4602      	mov	r2, r0
 8002612:	683b      	ldr	r3, [r7, #0]
 8002614:	601a      	str	r2, [r3, #0]
		dir = -1.0;
 8002616:	4b15      	ldr	r3, [pc, #84]	; (800266c <localize+0x5fc>)
 8002618:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800261c:	e003      	b.n	8002626 <localize+0x5b6>
	} else {
		dir = 1.0;
 800261e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002622:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	}

	// create 9 points
	float X[] = { 10.0, 30.0, 50.0 };
 8002626:	4a12      	ldr	r2, [pc, #72]	; (8002670 <localize+0x600>)
 8002628:	f107 031c 	add.w	r3, r7, #28
 800262c:	ca07      	ldmia	r2, {r0, r1, r2}
 800262e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	float Y[] = { 10.0, 25.0, 40.0 };
 8002632:	4a10      	ldr	r2, [pc, #64]	; (8002674 <localize+0x604>)
 8002634:	f107 0310 	add.w	r3, r7, #16
 8002638:	ca07      	ldmia	r2, {r0, r1, r2}
 800263a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	for (int i = 0; i < 3; i++) {
 800263e:	2300      	movs	r3, #0
 8002640:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002644:	e0e1      	b.n	800280a <localize+0x79a>
		for (int j = 0; j < 3; j++) {
 8002646:	2300      	movs	r3, #0
 8002648:	67fb      	str	r3, [r7, #124]	; 0x7c
 800264a:	e0d5      	b.n	80027f8 <localize+0x788>
 800264c:	f3af 8000 	nop.w
 8002650:	54442d18 	.word	0x54442d18
 8002654:	400921fb 	.word	0x400921fb
 8002658:	54442d18 	.word	0x54442d18
 800265c:	401921fb 	.word	0x401921fb
 8002660:	3fc90fdb 	.word	0x3fc90fdb
 8002664:	4096cbe4 	.word	0x4096cbe4
 8002668:	40490fdb 	.word	0x40490fdb
 800266c:	bf800000 	.word	0xbf800000
 8002670:	08010510 	.word	0x08010510
 8002674:	0801051c 	.word	0x0801051c
			double angleValue = (double) (*angle);  // Dereference and convert to double
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4618      	mov	r0, r3
 800267e:	f7fd ff6b 	bl	8000558 <__aeabi_f2d>
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	e9c7 231a 	strd	r2, r3, [r7, #104]	; 0x68
			outputs[i * 3 + j].x = origin->x + X[i] * dir * cos(angleValue) - Y[j] * sin(angleValue);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4618      	mov	r0, r3
 8002690:	f7fd ff62 	bl	8000558 <__aeabi_f2d>
 8002694:	4604      	mov	r4, r0
 8002696:	460d      	mov	r5, r1
 8002698:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	3388      	adds	r3, #136	; 0x88
 80026a0:	443b      	add	r3, r7
 80026a2:	3b6c      	subs	r3, #108	; 0x6c
 80026a4:	ed93 7a00 	vldr	s14, [r3]
 80026a8:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80026ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b0:	ee17 0a90 	vmov	r0, s15
 80026b4:	f7fd ff50 	bl	8000558 <__aeabi_f2d>
 80026b8:	4680      	mov	r8, r0
 80026ba:	4689      	mov	r9, r1
 80026bc:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80026c0:	f00c fb56 	bl	800ed70 <cos>
 80026c4:	ec53 2b10 	vmov	r2, r3, d0
 80026c8:	4640      	mov	r0, r8
 80026ca:	4649      	mov	r1, r9
 80026cc:	f7fd ff9c 	bl	8000608 <__aeabi_dmul>
 80026d0:	4602      	mov	r2, r0
 80026d2:	460b      	mov	r3, r1
 80026d4:	4620      	mov	r0, r4
 80026d6:	4629      	mov	r1, r5
 80026d8:	f7fd fde0 	bl	800029c <__adddf3>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4690      	mov	r8, r2
 80026e2:	4699      	mov	r9, r3
 80026e4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	3388      	adds	r3, #136	; 0x88
 80026ea:	443b      	add	r3, r7
 80026ec:	3b78      	subs	r3, #120	; 0x78
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4618      	mov	r0, r3
 80026f2:	f7fd ff31 	bl	8000558 <__aeabi_f2d>
 80026f6:	4604      	mov	r4, r0
 80026f8:	460d      	mov	r5, r1
 80026fa:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80026fe:	f00c fb97 	bl	800ee30 <sin>
 8002702:	ec53 2b10 	vmov	r2, r3, d0
 8002706:	4620      	mov	r0, r4
 8002708:	4629      	mov	r1, r5
 800270a:	f7fd ff7d 	bl	8000608 <__aeabi_dmul>
 800270e:	4602      	mov	r2, r0
 8002710:	460b      	mov	r3, r1
 8002712:	4640      	mov	r0, r8
 8002714:	4649      	mov	r1, r9
 8002716:	f7fd fdbf 	bl	8000298 <__aeabi_dsub>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	4610      	mov	r0, r2
 8002720:	4619      	mov	r1, r3
 8002722:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8002726:	4613      	mov	r3, r2
 8002728:	005b      	lsls	r3, r3, #1
 800272a:	441a      	add	r2, r3
 800272c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800272e:	4413      	add	r3, r2
 8002730:	00db      	lsls	r3, r3, #3
 8002732:	68ba      	ldr	r2, [r7, #8]
 8002734:	18d4      	adds	r4, r2, r3
 8002736:	f7fe fa5f 	bl	8000bf8 <__aeabi_d2f>
 800273a:	4603      	mov	r3, r0
 800273c:	6023      	str	r3, [r4, #0]
			outputs[i * 3 + j].y = origin->y + X[i] * dir * sin(angleValue) + Y[j] * cos(angleValue);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	4618      	mov	r0, r3
 8002744:	f7fd ff08 	bl	8000558 <__aeabi_f2d>
 8002748:	4604      	mov	r4, r0
 800274a:	460d      	mov	r5, r1
 800274c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	3388      	adds	r3, #136	; 0x88
 8002754:	443b      	add	r3, r7
 8002756:	3b6c      	subs	r3, #108	; 0x6c
 8002758:	ed93 7a00 	vldr	s14, [r3]
 800275c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002764:	ee17 0a90 	vmov	r0, s15
 8002768:	f7fd fef6 	bl	8000558 <__aeabi_f2d>
 800276c:	4680      	mov	r8, r0
 800276e:	4689      	mov	r9, r1
 8002770:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 8002774:	f00c fb5c 	bl	800ee30 <sin>
 8002778:	ec53 2b10 	vmov	r2, r3, d0
 800277c:	4640      	mov	r0, r8
 800277e:	4649      	mov	r1, r9
 8002780:	f7fd ff42 	bl	8000608 <__aeabi_dmul>
 8002784:	4602      	mov	r2, r0
 8002786:	460b      	mov	r3, r1
 8002788:	4620      	mov	r0, r4
 800278a:	4629      	mov	r1, r5
 800278c:	f7fd fd86 	bl	800029c <__adddf3>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4690      	mov	r8, r2
 8002796:	4699      	mov	r9, r3
 8002798:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800279a:	009b      	lsls	r3, r3, #2
 800279c:	3388      	adds	r3, #136	; 0x88
 800279e:	443b      	add	r3, r7
 80027a0:	3b78      	subs	r3, #120	; 0x78
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7fd fed7 	bl	8000558 <__aeabi_f2d>
 80027aa:	4604      	mov	r4, r0
 80027ac:	460d      	mov	r5, r1
 80027ae:	ed97 0b1a 	vldr	d0, [r7, #104]	; 0x68
 80027b2:	f00c fadd 	bl	800ed70 <cos>
 80027b6:	ec53 2b10 	vmov	r2, r3, d0
 80027ba:	4620      	mov	r0, r4
 80027bc:	4629      	mov	r1, r5
 80027be:	f7fd ff23 	bl	8000608 <__aeabi_dmul>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4640      	mov	r0, r8
 80027c8:	4649      	mov	r1, r9
 80027ca:	f7fd fd67 	bl	800029c <__adddf3>
 80027ce:	4602      	mov	r2, r0
 80027d0:	460b      	mov	r3, r1
 80027d2:	4610      	mov	r0, r2
 80027d4:	4619      	mov	r1, r3
 80027d6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80027da:	4613      	mov	r3, r2
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	441a      	add	r2, r3
 80027e0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027e2:	4413      	add	r3, r2
 80027e4:	00db      	lsls	r3, r3, #3
 80027e6:	68ba      	ldr	r2, [r7, #8]
 80027e8:	18d4      	adds	r4, r2, r3
 80027ea:	f7fe fa05 	bl	8000bf8 <__aeabi_d2f>
 80027ee:	4603      	mov	r3, r0
 80027f0:	6063      	str	r3, [r4, #4]
		for (int j = 0; j < 3; j++) {
 80027f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027f4:	3301      	adds	r3, #1
 80027f6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80027f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80027fa:	2b02      	cmp	r3, #2
 80027fc:	f77f af3c 	ble.w	8002678 <localize+0x608>
	for (int i = 0; i < 3; i++) {
 8002800:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002804:	3301      	adds	r3, #1
 8002806:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800280a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800280e:	2b02      	cmp	r3, #2
 8002810:	f77f af19 	ble.w	8002646 <localize+0x5d6>
		}
	}

	// dirty fix for angle error
	if (dir < 0){
 8002814:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 8002818:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800281c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002820:	d400      	bmi.n	8002824 <localize+0x7b4>
		*angle = *angle - M_PI;
	}
}
 8002822:	e012      	b.n	800284a <localize+0x7da>
		*angle = *angle - M_PI;
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	4618      	mov	r0, r3
 800282a:	f7fd fe95 	bl	8000558 <__aeabi_f2d>
 800282e:	a30a      	add	r3, pc, #40	; (adr r3, 8002858 <localize+0x7e8>)
 8002830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002834:	f7fd fd30 	bl	8000298 <__aeabi_dsub>
 8002838:	4602      	mov	r2, r0
 800283a:	460b      	mov	r3, r1
 800283c:	4610      	mov	r0, r2
 800283e:	4619      	mov	r1, r3
 8002840:	f7fe f9da 	bl	8000bf8 <__aeabi_d2f>
 8002844:	4602      	mov	r2, r0
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	601a      	str	r2, [r3, #0]
}
 800284a:	bf00      	nop
 800284c:	3788      	adds	r7, #136	; 0x88
 800284e:	46bd      	mov	sp, r7
 8002850:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002854:	f3af 8000 	nop.w
 8002858:	54442d18 	.word	0x54442d18
 800285c:	400921fb 	.word	0x400921fb

08002860 <subtractCoordinates>:

Coordinate subtractCoordinates(Coordinate coord1, Coordinate coord2) {
 8002860:	b480      	push	{r7}
 8002862:	b08b      	sub	sp, #44	; 0x2c
 8002864:	af00      	add	r7, sp, #0
 8002866:	eeb0 6a40 	vmov.f32	s12, s0
 800286a:	eef0 6a60 	vmov.f32	s13, s1
 800286e:	eeb0 7a41 	vmov.f32	s14, s2
 8002872:	eef0 7a61 	vmov.f32	s15, s3
 8002876:	ed87 6a04 	vstr	s12, [r7, #16]
 800287a:	edc7 6a05 	vstr	s13, [r7, #20]
 800287e:	ed87 7a02 	vstr	s14, [r7, #8]
 8002882:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = coord1.x - coord2.x;
 8002886:	ed97 7a04 	vldr	s14, [r7, #16]
 800288a:	edd7 7a02 	vldr	s15, [r7, #8]
 800288e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002892:	edc7 7a06 	vstr	s15, [r7, #24]
	result.y = coord1.y - coord2.y;
 8002896:	ed97 7a05 	vldr	s14, [r7, #20]
 800289a:	edd7 7a03 	vldr	s15, [r7, #12]
 800289e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a2:	edc7 7a07 	vstr	s15, [r7, #28]
	return result;
 80028a6:	f107 0320 	add.w	r3, r7, #32
 80028aa:	f107 0218 	add.w	r2, r7, #24
 80028ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80028b2:	e883 0003 	stmia.w	r3, {r0, r1}
 80028b6:	6a3a      	ldr	r2, [r7, #32]
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	ee07 2a10 	vmov	s14, r2
 80028be:	ee07 3a90 	vmov	s15, r3
}
 80028c2:	eeb0 0a47 	vmov.f32	s0, s14
 80028c6:	eef0 0a67 	vmov.f32	s1, s15
 80028ca:	372c      	adds	r7, #44	; 0x2c
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <calculateNorm>:

float calculateNorm(Coordinate coord) {
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b084      	sub	sp, #16
 80028d8:	af00      	add	r7, sp, #0
 80028da:	eeb0 7a40 	vmov.f32	s14, s0
 80028de:	eef0 7a60 	vmov.f32	s15, s1
 80028e2:	ed87 7a00 	vstr	s14, [r7]
 80028e6:	edc7 7a01 	vstr	s15, [r7, #4]
	float norm = sqrt(coord.x * coord.x + coord.y * coord.y);
 80028ea:	ed97 7a00 	vldr	s14, [r7]
 80028ee:	edd7 7a00 	vldr	s15, [r7]
 80028f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028f6:	edd7 6a01 	vldr	s13, [r7, #4]
 80028fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80028fe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002902:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002906:	ee17 0a90 	vmov	r0, s15
 800290a:	f7fd fe25 	bl	8000558 <__aeabi_f2d>
 800290e:	4602      	mov	r2, r0
 8002910:	460b      	mov	r3, r1
 8002912:	ec43 2b10 	vmov	d0, r2, r3
 8002916:	f00c fb17 	bl	800ef48 <sqrt>
 800291a:	ec53 2b10 	vmov	r2, r3, d0
 800291e:	4610      	mov	r0, r2
 8002920:	4619      	mov	r1, r3
 8002922:	f7fe f969 	bl	8000bf8 <__aeabi_d2f>
 8002926:	4603      	mov	r3, r0
 8002928:	60fb      	str	r3, [r7, #12]
	return norm;
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	ee07 3a90 	vmov	s15, r3
}
 8002930:	eeb0 0a67 	vmov.f32	s0, s15
 8002934:	3710      	adds	r7, #16
 8002936:	46bd      	mov	sp, r7
 8002938:	bd80      	pop	{r7, pc}

0800293a <negateCoordinate>:

Coordinate negateCoordinate(Coordinate coord) {
 800293a:	b480      	push	{r7}
 800293c:	b089      	sub	sp, #36	; 0x24
 800293e:	af00      	add	r7, sp, #0
 8002940:	eeb0 7a40 	vmov.f32	s14, s0
 8002944:	eef0 7a60 	vmov.f32	s15, s1
 8002948:	ed87 7a02 	vstr	s14, [r7, #8]
 800294c:	edc7 7a03 	vstr	s15, [r7, #12]
	Coordinate result;
	result.x = -coord.x;
 8002950:	edd7 7a02 	vldr	s15, [r7, #8]
 8002954:	eef1 7a67 	vneg.f32	s15, s15
 8002958:	edc7 7a04 	vstr	s15, [r7, #16]
	result.y = -coord.y;
 800295c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002960:	eef1 7a67 	vneg.f32	s15, s15
 8002964:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 8002968:	f107 0318 	add.w	r3, r7, #24
 800296c:	f107 0210 	add.w	r2, r7, #16
 8002970:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002974:	e883 0003 	stmia.w	r3, {r0, r1}
 8002978:	69ba      	ldr	r2, [r7, #24]
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	ee07 2a10 	vmov	s14, r2
 8002980:	ee07 3a90 	vmov	s15, r3
}
 8002984:	eeb0 0a47 	vmov.f32	s0, s14
 8002988:	eef0 0a67 	vmov.f32	s1, s15
 800298c:	3724      	adds	r7, #36	; 0x24
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
	...

08002998 <modbus_init>:
void modbus_data_sync(MB *variables);
void modbus_init();

// USER CODE ======================================================================================

void modbus_init(){
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
	hmodbus.huart = &huart2;
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <modbus_init+0x28>)
 800299e:	4a09      	ldr	r2, [pc, #36]	; (80029c4 <modbus_init+0x2c>)
 80029a0:	60da      	str	r2, [r3, #12]
	hmodbus.htim = &htim11;
 80029a2:	4b07      	ldr	r3, [pc, #28]	; (80029c0 <modbus_init+0x28>)
 80029a4:	4a08      	ldr	r2, [pc, #32]	; (80029c8 <modbus_init+0x30>)
 80029a6:	611a      	str	r2, [r3, #16]
	hmodbus.slaveAddress = 0x15;
 80029a8:	4b05      	ldr	r3, [pc, #20]	; (80029c0 <modbus_init+0x28>)
 80029aa:	2215      	movs	r2, #21
 80029ac:	701a      	strb	r2, [r3, #0]
	hmodbus.RegisterSize = 70;
 80029ae:	4b04      	ldr	r3, [pc, #16]	; (80029c0 <modbus_init+0x28>)
 80029b0:	2246      	movs	r2, #70	; 0x46
 80029b2:	609a      	str	r2, [r3, #8]
	Modbus_init(&hmodbus, MBregisterFrame);
 80029b4:	4905      	ldr	r1, [pc, #20]	; (80029cc <modbus_init+0x34>)
 80029b6:	4802      	ldr	r0, [pc, #8]	; (80029c0 <modbus_init+0x28>)
 80029b8:	f7fe fda0 	bl	80014fc <Modbus_init>
}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	200004ec 	.word	0x200004ec
 80029c4:	20001d40 	.word	0x20001d40
 80029c8:	20001b78 	.word	0x20001b78
 80029cc:	200009c4 	.word	0x200009c4

080029d0 <modbus_heartbeat_handler>:

void modbus_heartbeat_handler(MB *variables) {
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
	static int8_t fail = 0;
	static uint32_t timestamp = 0;
	if (HAL_GetTick() >= timestamp) {
 80029d8:	f001 fe32 	bl	8004640 <HAL_GetTick>
 80029dc:	4602      	mov	r2, r0
 80029de:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <modbus_heartbeat_handler+0x78>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d32c      	bcc.n	8002a40 <modbus_heartbeat_handler+0x70>
		timestamp = HAL_GetTick() + 200;
 80029e6:	f001 fe2b 	bl	8004640 <HAL_GetTick>
 80029ea:	4603      	mov	r3, r0
 80029ec:	33c8      	adds	r3, #200	; 0xc8
 80029ee:	4a16      	ldr	r2, [pc, #88]	; (8002a48 <modbus_heartbeat_handler+0x78>)
 80029f0:	6013      	str	r3, [r2, #0]

		// check if the base system send heartbeat
		if (MBregisterFrame[0].U16 == 18537) {
 80029f2:	4b16      	ldr	r3, [pc, #88]	; (8002a4c <modbus_heartbeat_handler+0x7c>)
 80029f4:	881b      	ldrh	r3, [r3, #0]
 80029f6:	f644 0269 	movw	r2, #18537	; 0x4869
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d106      	bne.n	8002a0c <modbus_heartbeat_handler+0x3c>
			// success
			variables->heartbeat = 1;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	849a      	strh	r2, [r3, #36]	; 0x24
			fail = 0;
 8002a04:	4b12      	ldr	r3, [pc, #72]	; (8002a50 <modbus_heartbeat_handler+0x80>)
 8002a06:	2200      	movs	r2, #0
 8002a08:	701a      	strb	r2, [r3, #0]
 8002a0a:	e015      	b.n	8002a38 <modbus_heartbeat_handler+0x68>
		} else {
			// fail, count failure
			if (fail < 126) {
 8002a0c:	4b10      	ldr	r3, [pc, #64]	; (8002a50 <modbus_heartbeat_handler+0x80>)
 8002a0e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a12:	2b7d      	cmp	r3, #125	; 0x7d
 8002a14:	dc08      	bgt.n	8002a28 <modbus_heartbeat_handler+0x58>
				fail++;
 8002a16:	4b0e      	ldr	r3, [pc, #56]	; (8002a50 <modbus_heartbeat_handler+0x80>)
 8002a18:	f993 3000 	ldrsb.w	r3, [r3]
 8002a1c:	b2db      	uxtb	r3, r3
 8002a1e:	3301      	adds	r3, #1
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	b25a      	sxtb	r2, r3
 8002a24:	4b0a      	ldr	r3, [pc, #40]	; (8002a50 <modbus_heartbeat_handler+0x80>)
 8002a26:	701a      	strb	r2, [r3, #0]
			}
			// if fail is too high then system is disconnected
			if (fail > 9) {
 8002a28:	4b09      	ldr	r3, [pc, #36]	; (8002a50 <modbus_heartbeat_handler+0x80>)
 8002a2a:	f993 3000 	ldrsb.w	r3, [r3]
 8002a2e:	2b09      	cmp	r3, #9
 8002a30:	dd02      	ble.n	8002a38 <modbus_heartbeat_handler+0x68>
				variables->heartbeat = 0;
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	2200      	movs	r2, #0
 8002a36:	849a      	strh	r2, [r3, #36]	; 0x24
			}
		}

		// set heartbeat for base system to see
		MBregisterFrame[0].U16 = 22881;
 8002a38:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <modbus_heartbeat_handler+0x7c>)
 8002a3a:	f645 1261 	movw	r2, #22881	; 0x5961
 8002a3e:	801a      	strh	r2, [r3, #0]
	}
}
 8002a40:	bf00      	nop
 8002a42:	3708      	adds	r7, #8
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}
 8002a48:	20001890 	.word	0x20001890
 8002a4c:	200009c4 	.word	0x200009c4
 8002a50:	20001894 	.word	0x20001894

08002a54 <modbus_data_sync>:

void modbus_data_sync(MB *variables) {
 8002a54:	b480      	push	{r7}
 8002a56:	b083      	sub	sp, #12
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
	// report data back to base system
	MBregisterFrame[0x10].U16 = variables->y_moving_status;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8002a62:	b29a      	uxth	r2, r3
 8002a64:	4b72      	ldr	r3, [pc, #456]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002a66:	841a      	strh	r2, [r3, #32]
	MBregisterFrame[0x11].U16 = variables->y_actual_position;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8002a6e:	b29a      	uxth	r2, r3
 8002a70:	4b6f      	ldr	r3, [pc, #444]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002a72:	845a      	strh	r2, [r3, #34]	; 0x22
	MBregisterFrame[0x12].U16 = variables->y_actual_speed;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8002a7a:	b29a      	uxth	r2, r3
 8002a7c:	4b6c      	ldr	r3, [pc, #432]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002a7e:	849a      	strh	r2, [r3, #36]	; 0x24
	MBregisterFrame[0x13].U16 = variables->y_actual_acceleration;
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8002a86:	b29a      	uxth	r2, r3
 8002a88:	4b69      	ldr	r3, [pc, #420]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002a8a:	84da      	strh	r2, [r3, #38]	; 0x26
	MBregisterFrame[0x20].U16 = variables->pick_tray_origin_x;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8002a92:	b29a      	uxth	r2, r3
 8002a94:	4b66      	ldr	r3, [pc, #408]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002a96:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	MBregisterFrame[0x21].U16 = variables->pick_tray_origin_y;
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8002aa0:	b29a      	uxth	r2, r3
 8002aa2:	4b63      	ldr	r3, [pc, #396]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002aa4:	f8a3 2042 	strh.w	r2, [r3, #66]	; 0x42
	MBregisterFrame[0x22].U16 = variables->pick_tray_orientation;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8002aae:	b29a      	uxth	r2, r3
 8002ab0:	4b5f      	ldr	r3, [pc, #380]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002ab2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	MBregisterFrame[0x23].U16 = variables->place_tray_origin_x;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	f9b3 3018 	ldrsh.w	r3, [r3, #24]
 8002abc:	b29a      	uxth	r2, r3
 8002abe:	4b5c      	ldr	r3, [pc, #368]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002ac0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
	MBregisterFrame[0x24].U16 = variables->place_tray_origin_y;
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f9b3 301a 	ldrsh.w	r3, [r3, #26]
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	4b58      	ldr	r3, [pc, #352]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002ace:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
	MBregisterFrame[0x25].U16 = variables->place_tray_orientation;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 8002ad8:	b29a      	uxth	r2, r3
 8002ada:	4b55      	ldr	r3, [pc, #340]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002adc:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
	MBregisterFrame[0x41].U16 = variables->x_target_position;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	f9b3 301e 	ldrsh.w	r3, [r3, #30]
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	4b51      	ldr	r3, [pc, #324]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002aea:	f8a3 2082 	strh.w	r2, [r3, #130]	; 0x82
	MBregisterFrame[0x42].U16 = variables->x_target_speed;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8002af4:	b29a      	uxth	r2, r3
 8002af6:	4b4e      	ldr	r3, [pc, #312]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002af8:	f8a3 2084 	strh.w	r2, [r3, #132]	; 0x84
	MBregisterFrame[0x43].U16 = variables->x_target_acceleration_time;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8002b02:	b29a      	uxth	r2, r3
 8002b04:	4b4a      	ldr	r3, [pc, #296]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b06:	f8a3 2086 	strh.w	r2, [r3, #134]	; 0x86

	// get data from base system
	variables->goal_point_x = MBregisterFrame[0x30].U16;
 8002b0a:	4b49      	ldr	r3, [pc, #292]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b0c:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8002b10:	b21a      	sxth	r2, r3
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	805a      	strh	r2, [r3, #2]
	variables->goal_point_y = MBregisterFrame[0x31].U16;
 8002b16:	4b46      	ldr	r3, [pc, #280]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b18:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 8002b1c:	b21a      	sxth	r2, r3
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	809a      	strh	r2, [r3, #4]
	variables->x_actual_position = MBregisterFrame[0x44].U16;
 8002b22:	4b43      	ldr	r3, [pc, #268]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b24:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8002b28:	b21a      	sxth	r2, r3
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	80da      	strh	r2, [r3, #6]
	variables->x_actual_speed = MBregisterFrame[0x45].U16;
 8002b2e:	4b40      	ldr	r3, [pc, #256]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b30:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8002b34:	b21a      	sxth	r2, r3
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	811a      	strh	r2, [r3, #8]

	static int16_t base_system_status_master_temp;
	if (base_system_status_master_temp != MBregisterFrame[0x01].U16) {
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	; (8002c34 <modbus_data_sync+0x1e0>)
 8002b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b40:	461a      	mov	r2, r3
 8002b42:	4b3b      	ldr	r3, [pc, #236]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b44:	885b      	ldrh	r3, [r3, #2]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d009      	beq.n	8002b5e <modbus_data_sync+0x10a>
		variables->base_system_status = MBregisterFrame[0x01].U16;
 8002b4a:	4b39      	ldr	r3, [pc, #228]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b4c:	885b      	ldrh	r3, [r3, #2]
 8002b4e:	b21a      	sxth	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	801a      	strh	r2, [r3, #0]
		base_system_status_master_temp = variables->base_system_status;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	f9b3 2000 	ldrsh.w	r2, [r3]
 8002b5a:	4b36      	ldr	r3, [pc, #216]	; (8002c34 <modbus_data_sync+0x1e0>)
 8002b5c:	801a      	strh	r2, [r3, #0]
	}

	// update read/write variable
	static int16_t end_effector_status_slave_temp;
	static int16_t end_effector_status_master_temp;
	if (end_effector_status_master_temp != MBregisterFrame[0x02].U16) {
 8002b5e:	4b36      	ldr	r3, [pc, #216]	; (8002c38 <modbus_data_sync+0x1e4>)
 8002b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b64:	461a      	mov	r2, r3
 8002b66:	4b32      	ldr	r3, [pc, #200]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b68:	889b      	ldrh	r3, [r3, #4]
 8002b6a:	429a      	cmp	r2, r3
 8002b6c:	d00f      	beq.n	8002b8e <modbus_data_sync+0x13a>
		// there is an update from master
		variables->end_effector_status = MBregisterFrame[0x02].U16;
 8002b6e:	4b30      	ldr	r3, [pc, #192]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002b70:	889b      	ldrh	r3, [r3, #4]
 8002b72:	b21a      	sxth	r2, r3
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	84da      	strh	r2, [r3, #38]	; 0x26
		end_effector_status_master_temp = variables->end_effector_status;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002b7e:	4b2e      	ldr	r3, [pc, #184]	; (8002c38 <modbus_data_sync+0x1e4>)
 8002b80:	801a      	strh	r2, [r3, #0]
		end_effector_status_slave_temp = variables->end_effector_status;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002b88:	4b2c      	ldr	r3, [pc, #176]	; (8002c3c <modbus_data_sync+0x1e8>)
 8002b8a:	801a      	strh	r2, [r3, #0]
 8002b8c:	e017      	b.n	8002bbe <modbus_data_sync+0x16a>
	} else if (end_effector_status_slave_temp != variables->end_effector_status) {
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002b94:	4b29      	ldr	r3, [pc, #164]	; (8002c3c <modbus_data_sync+0x1e8>)
 8002b96:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b9a:	429a      	cmp	r2, r3
 8002b9c:	d00f      	beq.n	8002bbe <modbus_data_sync+0x16a>
		// there is an update locally
		MBregisterFrame[0x02].U16 = variables->end_effector_status;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	f9b3 3026 	ldrsh.w	r3, [r3, #38]	; 0x26
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	4b22      	ldr	r3, [pc, #136]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002ba8:	809a      	strh	r2, [r3, #4]
		end_effector_status_slave_temp = variables->end_effector_status;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002bb0:	4b22      	ldr	r3, [pc, #136]	; (8002c3c <modbus_data_sync+0x1e8>)
 8002bb2:	801a      	strh	r2, [r3, #0]
		end_effector_status_master_temp = variables->end_effector_status;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f9b3 2026 	ldrsh.w	r2, [r3, #38]	; 0x26
 8002bba:	4b1f      	ldr	r3, [pc, #124]	; (8002c38 <modbus_data_sync+0x1e4>)
 8002bbc:	801a      	strh	r2, [r3, #0]
	}
	static int16_t x_moving_status_slave_temp;
	static int16_t x_moving_status_master_temp;
	if (x_moving_status_master_temp != MBregisterFrame[0x40].U16) {
 8002bbe:	4b20      	ldr	r3, [pc, #128]	; (8002c40 <modbus_data_sync+0x1ec>)
 8002bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	4b1a      	ldr	r3, [pc, #104]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002bc8:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d010      	beq.n	8002bf2 <modbus_data_sync+0x19e>
		// there is an update from master
		variables->x_moving_status = MBregisterFrame[0x40].U16;
 8002bd0:	4b17      	ldr	r3, [pc, #92]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002bd2:	f8b3 3080 	ldrh.w	r3, [r3, #128]	; 0x80
 8002bd6:	b21a      	sxth	r2, r3
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	851a      	strh	r2, [r3, #40]	; 0x28
		x_moving_status_master_temp = variables->x_moving_status;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002be2:	4b17      	ldr	r3, [pc, #92]	; (8002c40 <modbus_data_sync+0x1ec>)
 8002be4:	801a      	strh	r2, [r3, #0]
		x_moving_status_slave_temp = variables->x_moving_status;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002bec:	4b15      	ldr	r3, [pc, #84]	; (8002c44 <modbus_data_sync+0x1f0>)
 8002bee:	801a      	strh	r2, [r3, #0]
		// there is an update locally
		MBregisterFrame[0x40].U16 = variables->x_moving_status;
		x_moving_status_slave_temp = variables->x_moving_status;
		x_moving_status_master_temp = variables->x_moving_status;
	}
}
 8002bf0:	e018      	b.n	8002c24 <modbus_data_sync+0x1d0>
	} else if (x_moving_status_slave_temp != variables->x_moving_status) {
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002bf8:	4b12      	ldr	r3, [pc, #72]	; (8002c44 <modbus_data_sync+0x1f0>)
 8002bfa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	d010      	beq.n	8002c24 <modbus_data_sync+0x1d0>
		MBregisterFrame[0x40].U16 = variables->x_moving_status;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	f9b3 3028 	ldrsh.w	r3, [r3, #40]	; 0x28
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	4b09      	ldr	r3, [pc, #36]	; (8002c30 <modbus_data_sync+0x1dc>)
 8002c0c:	f8a3 2080 	strh.w	r2, [r3, #128]	; 0x80
		x_moving_status_slave_temp = variables->x_moving_status;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002c16:	4b0b      	ldr	r3, [pc, #44]	; (8002c44 <modbus_data_sync+0x1f0>)
 8002c18:	801a      	strh	r2, [r3, #0]
		x_moving_status_master_temp = variables->x_moving_status;
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	f9b3 2028 	ldrsh.w	r2, [r3, #40]	; 0x28
 8002c20:	4b07      	ldr	r3, [pc, #28]	; (8002c40 <modbus_data_sync+0x1ec>)
 8002c22:	801a      	strh	r2, [r3, #0]
}
 8002c24:	bf00      	nop
 8002c26:	370c      	adds	r7, #12
 8002c28:	46bd      	mov	sp, r7
 8002c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2e:	4770      	bx	lr
 8002c30:	200009c4 	.word	0x200009c4
 8002c34:	20001896 	.word	0x20001896
 8002c38:	20001898 	.word	0x20001898
 8002c3c:	2000189a 	.word	0x2000189a
 8002c40:	2000189c 	.word	0x2000189c
 8002c44:	2000189e 	.word	0x2000189e

08002c48 <main_logic>:
void end_effector_laser(MB *variables, uint8_t mode);	// 0 off, 1 on
void home();

// USER CODE ======================================================================================

void main_logic(MB *variables) {
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b082      	sub	sp, #8
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
	I2C_TO_BASESYSTEM(&variables->end_effector_status, &hi2c1);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3326      	adds	r3, #38	; 0x26
 8002c54:	4908      	ldr	r1, [pc, #32]	; (8002c78 <main_logic+0x30>)
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7fe fac6 	bl	80011e8 <I2C_TO_BASESYSTEM>

	if (runonce) {
 8002c5c:	4b07      	ldr	r3, [pc, #28]	; (8002c7c <main_logic+0x34>)
 8002c5e:	781b      	ldrb	r3, [r3, #0]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d004      	beq.n	8002c6e <main_logic+0x26>
		home();
 8002c64:	f000 f878 	bl	8002d58 <home>
		runonce = 0;
 8002c68:	4b04      	ldr	r3, [pc, #16]	; (8002c7c <main_logic+0x34>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	701a      	strb	r2, [r3, #0]
	}
}
 8002c6e:	bf00      	nop
 8002c70:	3708      	adds	r7, #8
 8002c72:	46bd      	mov	sp, r7
 8002c74:	bd80      	pop	{r7, pc}
 8002c76:	bf00      	nop
 8002c78:	20000498 	.word	0x20000498
 8002c7c:	20000a5c 	.word	0x20000a5c

08002c80 <interrupt_logic>:

void interrupt_logic() {
 8002c80:	b580      	push	{r7, lr}
 8002c82:	ed2d 8b02 	vpush	{d8}
 8002c86:	af00      	add	r7, sp, #0
	// Call trajectory function
	Trajectory(setpoint, 34000, 80000, &setpointtraj, &traj_velocity, &traj_acceleration, 0);
 8002c88:	4b27      	ldr	r3, [pc, #156]	; (8002d28 <interrupt_logic+0xa8>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	ee07 3a90 	vmov	s15, r3
 8002c90:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002c94:	2300      	movs	r3, #0
 8002c96:	4a25      	ldr	r2, [pc, #148]	; (8002d2c <interrupt_logic+0xac>)
 8002c98:	4925      	ldr	r1, [pc, #148]	; (8002d30 <interrupt_logic+0xb0>)
 8002c9a:	4826      	ldr	r0, [pc, #152]	; (8002d34 <interrupt_logic+0xb4>)
 8002c9c:	ed9f 1a26 	vldr	s2, [pc, #152]	; 8002d38 <interrupt_logic+0xb8>
 8002ca0:	eddf 0a26 	vldr	s1, [pc, #152]	; 8002d3c <interrupt_logic+0xbc>
 8002ca4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ca8:	f000 ffe6 	bl	8003c78 <Trajectory>

	// Call PID function
	if (PID_enable) {
 8002cac:	4b24      	ldr	r3, [pc, #144]	; (8002d40 <interrupt_logic+0xc0>)
 8002cae:	781b      	ldrb	r3, [r3, #0]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d02d      	beq.n	8002d10 <interrupt_logic+0x90>
		static int count = 0;
		count++;
 8002cb4:	4b23      	ldr	r3, [pc, #140]	; (8002d44 <interrupt_logic+0xc4>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	4a22      	ldr	r2, [pc, #136]	; (8002d44 <interrupt_logic+0xc4>)
 8002cbc:	6013      	str	r3, [r2, #0]
		if (count >= 5) {
 8002cbe:	4b21      	ldr	r3, [pc, #132]	; (8002d44 <interrupt_logic+0xc4>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	2b04      	cmp	r3, #4
 8002cc4:	dd24      	ble.n	8002d10 <interrupt_logic+0x90>
			PositionControlPID(setpointtraj, getLocalPosition(), KP, KI, KD, &voltage);
 8002cc6:	4b1b      	ldr	r3, [pc, #108]	; (8002d34 <interrupt_logic+0xb4>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	ee07 3a90 	vmov	s15, r3
 8002cce:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8002cd2:	f7ff f9af 	bl	8002034 <getLocalPosition>
 8002cd6:	ee07 0a90 	vmov	s15, r0
 8002cda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cde:	4b1a      	ldr	r3, [pc, #104]	; (8002d48 <interrupt_logic+0xc8>)
 8002ce0:	ed93 7a00 	vldr	s14, [r3]
 8002ce4:	4b19      	ldr	r3, [pc, #100]	; (8002d4c <interrupt_logic+0xcc>)
 8002ce6:	edd3 6a00 	vldr	s13, [r3]
 8002cea:	4b19      	ldr	r3, [pc, #100]	; (8002d50 <interrupt_logic+0xd0>)
 8002cec:	ed93 6a00 	vldr	s12, [r3]
 8002cf0:	4818      	ldr	r0, [pc, #96]	; (8002d54 <interrupt_logic+0xd4>)
 8002cf2:	eeb0 2a46 	vmov.f32	s4, s12
 8002cf6:	eef0 1a66 	vmov.f32	s3, s13
 8002cfa:	eeb0 1a47 	vmov.f32	s2, s14
 8002cfe:	eef0 0a67 	vmov.f32	s1, s15
 8002d02:	eeb0 0a48 	vmov.f32	s0, s16
 8002d06:	f7fe ff03 	bl	8001b10 <PositionControlPID>
			count = 0;
 8002d0a:	4b0e      	ldr	r3, [pc, #56]	; (8002d44 <interrupt_logic+0xc4>)
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
		}
	}

	// Call motor function
	motor(voltage);
 8002d10:	4b10      	ldr	r3, [pc, #64]	; (8002d54 <interrupt_logic+0xd4>)
 8002d12:	edd3 7a00 	vldr	s15, [r3]
 8002d16:	eeb0 0a67 	vmov.f32	s0, s15
 8002d1a:	f7ff f92b 	bl	8001f74 <motor>
}
 8002d1e:	bf00      	nop
 8002d20:	46bd      	mov	sp, r7
 8002d22:	ecbd 8b02 	vpop	{d8}
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	200017ec 	.word	0x200017ec
 8002d2c:	20000a58 	.word	0x20000a58
 8002d30:	20000a54 	.word	0x20000a54
 8002d34:	200017f0 	.word	0x200017f0
 8002d38:	479c4000 	.word	0x479c4000
 8002d3c:	4704d000 	.word	0x4704d000
 8002d40:	20000218 	.word	0x20000218
 8002d44:	200018a0 	.word	0x200018a0
 8002d48:	2000021c 	.word	0x2000021c
 8002d4c:	20000220 	.word	0x20000220
 8002d50:	20000224 	.word	0x20000224
 8002d54:	20000a50 	.word	0x20000a50

08002d58 <home>:
		// on
		variables->end_effector_status |= 0b0001;
	}
}

void home() {
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	af00      	add	r7, sp, #0
	homeoffset = getRawPosition();
 8002d5c:	f7ff f97c 	bl	8002058 <getRawPosition>
 8002d60:	4603      	mov	r3, r0
 8002d62:	4a0b      	ldr	r2, [pc, #44]	; (8002d90 <home+0x38>)
 8002d64:	6013      	str	r3, [r2, #0]
	setpointtraj = 0;
 8002d66:	4b0b      	ldr	r3, [pc, #44]	; (8002d94 <home+0x3c>)
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
	setpoint = 0;
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <home+0x40>)
 8002d6e:	2200      	movs	r2, #0
 8002d70:	601a      	str	r2, [r3, #0]
	Trajectory(0, 34000, 80000, &setpointtraj, &traj_velocity, &traj_acceleration, 1);
 8002d72:	2301      	movs	r3, #1
 8002d74:	4a09      	ldr	r2, [pc, #36]	; (8002d9c <home+0x44>)
 8002d76:	490a      	ldr	r1, [pc, #40]	; (8002da0 <home+0x48>)
 8002d78:	4806      	ldr	r0, [pc, #24]	; (8002d94 <home+0x3c>)
 8002d7a:	ed9f 1a0a 	vldr	s2, [pc, #40]	; 8002da4 <home+0x4c>
 8002d7e:	eddf 0a0a 	vldr	s1, [pc, #40]	; 8002da8 <home+0x50>
 8002d82:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 8002dac <home+0x54>
 8002d86:	f000 ff77 	bl	8003c78 <Trajectory>
}
 8002d8a:	bf00      	nop
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200017f4 	.word	0x200017f4
 8002d94:	200017f0 	.word	0x200017f0
 8002d98:	200017ec 	.word	0x200017ec
 8002d9c:	20000a58 	.word	0x20000a58
 8002da0:	20000a54 	.word	0x20000a54
 8002da4:	479c4000 	.word	0x479c4000
 8002da8:	4704d000 	.word	0x4704d000
 8002dac:	00000000 	.word	0x00000000

08002db0 <Set_LED>:
void Set_LED(int LEDnum, int Red, int Green, int Blue);
void Set_Brightness(int brightness);
void WS2812_Send(void);
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim);

void Set_LED(int LEDnum, int Red, int Green, int Blue) {
 8002db0:	b480      	push	{r7}
 8002db2:	b085      	sub	sp, #20
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
 8002dbc:	603b      	str	r3, [r7, #0]
	LED_Data[LEDnum][0] = LEDnum;
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	b2d9      	uxtb	r1, r3
 8002dc2:	4a11      	ldr	r2, [pc, #68]	; (8002e08 <Set_LED+0x58>)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
	LED_Data[LEDnum][1] = Green;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	b2d9      	uxtb	r1, r3
 8002dce:	4a0e      	ldr	r2, [pc, #56]	; (8002e08 <Set_LED+0x58>)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	009b      	lsls	r3, r3, #2
 8002dd4:	4413      	add	r3, r2
 8002dd6:	460a      	mov	r2, r1
 8002dd8:	705a      	strb	r2, [r3, #1]
	LED_Data[LEDnum][2] = Red;
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	b2d9      	uxtb	r1, r3
 8002dde:	4a0a      	ldr	r2, [pc, #40]	; (8002e08 <Set_LED+0x58>)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	4413      	add	r3, r2
 8002de6:	460a      	mov	r2, r1
 8002de8:	709a      	strb	r2, [r3, #2]
	LED_Data[LEDnum][3] = Blue;
 8002dea:	683b      	ldr	r3, [r7, #0]
 8002dec:	b2d9      	uxtb	r1, r3
 8002dee:	4a06      	ldr	r2, [pc, #24]	; (8002e08 <Set_LED+0x58>)
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	4413      	add	r3, r2
 8002df6:	460a      	mov	r2, r1
 8002df8:	70da      	strb	r2, [r3, #3]
}
 8002dfa:	bf00      	nop
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000a60 	.word	0x20000a60
 8002e0c:	00000000 	.word	0x00000000

08002e10 <Set_Brightness>:

void Set_Brightness(int brightness)  // 0-45
{
 8002e10:	b5b0      	push	{r4, r5, r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	6078      	str	r0, [r7, #4]
#if USE_BRIGHTNESS
	if (brightness > 45)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2b2d      	cmp	r3, #45	; 0x2d
 8002e1c:	dd01      	ble.n	8002e22 <Set_Brightness+0x12>
		brightness = 45;
 8002e1e:	232d      	movs	r3, #45	; 0x2d
 8002e20:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < MAX_LED; i++) {
 8002e22:	2300      	movs	r3, #0
 8002e24:	617b      	str	r3, [r7, #20]
 8002e26:	e060      	b.n	8002eea <Set_Brightness+0xda>
		LED_Mod[i][0] = LED_Data[i][0];
 8002e28:	4a37      	ldr	r2, [pc, #220]	; (8002f08 <Set_Brightness+0xf8>)
 8002e2a:	697b      	ldr	r3, [r7, #20]
 8002e2c:	f812 1023 	ldrb.w	r1, [r2, r3, lsl #2]
 8002e30:	4a36      	ldr	r2, [pc, #216]	; (8002f0c <Set_Brightness+0xfc>)
 8002e32:	697b      	ldr	r3, [r7, #20]
 8002e34:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
		for (int j = 1; j < 4; j++) {
 8002e38:	2301      	movs	r3, #1
 8002e3a:	613b      	str	r3, [r7, #16]
 8002e3c:	e04f      	b.n	8002ede <Set_Brightness+0xce>
			float angle = 90 - brightness;  // in degrees
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	f1c3 035a 	rsb	r3, r3, #90	; 0x5a
 8002e44:	ee07 3a90 	vmov	s15, r3
 8002e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002e4c:	edc7 7a03 	vstr	s15, [r7, #12]
			angle = angle * 3.14159265 / 180;  // in rad
 8002e50:	68f8      	ldr	r0, [r7, #12]
 8002e52:	f7fd fb81 	bl	8000558 <__aeabi_f2d>
 8002e56:	a32a      	add	r3, pc, #168	; (adr r3, 8002f00 <Set_Brightness+0xf0>)
 8002e58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e5c:	f7fd fbd4 	bl	8000608 <__aeabi_dmul>
 8002e60:	4602      	mov	r2, r0
 8002e62:	460b      	mov	r3, r1
 8002e64:	4610      	mov	r0, r2
 8002e66:	4619      	mov	r1, r3
 8002e68:	f04f 0200 	mov.w	r2, #0
 8002e6c:	4b28      	ldr	r3, [pc, #160]	; (8002f10 <Set_Brightness+0x100>)
 8002e6e:	f7fd fcf5 	bl	800085c <__aeabi_ddiv>
 8002e72:	4602      	mov	r2, r0
 8002e74:	460b      	mov	r3, r1
 8002e76:	4610      	mov	r0, r2
 8002e78:	4619      	mov	r1, r3
 8002e7a:	f7fd febd 	bl	8000bf8 <__aeabi_d2f>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	60fb      	str	r3, [r7, #12]
			LED_Mod[i][j] = (LED_Data[i][j]) / tan(angle);
 8002e82:	4a21      	ldr	r2, [pc, #132]	; (8002f08 <Set_Brightness+0xf8>)
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	009b      	lsls	r3, r3, #2
 8002e88:	441a      	add	r2, r3
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	4413      	add	r3, r2
 8002e8e:	781b      	ldrb	r3, [r3, #0]
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7fd fb4f 	bl	8000534 <__aeabi_i2d>
 8002e96:	4604      	mov	r4, r0
 8002e98:	460d      	mov	r5, r1
 8002e9a:	68f8      	ldr	r0, [r7, #12]
 8002e9c:	f7fd fb5c 	bl	8000558 <__aeabi_f2d>
 8002ea0:	4602      	mov	r2, r0
 8002ea2:	460b      	mov	r3, r1
 8002ea4:	ec43 2b10 	vmov	d0, r2, r3
 8002ea8:	f00c f81a 	bl	800eee0 <tan>
 8002eac:	ec53 2b10 	vmov	r2, r3, d0
 8002eb0:	4620      	mov	r0, r4
 8002eb2:	4629      	mov	r1, r5
 8002eb4:	f7fd fcd2 	bl	800085c <__aeabi_ddiv>
 8002eb8:	4602      	mov	r2, r0
 8002eba:	460b      	mov	r3, r1
 8002ebc:	4610      	mov	r0, r2
 8002ebe:	4619      	mov	r1, r3
 8002ec0:	f7fd fe7a 	bl	8000bb8 <__aeabi_d2uiz>
 8002ec4:	4603      	mov	r3, r0
 8002ec6:	b2d9      	uxtb	r1, r3
 8002ec8:	4a10      	ldr	r2, [pc, #64]	; (8002f0c <Set_Brightness+0xfc>)
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	009b      	lsls	r3, r3, #2
 8002ece:	441a      	add	r2, r3
 8002ed0:	693b      	ldr	r3, [r7, #16]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	460a      	mov	r2, r1
 8002ed6:	701a      	strb	r2, [r3, #0]
		for (int j = 1; j < 4; j++) {
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	3301      	adds	r3, #1
 8002edc:	613b      	str	r3, [r7, #16]
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	2b03      	cmp	r3, #3
 8002ee2:	ddac      	ble.n	8002e3e <Set_Brightness+0x2e>
	for (int i = 0; i < MAX_LED; i++) {
 8002ee4:	697b      	ldr	r3, [r7, #20]
 8002ee6:	3301      	adds	r3, #1
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	2b3b      	cmp	r3, #59	; 0x3b
 8002eee:	dd9b      	ble.n	8002e28 <Set_Brightness+0x18>
		}
	}
#endif
}
 8002ef0:	bf00      	nop
 8002ef2:	bf00      	nop
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bdb0      	pop	{r4, r5, r7, pc}
 8002efa:	bf00      	nop
 8002efc:	f3af 8000 	nop.w
 8002f00:	53c8d4f1 	.word	0x53c8d4f1
 8002f04:	400921fb 	.word	0x400921fb
 8002f08:	20000a60 	.word	0x20000a60
 8002f0c:	20000b50 	.word	0x20000b50
 8002f10:	40668000 	.word	0x40668000

08002f14 <WS2812_Send>:

void WS2812_Send(void) {
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
	if (!datasentflag) {
 8002f1a:	4b32      	ldr	r3, [pc, #200]	; (8002fe4 <WS2812_Send+0xd0>)
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	b2db      	uxtb	r3, r3
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d05a      	beq.n	8002fda <WS2812_Send+0xc6>
		return;
	}
	uint32_t indx = 0;
 8002f24:	2300      	movs	r3, #0
 8002f26:	617b      	str	r3, [r7, #20]
	uint32_t color;

	for (int i = 0; i < MAX_LED; i++) {
 8002f28:	2300      	movs	r3, #0
 8002f2a:	613b      	str	r3, [r7, #16]
 8002f2c:	e036      	b.n	8002f9c <WS2812_Send+0x88>
#if USE_BRIGHTNESS
		color = ((LED_Mod[i][1] << 16) | (LED_Mod[i][2] << 8) | (LED_Mod[i][3]));
 8002f2e:	4a2e      	ldr	r2, [pc, #184]	; (8002fe8 <WS2812_Send+0xd4>)
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	785b      	ldrb	r3, [r3, #1]
 8002f38:	041a      	lsls	r2, r3, #16
 8002f3a:	492b      	ldr	r1, [pc, #172]	; (8002fe8 <WS2812_Send+0xd4>)
 8002f3c:	693b      	ldr	r3, [r7, #16]
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	789b      	ldrb	r3, [r3, #2]
 8002f44:	021b      	lsls	r3, r3, #8
 8002f46:	431a      	orrs	r2, r3
 8002f48:	4927      	ldr	r1, [pc, #156]	; (8002fe8 <WS2812_Send+0xd4>)
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	440b      	add	r3, r1
 8002f50:	78db      	ldrb	r3, [r3, #3]
 8002f52:	4313      	orrs	r3, r2
 8002f54:	607b      	str	r3, [r7, #4]
#else
		color = ((LED_Data[i][1] << 16) | (LED_Data[i][2] << 8) | (LED_Data[i][3]));
#endif

		for (int i = 23; i >= 0; i--) {
 8002f56:	2317      	movs	r3, #23
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	e019      	b.n	8002f90 <WS2812_Send+0x7c>
			if (color & (1 << i)) {
 8002f5c:	2201      	movs	r2, #1
 8002f5e:	68fb      	ldr	r3, [r7, #12]
 8002f60:	fa02 f303 	lsl.w	r3, r2, r3
 8002f64:	461a      	mov	r2, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4013      	ands	r3, r2
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d005      	beq.n	8002f7a <WS2812_Send+0x66>
				pwmData[indx] = 83;  // 2/3 of 125
 8002f6e:	4a1f      	ldr	r2, [pc, #124]	; (8002fec <WS2812_Send+0xd8>)
 8002f70:	697b      	ldr	r3, [r7, #20]
 8002f72:	2153      	movs	r1, #83	; 0x53
 8002f74:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8002f78:	e004      	b.n	8002f84 <WS2812_Send+0x70>
			} else {
				pwmData[indx] = 42;  // 1/3 of 125
 8002f7a:	4a1c      	ldr	r2, [pc, #112]	; (8002fec <WS2812_Send+0xd8>)
 8002f7c:	697b      	ldr	r3, [r7, #20]
 8002f7e:	212a      	movs	r1, #42	; 0x2a
 8002f80:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			}

			indx++;
 8002f84:	697b      	ldr	r3, [r7, #20]
 8002f86:	3301      	adds	r3, #1
 8002f88:	617b      	str	r3, [r7, #20]
		for (int i = 23; i >= 0; i--) {
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	dae2      	bge.n	8002f5c <WS2812_Send+0x48>
	for (int i = 0; i < MAX_LED; i++) {
 8002f96:	693b      	ldr	r3, [r7, #16]
 8002f98:	3301      	adds	r3, #1
 8002f9a:	613b      	str	r3, [r7, #16]
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	2b3b      	cmp	r3, #59	; 0x3b
 8002fa0:	ddc5      	ble.n	8002f2e <WS2812_Send+0x1a>
		}
	}

	for (int i = 0; i < 50; i++) {
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60bb      	str	r3, [r7, #8]
 8002fa6:	e00a      	b.n	8002fbe <WS2812_Send+0xaa>
		pwmData[indx] = 0;
 8002fa8:	4a10      	ldr	r2, [pc, #64]	; (8002fec <WS2812_Send+0xd8>)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	2100      	movs	r1, #0
 8002fae:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		indx++;
 8002fb2:	697b      	ldr	r3, [r7, #20]
 8002fb4:	3301      	adds	r3, #1
 8002fb6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < 50; i++) {
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	3301      	adds	r3, #1
 8002fbc:	60bb      	str	r3, [r7, #8]
 8002fbe:	68bb      	ldr	r3, [r7, #8]
 8002fc0:	2b31      	cmp	r3, #49	; 0x31
 8002fc2:	ddf1      	ble.n	8002fa8 <WS2812_Send+0x94>
	}

	HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t*) pwmData, indx);
 8002fc4:	697b      	ldr	r3, [r7, #20]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	4a08      	ldr	r2, [pc, #32]	; (8002fec <WS2812_Send+0xd8>)
 8002fca:	2100      	movs	r1, #0
 8002fcc:	4808      	ldr	r0, [pc, #32]	; (8002ff0 <WS2812_Send+0xdc>)
 8002fce:	f003 ffeb 	bl	8006fa8 <HAL_TIM_PWM_Start_DMA>
	datasentflag = 0;
 8002fd2:	4b04      	ldr	r3, [pc, #16]	; (8002fe4 <WS2812_Send+0xd0>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	701a      	strb	r2, [r3, #0]
 8002fd8:	e000      	b.n	8002fdc <WS2812_Send+0xc8>
		return;
 8002fda:	bf00      	nop
}
 8002fdc:	3718      	adds	r7, #24
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	bd80      	pop	{r7, pc}
 8002fe2:	bf00      	nop
 8002fe4:	20000219 	.word	0x20000219
 8002fe8:	20000b50 	.word	0x20000b50
 8002fec:	20000c40 	.word	0x20000c40
 8002ff0:	20001a10 	.word	0x20001a10

08002ff4 <HAL_TIM_PWM_PulseFinishedCallback>:

void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
	if (htim == &htim3) {
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	4a07      	ldr	r2, [pc, #28]	; (800301c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d106      	bne.n	8003012 <HAL_TIM_PWM_PulseFinishedCallback+0x1e>
		HAL_TIM_PWM_Stop_DMA(&htim3, TIM_CHANNEL_1);
 8003004:	2100      	movs	r1, #0
 8003006:	4805      	ldr	r0, [pc, #20]	; (800301c <HAL_TIM_PWM_PulseFinishedCallback+0x28>)
 8003008:	f004 f97e 	bl	8007308 <HAL_TIM_PWM_Stop_DMA>
		datasentflag = 1;
 800300c:	4b04      	ldr	r3, [pc, #16]	; (8003020 <HAL_TIM_PWM_PulseFinishedCallback+0x2c>)
 800300e:	2201      	movs	r2, #1
 8003010:	701a      	strb	r2, [r3, #0]
	}
}
 8003012:	bf00      	nop
 8003014:	3708      	adds	r7, #8
 8003016:	46bd      	mov	sp, r7
 8003018:	bd80      	pop	{r7, pc}
 800301a:	bf00      	nop
 800301c:	20001a10 	.word	0x20001a10
 8003020:	20000219 	.word	0x20000219
 8003024:	00000000 	.word	0x00000000

08003028 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8003028:	b5b0      	push	{r4, r5, r7, lr}
 800302a:	b082      	sub	sp, #8
 800302c:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */

	MBvariables.x_target_acceleration_time = 1;
 800302e:	4b62      	ldr	r3, [pc, #392]	; (80031b8 <main+0x190>)
 8003030:	2201      	movs	r2, #1
 8003032:	845a      	strh	r2, [r3, #34]	; 0x22
	MBvariables.x_target_speed = 3000;
 8003034:	4b60      	ldr	r3, [pc, #384]	; (80031b8 <main+0x190>)
 8003036:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800303a:	841a      	strh	r2, [r3, #32]

	corners[0].x = -68.0;
 800303c:	4b5f      	ldr	r3, [pc, #380]	; (80031bc <main+0x194>)
 800303e:	4a60      	ldr	r2, [pc, #384]	; (80031c0 <main+0x198>)
 8003040:	601a      	str	r2, [r3, #0]
	corners[0].y = 7.1;
 8003042:	4b5e      	ldr	r3, [pc, #376]	; (80031bc <main+0x194>)
 8003044:	4a5f      	ldr	r2, [pc, #380]	; (80031c4 <main+0x19c>)
 8003046:	605a      	str	r2, [r3, #4]
	corners[1].x = -29.4;
 8003048:	4b5c      	ldr	r3, [pc, #368]	; (80031bc <main+0x194>)
 800304a:	4a5f      	ldr	r2, [pc, #380]	; (80031c8 <main+0x1a0>)
 800304c:	609a      	str	r2, [r3, #8]
	corners[1].y = 52.7;
 800304e:	4b5b      	ldr	r3, [pc, #364]	; (80031bc <main+0x194>)
 8003050:	4a5e      	ldr	r2, [pc, #376]	; (80031cc <main+0x1a4>)
 8003052:	60da      	str	r2, [r3, #12]
	corners[2].x = 8.2;
 8003054:	4b59      	ldr	r3, [pc, #356]	; (80031bc <main+0x194>)
 8003056:	4a5e      	ldr	r2, [pc, #376]	; (80031d0 <main+0x1a8>)
 8003058:	611a      	str	r2, [r3, #16]
	corners[2].y = 21.2;
 800305a:	4b58      	ldr	r3, [pc, #352]	; (80031bc <main+0x194>)
 800305c:	4a5d      	ldr	r2, [pc, #372]	; (80031d4 <main+0x1ac>)
 800305e:	615a      	str	r2, [r3, #20]
	localize(corners, pick, &origin, &angle);
 8003060:	4b5d      	ldr	r3, [pc, #372]	; (80031d8 <main+0x1b0>)
 8003062:	4a5e      	ldr	r2, [pc, #376]	; (80031dc <main+0x1b4>)
 8003064:	495e      	ldr	r1, [pc, #376]	; (80031e0 <main+0x1b8>)
 8003066:	4855      	ldr	r0, [pc, #340]	; (80031bc <main+0x194>)
 8003068:	f7ff f802 	bl	8002070 <localize>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800306c:	f001 fa82 	bl	8004574 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8003070:	f000 f8c4 	bl	80031fc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8003074:	f7fe fe7c 	bl	8001d70 <MX_GPIO_Init>
	MX_DMA_Init();
 8003078:	f7fe fe52 	bl	8001d20 <MX_DMA_Init>
	MX_USART2_UART_Init();
 800307c:	f001 f96e 	bl	800435c <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8003080:	f7fe ff02 	bl	8001e88 <MX_I2C1_Init>
	MX_TIM1_Init();
 8003084:	f000 fa9c 	bl	80035c0 <MX_TIM1_Init>
	MX_TIM2_Init();
 8003088:	f000 fb3a 	bl	8003700 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 800308c:	f001 f93c 	bl	8004308 <MX_USART1_UART_Init>
	MX_ADC1_Init();
 8003090:	f7fe fdb0 	bl	8001bf4 <MX_ADC1_Init>
	MX_TIM9_Init();
 8003094:	f000 fbfe 	bl	8003894 <MX_TIM9_Init>
	MX_TIM11_Init();
 8003098:	f000 fc36 	bl	8003908 <MX_TIM11_Init>
	MX_TIM3_Init();
 800309c:	f000 fb84 	bl	80037a8 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */

	// start timer 1 in PWM for motor
	HAL_TIM_Base_Start(&htim1);
 80030a0:	4850      	ldr	r0, [pc, #320]	; (80031e4 <main+0x1bc>)
 80030a2:	f003 fd49 	bl	8006b38 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80030a6:	2100      	movs	r1, #0
 80030a8:	484e      	ldr	r0, [pc, #312]	; (80031e4 <main+0x1bc>)
 80030aa:	f003 fecd 	bl	8006e48 <HAL_TIM_PWM_Start>

	// Start timer in encoder mode
	HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_1 | TIM_CHANNEL_2);
 80030ae:	2104      	movs	r1, #4
 80030b0:	484d      	ldr	r0, [pc, #308]	; (80031e8 <main+0x1c0>)
 80030b2:	f004 fb71 	bl	8007798 <HAL_TIM_Encoder_Start>

	// Timer 9 Timer Interrupt (1000Hz)
	HAL_TIM_Base_Start_IT(&htim9);
 80030b6:	484d      	ldr	r0, [pc, #308]	; (80031ec <main+0x1c4>)
 80030b8:	f003 fd98 	bl	8006bec <HAL_TIM_Base_Start_IT>

	// Initialize modbus
	modbus_init();
 80030bc:	f7ff fc6c 	bl	8002998 <modbus_init>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		Modbus_Protocal_Worker();
 80030c0:	f7fe faa8 	bl	8001614 <Modbus_Protocal_Worker>
		modbus_heartbeat_handler(&MBvariables);
 80030c4:	483c      	ldr	r0, [pc, #240]	; (80031b8 <main+0x190>)
 80030c6:	f7ff fc83 	bl	80029d0 <modbus_heartbeat_handler>
		modbus_data_sync(&MBvariables);
 80030ca:	483b      	ldr	r0, [pc, #236]	; (80031b8 <main+0x190>)
 80030cc:	f7ff fcc2 	bl	8002a54 <modbus_data_sync>
		QEIReadHome = getLocalPosition();
 80030d0:	f7fe ffb0 	bl	8002034 <getLocalPosition>
 80030d4:	4603      	mov	r3, r0
 80030d6:	4a46      	ldr	r2, [pc, #280]	; (80031f0 <main+0x1c8>)
 80030d8:	6013      	str	r3, [r2, #0]
		QEIReadRaw = getRawPosition();
 80030da:	f7fe ffbd 	bl	8002058 <getRawPosition>
 80030de:	4603      	mov	r3, r0
 80030e0:	4a44      	ldr	r2, [pc, #272]	; (80031f4 <main+0x1cc>)
 80030e2:	6013      	str	r3, [r2, #0]
		main_logic(&MBvariables);
 80030e4:	4834      	ldr	r0, [pc, #208]	; (80031b8 <main+0x190>)
 80030e6:	f7ff fdaf 	bl	8002c48 <main_logic>

		for (int i = 0; i < 60; i++) {
 80030ea:	2300      	movs	r3, #0
 80030ec:	607b      	str	r3, [r7, #4]
 80030ee:	e056      	b.n	800319e <main+0x176>
			Set_LED(i, (i * 255.0 / 59.0), 255.0 - (i * 255.0 / 59.0), (i * 255.0 / 59.0));
 80030f0:	6878      	ldr	r0, [r7, #4]
 80030f2:	f7fd fa1f 	bl	8000534 <__aeabi_i2d>
 80030f6:	a32e      	add	r3, pc, #184	; (adr r3, 80031b0 <main+0x188>)
 80030f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030fc:	f7fd fa84 	bl	8000608 <__aeabi_dmul>
 8003100:	4602      	mov	r2, r0
 8003102:	460b      	mov	r3, r1
 8003104:	4610      	mov	r0, r2
 8003106:	4619      	mov	r1, r3
 8003108:	f04f 0200 	mov.w	r2, #0
 800310c:	4b3a      	ldr	r3, [pc, #232]	; (80031f8 <main+0x1d0>)
 800310e:	f7fd fba5 	bl	800085c <__aeabi_ddiv>
 8003112:	4602      	mov	r2, r0
 8003114:	460b      	mov	r3, r1
 8003116:	4610      	mov	r0, r2
 8003118:	4619      	mov	r1, r3
 800311a:	f7fd fd25 	bl	8000b68 <__aeabi_d2iz>
 800311e:	4604      	mov	r4, r0
 8003120:	6878      	ldr	r0, [r7, #4]
 8003122:	f7fd fa07 	bl	8000534 <__aeabi_i2d>
 8003126:	a322      	add	r3, pc, #136	; (adr r3, 80031b0 <main+0x188>)
 8003128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800312c:	f7fd fa6c 	bl	8000608 <__aeabi_dmul>
 8003130:	4602      	mov	r2, r0
 8003132:	460b      	mov	r3, r1
 8003134:	4610      	mov	r0, r2
 8003136:	4619      	mov	r1, r3
 8003138:	f04f 0200 	mov.w	r2, #0
 800313c:	4b2e      	ldr	r3, [pc, #184]	; (80031f8 <main+0x1d0>)
 800313e:	f7fd fb8d 	bl	800085c <__aeabi_ddiv>
 8003142:	4602      	mov	r2, r0
 8003144:	460b      	mov	r3, r1
 8003146:	a11a      	add	r1, pc, #104	; (adr r1, 80031b0 <main+0x188>)
 8003148:	e9d1 0100 	ldrd	r0, r1, [r1]
 800314c:	f7fd f8a4 	bl	8000298 <__aeabi_dsub>
 8003150:	4602      	mov	r2, r0
 8003152:	460b      	mov	r3, r1
 8003154:	4610      	mov	r0, r2
 8003156:	4619      	mov	r1, r3
 8003158:	f7fd fd06 	bl	8000b68 <__aeabi_d2iz>
 800315c:	4605      	mov	r5, r0
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fd f9e8 	bl	8000534 <__aeabi_i2d>
 8003164:	a312      	add	r3, pc, #72	; (adr r3, 80031b0 <main+0x188>)
 8003166:	e9d3 2300 	ldrd	r2, r3, [r3]
 800316a:	f7fd fa4d 	bl	8000608 <__aeabi_dmul>
 800316e:	4602      	mov	r2, r0
 8003170:	460b      	mov	r3, r1
 8003172:	4610      	mov	r0, r2
 8003174:	4619      	mov	r1, r3
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	4b1f      	ldr	r3, [pc, #124]	; (80031f8 <main+0x1d0>)
 800317c:	f7fd fb6e 	bl	800085c <__aeabi_ddiv>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4610      	mov	r0, r2
 8003186:	4619      	mov	r1, r3
 8003188:	f7fd fcee 	bl	8000b68 <__aeabi_d2iz>
 800318c:	4603      	mov	r3, r0
 800318e:	462a      	mov	r2, r5
 8003190:	4621      	mov	r1, r4
 8003192:	6878      	ldr	r0, [r7, #4]
 8003194:	f7ff fe0c 	bl	8002db0 <Set_LED>
		for (int i = 0; i < 60; i++) {
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	3301      	adds	r3, #1
 800319c:	607b      	str	r3, [r7, #4]
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	2b3b      	cmp	r3, #59	; 0x3b
 80031a2:	dda5      	ble.n	80030f0 <main+0xc8>
		}
		Set_Brightness(5);
 80031a4:	2005      	movs	r0, #5
 80031a6:	f7ff fe33 	bl	8002e10 <Set_Brightness>
		WS2812_Send();
 80031aa:	f7ff feb3 	bl	8002f14 <WS2812_Send>
		Modbus_Protocal_Worker();
 80031ae:	e787      	b.n	80030c0 <main+0x98>
 80031b0:	00000000 	.word	0x00000000
 80031b4:	406fe000 	.word	0x406fe000
 80031b8:	20001864 	.word	0x20001864
 80031bc:	200017f8 	.word	0x200017f8
 80031c0:	c2880000 	.word	0xc2880000
 80031c4:	40e33333 	.word	0x40e33333
 80031c8:	c1eb3333 	.word	0xc1eb3333
 80031cc:	4252cccd 	.word	0x4252cccd
 80031d0:	41033333 	.word	0x41033333
 80031d4:	41a9999a 	.word	0x41a9999a
 80031d8:	20001860 	.word	0x20001860
 80031dc:	20001858 	.word	0x20001858
 80031e0:	20001810 	.word	0x20001810
 80031e4:	200018a8 	.word	0x200018a8
 80031e8:	2000195c 	.word	0x2000195c
 80031ec:	20001ac4 	.word	0x20001ac4
 80031f0:	200017e8 	.word	0x200017e8
 80031f4:	200017e4 	.word	0x200017e4
 80031f8:	404d8000 	.word	0x404d8000

080031fc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b094      	sub	sp, #80	; 0x50
 8003200:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8003202:	f107 0320 	add.w	r3, r7, #32
 8003206:	2230      	movs	r2, #48	; 0x30
 8003208:	2100      	movs	r1, #0
 800320a:	4618      	mov	r0, r3
 800320c:	f006 ffa6 	bl	800a15c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8003210:	f107 030c 	add.w	r3, r7, #12
 8003214:	2200      	movs	r2, #0
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	605a      	str	r2, [r3, #4]
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	60da      	str	r2, [r3, #12]
 800321e:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8003220:	2300      	movs	r3, #0
 8003222:	60bb      	str	r3, [r7, #8]
 8003224:	4b27      	ldr	r3, [pc, #156]	; (80032c4 <SystemClock_Config+0xc8>)
 8003226:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003228:	4a26      	ldr	r2, [pc, #152]	; (80032c4 <SystemClock_Config+0xc8>)
 800322a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800322e:	6413      	str	r3, [r2, #64]	; 0x40
 8003230:	4b24      	ldr	r3, [pc, #144]	; (80032c4 <SystemClock_Config+0xc8>)
 8003232:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003234:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003238:	60bb      	str	r3, [r7, #8]
 800323a:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800323c:	2300      	movs	r3, #0
 800323e:	607b      	str	r3, [r7, #4]
 8003240:	4b21      	ldr	r3, [pc, #132]	; (80032c8 <SystemClock_Config+0xcc>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a20      	ldr	r2, [pc, #128]	; (80032c8 <SystemClock_Config+0xcc>)
 8003246:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800324a:	6013      	str	r3, [r2, #0]
 800324c:	4b1e      	ldr	r3, [pc, #120]	; (80032c8 <SystemClock_Config+0xcc>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003254:	607b      	str	r3, [r7, #4]
 8003256:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003258:	2302      	movs	r3, #2
 800325a:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800325c:	2301      	movs	r3, #1
 800325e:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003260:	2310      	movs	r3, #16
 8003262:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003264:	2302      	movs	r3, #2
 8003266:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003268:	2300      	movs	r3, #0
 800326a:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 800326c:	2308      	movs	r3, #8
 800326e:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 8003270:	2364      	movs	r3, #100	; 0x64
 8003272:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003274:	2302      	movs	r3, #2
 8003276:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8003278:	2304      	movs	r3, #4
 800327a:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800327c:	f107 0320 	add.w	r3, r7, #32
 8003280:	4618      	mov	r0, r3
 8003282:	f002 ff65 	bl	8006150 <HAL_RCC_OscConfig>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d001      	beq.n	8003290 <SystemClock_Config+0x94>
		Error_Handler();
 800328c:	f000 f82e 	bl	80032ec <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003290:	230f      	movs	r3, #15
 8003292:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003294:	2302      	movs	r3, #2
 8003296:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003298:	2300      	movs	r3, #0
 800329a:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800329c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032a0:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80032a2:	2300      	movs	r3, #0
 80032a4:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80032a6:	f107 030c 	add.w	r3, r7, #12
 80032aa:	2103      	movs	r1, #3
 80032ac:	4618      	mov	r0, r3
 80032ae:	f003 f9c7 	bl	8006640 <HAL_RCC_ClockConfig>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d001      	beq.n	80032bc <SystemClock_Config+0xc0>
		Error_Handler();
 80032b8:	f000 f818 	bl	80032ec <Error_Handler>
	}
}
 80032bc:	bf00      	nop
 80032be:	3750      	adds	r7, #80	; 0x50
 80032c0:	46bd      	mov	sp, r7
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40023800 	.word	0x40023800
 80032c8:	40007000 	.word	0x40007000

080032cc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b082      	sub	sp, #8
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
	if (htim == &htim9) {
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a04      	ldr	r2, [pc, #16]	; (80032e8 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d101      	bne.n	80032e0 <HAL_TIM_PeriodElapsedCallback+0x14>
		interrupt_logic();
 80032dc:	f7ff fcd0 	bl	8002c80 <interrupt_logic>
	}
}
 80032e0:	bf00      	nop
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	20001ac4 	.word	0x20001ac4

080032ec <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032f0:	b672      	cpsid	i
}
 80032f2:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80032f4:	e7fe      	b.n	80032f4 <Error_Handler+0x8>
	...

080032f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b082      	sub	sp, #8
 80032fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	4b10      	ldr	r3, [pc, #64]	; (8003344 <HAL_MspInit+0x4c>)
 8003304:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003306:	4a0f      	ldr	r2, [pc, #60]	; (8003344 <HAL_MspInit+0x4c>)
 8003308:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800330c:	6453      	str	r3, [r2, #68]	; 0x44
 800330e:	4b0d      	ldr	r3, [pc, #52]	; (8003344 <HAL_MspInit+0x4c>)
 8003310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003312:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003316:	607b      	str	r3, [r7, #4]
 8003318:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800331a:	2300      	movs	r3, #0
 800331c:	603b      	str	r3, [r7, #0]
 800331e:	4b09      	ldr	r3, [pc, #36]	; (8003344 <HAL_MspInit+0x4c>)
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	4a08      	ldr	r2, [pc, #32]	; (8003344 <HAL_MspInit+0x4c>)
 8003324:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003328:	6413      	str	r3, [r2, #64]	; 0x40
 800332a:	4b06      	ldr	r3, [pc, #24]	; (8003344 <HAL_MspInit+0x4c>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003332:	603b      	str	r3, [r7, #0]
 8003334:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003336:	2007      	movs	r0, #7
 8003338:	f001 fcd0 	bl	8004cdc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800333c:	bf00      	nop
 800333e:	3708      	adds	r7, #8
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	40023800 	.word	0x40023800

08003348 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003348:	b480      	push	{r7}
 800334a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800334c:	e7fe      	b.n	800334c <NMI_Handler+0x4>

0800334e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800334e:	b480      	push	{r7}
 8003350:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003352:	e7fe      	b.n	8003352 <HardFault_Handler+0x4>

08003354 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003354:	b480      	push	{r7}
 8003356:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003358:	e7fe      	b.n	8003358 <MemManage_Handler+0x4>

0800335a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800335a:	b480      	push	{r7}
 800335c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800335e:	e7fe      	b.n	800335e <BusFault_Handler+0x4>

08003360 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003364:	e7fe      	b.n	8003364 <UsageFault_Handler+0x4>

08003366 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003366:	b480      	push	{r7}
 8003368:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800336a:	bf00      	nop
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003378:	bf00      	nop
 800337a:	46bd      	mov	sp, r7
 800337c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003380:	4770      	bx	lr

08003382 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003382:	b480      	push	{r7}
 8003384:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003386:	bf00      	nop
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr

08003390 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003394:	f001 f940 	bl	8004618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003398:	bf00      	nop
 800339a:	bd80      	pop	{r7, pc}

0800339c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 80033a0:	4802      	ldr	r0, [pc, #8]	; (80033ac <DMA1_Stream4_IRQHandler+0x10>)
 80033a2:	f001 fe75 	bl	8005090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20001c2c 	.word	0x20001c2c

080033b0 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80033b4:	4802      	ldr	r0, [pc, #8]	; (80033c0 <DMA1_Stream6_IRQHandler+0x10>)
 80033b6:	f001 fe6b 	bl	8005090 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20001db4 	.word	0x20001db4

080033c4 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033c8:	4803      	ldr	r0, [pc, #12]	; (80033d8 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 80033ca:	f004 fa73 	bl	80078b4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 80033ce:	4803      	ldr	r0, [pc, #12]	; (80033dc <TIM1_BRK_TIM9_IRQHandler+0x18>)
 80033d0:	f004 fa70 	bl	80078b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80033d4:	bf00      	nop
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	200018a8 	.word	0x200018a8
 80033dc:	20001ac4 	.word	0x20001ac4

080033e0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80033e0:	b580      	push	{r7, lr}
 80033e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80033e4:	4803      	ldr	r0, [pc, #12]	; (80033f4 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80033e6:	f004 fa65 	bl	80078b4 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80033ea:	4803      	ldr	r0, [pc, #12]	; (80033f8 <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80033ec:	f004 fa62 	bl	80078b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80033f0:	bf00      	nop
 80033f2:	bd80      	pop	{r7, pc}
 80033f4:	200018a8 	.word	0x200018a8
 80033f8:	20001b78 	.word	0x20001b78

080033fc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003400:	4802      	ldr	r0, [pc, #8]	; (800340c <USART2_IRQHandler+0x10>)
 8003402:	f005 fe2d 	bl	8009060 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003406:	bf00      	nop
 8003408:	bd80      	pop	{r7, pc}
 800340a:	bf00      	nop
 800340c:	20001d40 	.word	0x20001d40

08003410 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
  return 1;
 8003414:	2301      	movs	r3, #1
}
 8003416:	4618      	mov	r0, r3
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <_kill>:

int _kill(int pid, int sig)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800342a:	f006 fe5f 	bl	800a0ec <__errno>
 800342e:	4603      	mov	r3, r0
 8003430:	2216      	movs	r2, #22
 8003432:	601a      	str	r2, [r3, #0]
  return -1;
 8003434:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003438:	4618      	mov	r0, r3
 800343a:	3708      	adds	r7, #8
 800343c:	46bd      	mov	sp, r7
 800343e:	bd80      	pop	{r7, pc}

08003440 <_exit>:

void _exit (int status)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b082      	sub	sp, #8
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003448:	f04f 31ff 	mov.w	r1, #4294967295
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f7ff ffe7 	bl	8003420 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003452:	e7fe      	b.n	8003452 <_exit+0x12>

08003454 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b086      	sub	sp, #24
 8003458:	af00      	add	r7, sp, #0
 800345a:	60f8      	str	r0, [r7, #12]
 800345c:	60b9      	str	r1, [r7, #8]
 800345e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003460:	2300      	movs	r3, #0
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	e00a      	b.n	800347c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003466:	f3af 8000 	nop.w
 800346a:	4601      	mov	r1, r0
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	1c5a      	adds	r2, r3, #1
 8003470:	60ba      	str	r2, [r7, #8]
 8003472:	b2ca      	uxtb	r2, r1
 8003474:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	3301      	adds	r3, #1
 800347a:	617b      	str	r3, [r7, #20]
 800347c:	697a      	ldr	r2, [r7, #20]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	dbf0      	blt.n	8003466 <_read+0x12>
  }

  return len;
 8003484:	687b      	ldr	r3, [r7, #4]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3718      	adds	r7, #24
 800348a:	46bd      	mov	sp, r7
 800348c:	bd80      	pop	{r7, pc}

0800348e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800348e:	b580      	push	{r7, lr}
 8003490:	b086      	sub	sp, #24
 8003492:	af00      	add	r7, sp, #0
 8003494:	60f8      	str	r0, [r7, #12]
 8003496:	60b9      	str	r1, [r7, #8]
 8003498:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800349a:	2300      	movs	r3, #0
 800349c:	617b      	str	r3, [r7, #20]
 800349e:	e009      	b.n	80034b4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034a0:	68bb      	ldr	r3, [r7, #8]
 80034a2:	1c5a      	adds	r2, r3, #1
 80034a4:	60ba      	str	r2, [r7, #8]
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ae:	697b      	ldr	r3, [r7, #20]
 80034b0:	3301      	adds	r3, #1
 80034b2:	617b      	str	r3, [r7, #20]
 80034b4:	697a      	ldr	r2, [r7, #20]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	dbf1      	blt.n	80034a0 <_write+0x12>
  }
  return len;
 80034bc:	687b      	ldr	r3, [r7, #4]
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}

080034c6 <_close>:

int _close(int file)
{
 80034c6:	b480      	push	{r7}
 80034c8:	b083      	sub	sp, #12
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034ce:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034d2:	4618      	mov	r0, r3
 80034d4:	370c      	adds	r7, #12
 80034d6:	46bd      	mov	sp, r7
 80034d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034dc:	4770      	bx	lr

080034de <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034de:	b480      	push	{r7}
 80034e0:	b083      	sub	sp, #12
 80034e2:	af00      	add	r7, sp, #0
 80034e4:	6078      	str	r0, [r7, #4]
 80034e6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034e8:	683b      	ldr	r3, [r7, #0]
 80034ea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80034ee:	605a      	str	r2, [r3, #4]
  return 0;
 80034f0:	2300      	movs	r3, #0
}
 80034f2:	4618      	mov	r0, r3
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <_isatty>:

int _isatty(int file)
{
 80034fe:	b480      	push	{r7}
 8003500:	b083      	sub	sp, #12
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003506:	2301      	movs	r3, #1
}
 8003508:	4618      	mov	r0, r3
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003514:	b480      	push	{r7}
 8003516:	b085      	sub	sp, #20
 8003518:	af00      	add	r7, sp, #0
 800351a:	60f8      	str	r0, [r7, #12]
 800351c:	60b9      	str	r1, [r7, #8]
 800351e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003520:	2300      	movs	r3, #0
}
 8003522:	4618      	mov	r0, r3
 8003524:	3714      	adds	r7, #20
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
	...

08003530 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003530:	b580      	push	{r7, lr}
 8003532:	b086      	sub	sp, #24
 8003534:	af00      	add	r7, sp, #0
 8003536:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003538:	4a14      	ldr	r2, [pc, #80]	; (800358c <_sbrk+0x5c>)
 800353a:	4b15      	ldr	r3, [pc, #84]	; (8003590 <_sbrk+0x60>)
 800353c:	1ad3      	subs	r3, r2, r3
 800353e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003544:	4b13      	ldr	r3, [pc, #76]	; (8003594 <_sbrk+0x64>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d102      	bne.n	8003552 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800354c:	4b11      	ldr	r3, [pc, #68]	; (8003594 <_sbrk+0x64>)
 800354e:	4a12      	ldr	r2, [pc, #72]	; (8003598 <_sbrk+0x68>)
 8003550:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003552:	4b10      	ldr	r3, [pc, #64]	; (8003594 <_sbrk+0x64>)
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4413      	add	r3, r2
 800355a:	693a      	ldr	r2, [r7, #16]
 800355c:	429a      	cmp	r2, r3
 800355e:	d207      	bcs.n	8003570 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003560:	f006 fdc4 	bl	800a0ec <__errno>
 8003564:	4603      	mov	r3, r0
 8003566:	220c      	movs	r2, #12
 8003568:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800356a:	f04f 33ff 	mov.w	r3, #4294967295
 800356e:	e009      	b.n	8003584 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003570:	4b08      	ldr	r3, [pc, #32]	; (8003594 <_sbrk+0x64>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003576:	4b07      	ldr	r3, [pc, #28]	; (8003594 <_sbrk+0x64>)
 8003578:	681a      	ldr	r2, [r3, #0]
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	4413      	add	r3, r2
 800357e:	4a05      	ldr	r2, [pc, #20]	; (8003594 <_sbrk+0x64>)
 8003580:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003582:	68fb      	ldr	r3, [r7, #12]
}
 8003584:	4618      	mov	r0, r3
 8003586:	3718      	adds	r7, #24
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}
 800358c:	20020000 	.word	0x20020000
 8003590:	00000400 	.word	0x00000400
 8003594:	200018a4 	.word	0x200018a4
 8003598:	20001e28 	.word	0x20001e28

0800359c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800359c:	b480      	push	{r7}
 800359e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035a0:	4b06      	ldr	r3, [pc, #24]	; (80035bc <SystemInit+0x20>)
 80035a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035a6:	4a05      	ldr	r2, [pc, #20]	; (80035bc <SystemInit+0x20>)
 80035a8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035ac:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035b0:	bf00      	nop
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	e000ed00 	.word	0xe000ed00

080035c0 <MX_TIM1_Init>:
TIM_HandleTypeDef htim11;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b096      	sub	sp, #88	; 0x58
 80035c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80035c6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80035ca:	2200      	movs	r2, #0
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	605a      	str	r2, [r3, #4]
 80035d0:	609a      	str	r2, [r3, #8]
 80035d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80035d4:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80035d8:	2200      	movs	r2, #0
 80035da:	601a      	str	r2, [r3, #0]
 80035dc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80035de:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
 80035e6:	605a      	str	r2, [r3, #4]
 80035e8:	609a      	str	r2, [r3, #8]
 80035ea:	60da      	str	r2, [r3, #12]
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	615a      	str	r2, [r3, #20]
 80035f0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80035f2:	1d3b      	adds	r3, r7, #4
 80035f4:	2220      	movs	r2, #32
 80035f6:	2100      	movs	r1, #0
 80035f8:	4618      	mov	r0, r3
 80035fa:	f006 fdaf 	bl	800a15c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80035fe:	4b3e      	ldr	r3, [pc, #248]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003600:	4a3e      	ldr	r2, [pc, #248]	; (80036fc <MX_TIM1_Init+0x13c>)
 8003602:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 5-1;
 8003604:	4b3c      	ldr	r3, [pc, #240]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003606:	2204      	movs	r2, #4
 8003608:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800360a:	4b3b      	ldr	r3, [pc, #236]	; (80036f8 <MX_TIM1_Init+0x138>)
 800360c:	2200      	movs	r2, #0
 800360e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 25000-1;
 8003610:	4b39      	ldr	r3, [pc, #228]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003612:	f246 12a7 	movw	r2, #24999	; 0x61a7
 8003616:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003618:	4b37      	ldr	r3, [pc, #220]	; (80036f8 <MX_TIM1_Init+0x138>)
 800361a:	2200      	movs	r2, #0
 800361c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800361e:	4b36      	ldr	r3, [pc, #216]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003620:	2200      	movs	r2, #0
 8003622:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003624:	4b34      	ldr	r3, [pc, #208]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003626:	2200      	movs	r2, #0
 8003628:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800362a:	4833      	ldr	r0, [pc, #204]	; (80036f8 <MX_TIM1_Init+0x138>)
 800362c:	f003 fa28 	bl	8006a80 <HAL_TIM_Base_Init>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8003636:	f7ff fe59 	bl	80032ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800363a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800363e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003640:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8003644:	4619      	mov	r1, r3
 8003646:	482c      	ldr	r0, [pc, #176]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003648:	f004 fb7a 	bl	8007d40 <HAL_TIM_ConfigClockSource>
 800364c:	4603      	mov	r3, r0
 800364e:	2b00      	cmp	r3, #0
 8003650:	d001      	beq.n	8003656 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8003652:	f7ff fe4b 	bl	80032ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003656:	4828      	ldr	r0, [pc, #160]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003658:	f003 fb90 	bl	8006d7c <HAL_TIM_PWM_Init>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	d001      	beq.n	8003666 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8003662:	f7ff fe43 	bl	80032ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003666:	2300      	movs	r3, #0
 8003668:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800366a:	2300      	movs	r3, #0
 800366c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800366e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8003672:	4619      	mov	r1, r3
 8003674:	4820      	ldr	r0, [pc, #128]	; (80036f8 <MX_TIM1_Init+0x138>)
 8003676:	f005 f9c1 	bl	80089fc <HAL_TIMEx_MasterConfigSynchronization>
 800367a:	4603      	mov	r3, r0
 800367c:	2b00      	cmp	r3, #0
 800367e:	d001      	beq.n	8003684 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8003680:	f7ff fe34 	bl	80032ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003684:	2360      	movs	r3, #96	; 0x60
 8003686:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800368c:	2300      	movs	r3, #0
 800368e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8003690:	2300      	movs	r3, #0
 8003692:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003694:	2300      	movs	r3, #0
 8003696:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003698:	2300      	movs	r3, #0
 800369a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800369c:	2300      	movs	r3, #0
 800369e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80036a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80036a4:	2200      	movs	r2, #0
 80036a6:	4619      	mov	r1, r3
 80036a8:	4813      	ldr	r0, [pc, #76]	; (80036f8 <MX_TIM1_Init+0x138>)
 80036aa:	f004 fa87 	bl	8007bbc <HAL_TIM_PWM_ConfigChannel>
 80036ae:	4603      	mov	r3, r0
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d001      	beq.n	80036b8 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80036b4:	f7ff fe1a 	bl	80032ec <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80036b8:	2300      	movs	r3, #0
 80036ba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80036bc:	2300      	movs	r3, #0
 80036be:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80036c0:	2300      	movs	r3, #0
 80036c2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80036c4:	2300      	movs	r3, #0
 80036c6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80036c8:	2300      	movs	r3, #0
 80036ca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80036cc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036d0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80036d2:	2300      	movs	r3, #0
 80036d4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80036d6:	1d3b      	adds	r3, r7, #4
 80036d8:	4619      	mov	r1, r3
 80036da:	4807      	ldr	r0, [pc, #28]	; (80036f8 <MX_TIM1_Init+0x138>)
 80036dc:	f005 f9fc 	bl	8008ad8 <HAL_TIMEx_ConfigBreakDeadTime>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 80036e6:	f7ff fe01 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80036ea:	4803      	ldr	r0, [pc, #12]	; (80036f8 <MX_TIM1_Init+0x138>)
 80036ec:	f000 fa62 	bl	8003bb4 <HAL_TIM_MspPostInit>

}
 80036f0:	bf00      	nop
 80036f2:	3758      	adds	r7, #88	; 0x58
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}
 80036f8:	200018a8 	.word	0x200018a8
 80036fc:	40010000 	.word	0x40010000

08003700 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003700:	b580      	push	{r7, lr}
 8003702:	b08c      	sub	sp, #48	; 0x30
 8003704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003706:	f107 030c 	add.w	r3, r7, #12
 800370a:	2224      	movs	r2, #36	; 0x24
 800370c:	2100      	movs	r1, #0
 800370e:	4618      	mov	r0, r3
 8003710:	f006 fd24 	bl	800a15c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003714:	1d3b      	adds	r3, r7, #4
 8003716:	2200      	movs	r2, #0
 8003718:	601a      	str	r2, [r3, #0]
 800371a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800371c:	4b21      	ldr	r3, [pc, #132]	; (80037a4 <MX_TIM2_Init+0xa4>)
 800371e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003722:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8003724:	4b1f      	ldr	r3, [pc, #124]	; (80037a4 <MX_TIM2_Init+0xa4>)
 8003726:	2200      	movs	r2, #0
 8003728:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800372a:	4b1e      	ldr	r3, [pc, #120]	; (80037a4 <MX_TIM2_Init+0xa4>)
 800372c:	2200      	movs	r2, #0
 800372e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8003730:	4b1c      	ldr	r3, [pc, #112]	; (80037a4 <MX_TIM2_Init+0xa4>)
 8003732:	f04f 32ff 	mov.w	r2, #4294967295
 8003736:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003738:	4b1a      	ldr	r3, [pc, #104]	; (80037a4 <MX_TIM2_Init+0xa4>)
 800373a:	2200      	movs	r2, #0
 800373c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800373e:	4b19      	ldr	r3, [pc, #100]	; (80037a4 <MX_TIM2_Init+0xa4>)
 8003740:	2200      	movs	r2, #0
 8003742:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003744:	2303      	movs	r3, #3
 8003746:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003748:	2300      	movs	r3, #0
 800374a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800374c:	2301      	movs	r3, #1
 800374e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003750:	2300      	movs	r3, #0
 8003752:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8003754:	2300      	movs	r3, #0
 8003756:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003758:	2300      	movs	r3, #0
 800375a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800375c:	2301      	movs	r3, #1
 800375e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003760:	2300      	movs	r3, #0
 8003762:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8003764:	2300      	movs	r3, #0
 8003766:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8003768:	f107 030c 	add.w	r3, r7, #12
 800376c:	4619      	mov	r1, r3
 800376e:	480d      	ldr	r0, [pc, #52]	; (80037a4 <MX_TIM2_Init+0xa4>)
 8003770:	f003 ff5e 	bl	8007630 <HAL_TIM_Encoder_Init>
 8003774:	4603      	mov	r3, r0
 8003776:	2b00      	cmp	r3, #0
 8003778:	d001      	beq.n	800377e <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 800377a:	f7ff fdb7 	bl	80032ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800377e:	2300      	movs	r3, #0
 8003780:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003782:	2300      	movs	r3, #0
 8003784:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003786:	1d3b      	adds	r3, r7, #4
 8003788:	4619      	mov	r1, r3
 800378a:	4806      	ldr	r0, [pc, #24]	; (80037a4 <MX_TIM2_Init+0xa4>)
 800378c:	f005 f936 	bl	80089fc <HAL_TIMEx_MasterConfigSynchronization>
 8003790:	4603      	mov	r3, r0
 8003792:	2b00      	cmp	r3, #0
 8003794:	d001      	beq.n	800379a <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8003796:	f7ff fda9 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800379a:	bf00      	nop
 800379c:	3730      	adds	r7, #48	; 0x30
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}
 80037a2:	bf00      	nop
 80037a4:	2000195c 	.word	0x2000195c

080037a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80037a8:	b580      	push	{r7, lr}
 80037aa:	b08e      	sub	sp, #56	; 0x38
 80037ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80037ae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80037b2:	2200      	movs	r2, #0
 80037b4:	601a      	str	r2, [r3, #0]
 80037b6:	605a      	str	r2, [r3, #4]
 80037b8:	609a      	str	r2, [r3, #8]
 80037ba:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80037bc:	f107 0320 	add.w	r3, r7, #32
 80037c0:	2200      	movs	r2, #0
 80037c2:	601a      	str	r2, [r3, #0]
 80037c4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80037c6:	1d3b      	adds	r3, r7, #4
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]
 80037cc:	605a      	str	r2, [r3, #4]
 80037ce:	609a      	str	r2, [r3, #8]
 80037d0:	60da      	str	r2, [r3, #12]
 80037d2:	611a      	str	r2, [r3, #16]
 80037d4:	615a      	str	r2, [r3, #20]
 80037d6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80037d8:	4b2c      	ldr	r3, [pc, #176]	; (800388c <MX_TIM3_Init+0xe4>)
 80037da:	4a2d      	ldr	r2, [pc, #180]	; (8003890 <MX_TIM3_Init+0xe8>)
 80037dc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80037de:	4b2b      	ldr	r3, [pc, #172]	; (800388c <MX_TIM3_Init+0xe4>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80037e4:	4b29      	ldr	r3, [pc, #164]	; (800388c <MX_TIM3_Init+0xe4>)
 80037e6:	2200      	movs	r2, #0
 80037e8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 125-1;
 80037ea:	4b28      	ldr	r3, [pc, #160]	; (800388c <MX_TIM3_Init+0xe4>)
 80037ec:	227c      	movs	r2, #124	; 0x7c
 80037ee:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80037f0:	4b26      	ldr	r3, [pc, #152]	; (800388c <MX_TIM3_Init+0xe4>)
 80037f2:	2200      	movs	r2, #0
 80037f4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80037f6:	4b25      	ldr	r3, [pc, #148]	; (800388c <MX_TIM3_Init+0xe4>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80037fc:	4823      	ldr	r0, [pc, #140]	; (800388c <MX_TIM3_Init+0xe4>)
 80037fe:	f003 f93f 	bl	8006a80 <HAL_TIM_Base_Init>
 8003802:	4603      	mov	r3, r0
 8003804:	2b00      	cmp	r3, #0
 8003806:	d001      	beq.n	800380c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8003808:	f7ff fd70 	bl	80032ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800380c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003810:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003812:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003816:	4619      	mov	r1, r3
 8003818:	481c      	ldr	r0, [pc, #112]	; (800388c <MX_TIM3_Init+0xe4>)
 800381a:	f004 fa91 	bl	8007d40 <HAL_TIM_ConfigClockSource>
 800381e:	4603      	mov	r3, r0
 8003820:	2b00      	cmp	r3, #0
 8003822:	d001      	beq.n	8003828 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8003824:	f7ff fd62 	bl	80032ec <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8003828:	4818      	ldr	r0, [pc, #96]	; (800388c <MX_TIM3_Init+0xe4>)
 800382a:	f003 faa7 	bl	8006d7c <HAL_TIM_PWM_Init>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d001      	beq.n	8003838 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8003834:	f7ff fd5a 	bl	80032ec <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003838:	2300      	movs	r3, #0
 800383a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800383c:	2300      	movs	r3, #0
 800383e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003840:	f107 0320 	add.w	r3, r7, #32
 8003844:	4619      	mov	r1, r3
 8003846:	4811      	ldr	r0, [pc, #68]	; (800388c <MX_TIM3_Init+0xe4>)
 8003848:	f005 f8d8 	bl	80089fc <HAL_TIMEx_MasterConfigSynchronization>
 800384c:	4603      	mov	r3, r0
 800384e:	2b00      	cmp	r3, #0
 8003850:	d001      	beq.n	8003856 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8003852:	f7ff fd4b 	bl	80032ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003856:	2360      	movs	r3, #96	; 0x60
 8003858:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800385a:	2300      	movs	r3, #0
 800385c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800385e:	2300      	movs	r3, #0
 8003860:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003862:	2300      	movs	r3, #0
 8003864:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003866:	1d3b      	adds	r3, r7, #4
 8003868:	2200      	movs	r2, #0
 800386a:	4619      	mov	r1, r3
 800386c:	4807      	ldr	r0, [pc, #28]	; (800388c <MX_TIM3_Init+0xe4>)
 800386e:	f004 f9a5 	bl	8007bbc <HAL_TIM_PWM_ConfigChannel>
 8003872:	4603      	mov	r3, r0
 8003874:	2b00      	cmp	r3, #0
 8003876:	d001      	beq.n	800387c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8003878:	f7ff fd38 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800387c:	4803      	ldr	r0, [pc, #12]	; (800388c <MX_TIM3_Init+0xe4>)
 800387e:	f000 f999 	bl	8003bb4 <HAL_TIM_MspPostInit>

}
 8003882:	bf00      	nop
 8003884:	3738      	adds	r7, #56	; 0x38
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
 800388a:	bf00      	nop
 800388c:	20001a10 	.word	0x20001a10
 8003890:	40000400 	.word	0x40000400

08003894 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8003894:	b580      	push	{r7, lr}
 8003896:	b084      	sub	sp, #16
 8003898:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800389a:	463b      	mov	r3, r7
 800389c:	2200      	movs	r2, #0
 800389e:	601a      	str	r2, [r3, #0]
 80038a0:	605a      	str	r2, [r3, #4]
 80038a2:	609a      	str	r2, [r3, #8]
 80038a4:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 80038a6:	4b16      	ldr	r3, [pc, #88]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038a8:	4a16      	ldr	r2, [pc, #88]	; (8003904 <MX_TIM9_Init+0x70>)
 80038aa:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 10-1;
 80038ac:	4b14      	ldr	r3, [pc, #80]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038ae:	2209      	movs	r2, #9
 80038b0:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80038b2:	4b13      	ldr	r3, [pc, #76]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 1000-1;
 80038b8:	4b11      	ldr	r3, [pc, #68]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80038be:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80038c0:	4b0f      	ldr	r3, [pc, #60]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80038c6:	4b0e      	ldr	r3, [pc, #56]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038c8:	2200      	movs	r2, #0
 80038ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80038cc:	480c      	ldr	r0, [pc, #48]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038ce:	f003 f8d7 	bl	8006a80 <HAL_TIM_Base_Init>
 80038d2:	4603      	mov	r3, r0
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d001      	beq.n	80038dc <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 80038d8:	f7ff fd08 	bl	80032ec <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80038dc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038e0:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80038e2:	463b      	mov	r3, r7
 80038e4:	4619      	mov	r1, r3
 80038e6:	4806      	ldr	r0, [pc, #24]	; (8003900 <MX_TIM9_Init+0x6c>)
 80038e8:	f004 fa2a 	bl	8007d40 <HAL_TIM_ConfigClockSource>
 80038ec:	4603      	mov	r3, r0
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d001      	beq.n	80038f6 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 80038f2:	f7ff fcfb 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80038f6:	bf00      	nop
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20001ac4 	.word	0x20001ac4
 8003904:	40014000 	.word	0x40014000

08003908 <MX_TIM11_Init>:
/* TIM11 init function */
void MX_TIM11_Init(void)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b088      	sub	sp, #32
 800390c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800390e:	1d3b      	adds	r3, r7, #4
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	605a      	str	r2, [r3, #4]
 8003916:	609a      	str	r2, [r3, #8]
 8003918:	60da      	str	r2, [r3, #12]
 800391a:	611a      	str	r2, [r3, #16]
 800391c:	615a      	str	r2, [r3, #20]
 800391e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8003920:	4b21      	ldr	r3, [pc, #132]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003922:	4a22      	ldr	r2, [pc, #136]	; (80039ac <MX_TIM11_Init+0xa4>)
 8003924:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 99;
 8003926:	4b20      	ldr	r3, [pc, #128]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003928:	2263      	movs	r2, #99	; 0x63
 800392a:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800392c:	4b1e      	ldr	r3, [pc, #120]	; (80039a8 <MX_TIM11_Init+0xa0>)
 800392e:	2200      	movs	r2, #0
 8003930:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 2005;
 8003932:	4b1d      	ldr	r3, [pc, #116]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003934:	f240 72d5 	movw	r2, #2005	; 0x7d5
 8003938:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800393a:	4b1b      	ldr	r3, [pc, #108]	; (80039a8 <MX_TIM11_Init+0xa0>)
 800393c:	2200      	movs	r2, #0
 800393e:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003940:	4b19      	ldr	r3, [pc, #100]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003942:	2200      	movs	r2, #0
 8003944:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8003946:	4818      	ldr	r0, [pc, #96]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003948:	f003 f89a 	bl	8006a80 <HAL_TIM_Base_Init>
 800394c:	4603      	mov	r3, r0
 800394e:	2b00      	cmp	r3, #0
 8003950:	d001      	beq.n	8003956 <MX_TIM11_Init+0x4e>
  {
    Error_Handler();
 8003952:	f7ff fccb 	bl	80032ec <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 8003956:	4814      	ldr	r0, [pc, #80]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003958:	f003 f9aa 	bl	8006cb0 <HAL_TIM_OC_Init>
 800395c:	4603      	mov	r3, r0
 800395e:	2b00      	cmp	r3, #0
 8003960:	d001      	beq.n	8003966 <MX_TIM11_Init+0x5e>
  {
    Error_Handler();
 8003962:	f7ff fcc3 	bl	80032ec <Error_Handler>
  }
  if (HAL_TIM_OnePulse_Init(&htim11, TIM_OPMODE_SINGLE) != HAL_OK)
 8003966:	2108      	movs	r1, #8
 8003968:	480f      	ldr	r0, [pc, #60]	; (80039a8 <MX_TIM11_Init+0xa0>)
 800396a:	f003 fd93 	bl	8007494 <HAL_TIM_OnePulse_Init>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d001      	beq.n	8003978 <MX_TIM11_Init+0x70>
  {
    Error_Handler();
 8003974:	f7ff fcba 	bl	80032ec <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8003978:	2310      	movs	r3, #16
 800397a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1433;
 800397c:	f240 5399 	movw	r3, #1433	; 0x599
 8003980:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003982:	2300      	movs	r3, #0
 8003984:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003986:	2300      	movs	r3, #0
 8003988:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800398a:	1d3b      	adds	r3, r7, #4
 800398c:	2200      	movs	r2, #0
 800398e:	4619      	mov	r1, r3
 8003990:	4805      	ldr	r0, [pc, #20]	; (80039a8 <MX_TIM11_Init+0xa0>)
 8003992:	f004 f8b7 	bl	8007b04 <HAL_TIM_OC_ConfigChannel>
 8003996:	4603      	mov	r3, r0
 8003998:	2b00      	cmp	r3, #0
 800399a:	d001      	beq.n	80039a0 <MX_TIM11_Init+0x98>
  {
    Error_Handler();
 800399c:	f7ff fca6 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 80039a0:	bf00      	nop
 80039a2:	3720      	adds	r7, #32
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	20001b78 	.word	0x20001b78
 80039ac:	40014800 	.word	0x40014800

080039b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	4a53      	ldr	r2, [pc, #332]	; (8003b0c <HAL_TIM_Base_MspInit+0x15c>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d11e      	bne.n	8003a00 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039c2:	2300      	movs	r3, #0
 80039c4:	617b      	str	r3, [r7, #20]
 80039c6:	4b52      	ldr	r3, [pc, #328]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 80039c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ca:	4a51      	ldr	r2, [pc, #324]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 80039cc:	f043 0301 	orr.w	r3, r3, #1
 80039d0:	6453      	str	r3, [r2, #68]	; 0x44
 80039d2:	4b4f      	ldr	r3, [pc, #316]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 80039d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039d6:	f003 0301 	and.w	r3, r3, #1
 80039da:	617b      	str	r3, [r7, #20]
 80039dc:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80039de:	2200      	movs	r2, #0
 80039e0:	2100      	movs	r1, #0
 80039e2:	2018      	movs	r0, #24
 80039e4:	f001 f985 	bl	8004cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80039e8:	2018      	movs	r0, #24
 80039ea:	f001 f99e 	bl	8004d2a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80039ee:	2200      	movs	r2, #0
 80039f0:	2100      	movs	r1, #0
 80039f2:	201a      	movs	r0, #26
 80039f4:	f001 f97d 	bl	8004cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80039f8:	201a      	movs	r0, #26
 80039fa:	f001 f996 	bl	8004d2a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }
}
 80039fe:	e080      	b.n	8003b02 <HAL_TIM_Base_MspInit+0x152>
  else if(tim_baseHandle->Instance==TIM3)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a43      	ldr	r2, [pc, #268]	; (8003b14 <HAL_TIM_Base_MspInit+0x164>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d144      	bne.n	8003a94 <HAL_TIM_Base_MspInit+0xe4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	4b40      	ldr	r3, [pc, #256]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003a10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a12:	4a3f      	ldr	r2, [pc, #252]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003a14:	f043 0302 	orr.w	r3, r3, #2
 8003a18:	6413      	str	r3, [r2, #64]	; 0x40
 8003a1a:	4b3d      	ldr	r3, [pc, #244]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003a1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1e:	f003 0302 	and.w	r3, r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8003a26:	4b3c      	ldr	r3, [pc, #240]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a28:	4a3c      	ldr	r2, [pc, #240]	; (8003b1c <HAL_TIM_Base_MspInit+0x16c>)
 8003a2a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8003a2c:	4b3a      	ldr	r3, [pc, #232]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a2e:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8003a32:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003a34:	4b38      	ldr	r3, [pc, #224]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a36:	2240      	movs	r2, #64	; 0x40
 8003a38:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8003a3a:	4b37      	ldr	r3, [pc, #220]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8003a40:	4b35      	ldr	r3, [pc, #212]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a42:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003a46:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003a48:	4b33      	ldr	r3, [pc, #204]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003a4e:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003a50:	4b31      	ldr	r3, [pc, #196]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003a56:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_NORMAL;
 8003a58:	4b2f      	ldr	r3, [pc, #188]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_LOW;
 8003a5e:	4b2e      	ldr	r3, [pc, #184]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a60:	2200      	movs	r2, #0
 8003a62:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003a64:	4b2c      	ldr	r3, [pc, #176]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8003a6a:	482b      	ldr	r0, [pc, #172]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a6c:	f001 f978 	bl	8004d60 <HAL_DMA_Init>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d001      	beq.n	8003a7a <HAL_TIM_Base_MspInit+0xca>
      Error_Handler();
 8003a76:	f7ff fc39 	bl	80032ec <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	4a26      	ldr	r2, [pc, #152]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a7e:	625a      	str	r2, [r3, #36]	; 0x24
 8003a80:	4a25      	ldr	r2, [pc, #148]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	4a23      	ldr	r2, [pc, #140]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a8a:	639a      	str	r2, [r3, #56]	; 0x38
 8003a8c:	4a22      	ldr	r2, [pc, #136]	; (8003b18 <HAL_TIM_Base_MspInit+0x168>)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6393      	str	r3, [r2, #56]	; 0x38
}
 8003a92:	e036      	b.n	8003b02 <HAL_TIM_Base_MspInit+0x152>
  else if(tim_baseHandle->Instance==TIM9)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a21      	ldr	r2, [pc, #132]	; (8003b20 <HAL_TIM_Base_MspInit+0x170>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d116      	bne.n	8003acc <HAL_TIM_Base_MspInit+0x11c>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	4b1b      	ldr	r3, [pc, #108]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003aa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa6:	4a1a      	ldr	r2, [pc, #104]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003aac:	6453      	str	r3, [r2, #68]	; 0x44
 8003aae:	4b18      	ldr	r3, [pc, #96]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003ab0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ab2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ab6:	60fb      	str	r3, [r7, #12]
 8003ab8:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 8003aba:	2200      	movs	r2, #0
 8003abc:	2100      	movs	r1, #0
 8003abe:	2018      	movs	r0, #24
 8003ac0:	f001 f917 	bl	8004cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8003ac4:	2018      	movs	r0, #24
 8003ac6:	f001 f930 	bl	8004d2a <HAL_NVIC_EnableIRQ>
}
 8003aca:	e01a      	b.n	8003b02 <HAL_TIM_Base_MspInit+0x152>
  else if(tim_baseHandle->Instance==TIM11)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a14      	ldr	r2, [pc, #80]	; (8003b24 <HAL_TIM_Base_MspInit+0x174>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d115      	bne.n	8003b02 <HAL_TIM_Base_MspInit+0x152>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	60bb      	str	r3, [r7, #8]
 8003ada:	4b0d      	ldr	r3, [pc, #52]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003adc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ade:	4a0c      	ldr	r2, [pc, #48]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ae4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ae6:	4b0a      	ldr	r3, [pc, #40]	; (8003b10 <HAL_TIM_Base_MspInit+0x160>)
 8003ae8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aee:	60bb      	str	r3, [r7, #8]
 8003af0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8003af2:	2200      	movs	r2, #0
 8003af4:	2100      	movs	r1, #0
 8003af6:	201a      	movs	r0, #26
 8003af8:	f001 f8fb 	bl	8004cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8003afc:	201a      	movs	r0, #26
 8003afe:	f001 f914 	bl	8004d2a <HAL_NVIC_EnableIRQ>
}
 8003b02:	bf00      	nop
 8003b04:	3718      	adds	r7, #24
 8003b06:	46bd      	mov	sp, r7
 8003b08:	bd80      	pop	{r7, pc}
 8003b0a:	bf00      	nop
 8003b0c:	40010000 	.word	0x40010000
 8003b10:	40023800 	.word	0x40023800
 8003b14:	40000400 	.word	0x40000400
 8003b18:	20001c2c 	.word	0x20001c2c
 8003b1c:	40026070 	.word	0x40026070
 8003b20:	40014000 	.word	0x40014000
 8003b24:	40014800 	.word	0x40014800

08003b28 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003b28:	b580      	push	{r7, lr}
 8003b2a:	b08a      	sub	sp, #40	; 0x28
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b30:	f107 0314 	add.w	r3, r7, #20
 8003b34:	2200      	movs	r2, #0
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	605a      	str	r2, [r3, #4]
 8003b3a:	609a      	str	r2, [r3, #8]
 8003b3c:	60da      	str	r2, [r3, #12]
 8003b3e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM2)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003b48:	d12b      	bne.n	8003ba2 <HAL_TIM_Encoder_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	613b      	str	r3, [r7, #16]
 8003b4e:	4b17      	ldr	r3, [pc, #92]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b52:	4a16      	ldr	r2, [pc, #88]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b54:	f043 0301 	orr.w	r3, r3, #1
 8003b58:	6413      	str	r3, [r2, #64]	; 0x40
 8003b5a:	4b14      	ldr	r3, [pc, #80]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	613b      	str	r3, [r7, #16]
 8003b64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b66:	2300      	movs	r3, #0
 8003b68:	60fb      	str	r3, [r7, #12]
 8003b6a:	4b10      	ldr	r3, [pc, #64]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	4a0f      	ldr	r2, [pc, #60]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b70:	f043 0301 	orr.w	r3, r3, #1
 8003b74:	6313      	str	r3, [r2, #48]	; 0x30
 8003b76:	4b0d      	ldr	r3, [pc, #52]	; (8003bac <HAL_TIM_Encoder_MspInit+0x84>)
 8003b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b7a:	f003 0301 	and.w	r3, r3, #1
 8003b7e:	60fb      	str	r3, [r7, #12]
 8003b80:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003b82:	2303      	movs	r3, #3
 8003b84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b86:	2302      	movs	r3, #2
 8003b88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b8a:	2300      	movs	r3, #0
 8003b8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003b8e:	2300      	movs	r3, #0
 8003b90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003b92:	2301      	movs	r3, #1
 8003b94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b96:	f107 0314 	add.w	r3, r7, #20
 8003b9a:	4619      	mov	r1, r3
 8003b9c:	4804      	ldr	r0, [pc, #16]	; (8003bb0 <HAL_TIM_Encoder_MspInit+0x88>)
 8003b9e:	f001 fced 	bl	800557c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8003ba2:	bf00      	nop
 8003ba4:	3728      	adds	r7, #40	; 0x28
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}
 8003baa:	bf00      	nop
 8003bac:	40023800 	.word	0x40023800
 8003bb0:	40020000 	.word	0x40020000

08003bb4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b08a      	sub	sp, #40	; 0x28
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003bbc:	f107 0314 	add.w	r3, r7, #20
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	601a      	str	r2, [r3, #0]
 8003bc4:	605a      	str	r2, [r3, #4]
 8003bc6:	609a      	str	r2, [r3, #8]
 8003bc8:	60da      	str	r2, [r3, #12]
 8003bca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a24      	ldr	r2, [pc, #144]	; (8003c64 <HAL_TIM_MspPostInit+0xb0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d11f      	bne.n	8003c16 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	613b      	str	r3, [r7, #16]
 8003bda:	4b23      	ldr	r3, [pc, #140]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bde:	4a22      	ldr	r2, [pc, #136]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	6313      	str	r3, [r2, #48]	; 0x30
 8003be6:	4b20      	ldr	r3, [pc, #128]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bea:	f003 0301 	and.w	r3, r3, #1
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003bf2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003bf6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bf8:	2302      	movs	r3, #2
 8003bfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c00:	2300      	movs	r3, #0
 8003c02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003c04:	2301      	movs	r3, #1
 8003c06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c08:	f107 0314 	add.w	r3, r7, #20
 8003c0c:	4619      	mov	r1, r3
 8003c0e:	4817      	ldr	r0, [pc, #92]	; (8003c6c <HAL_TIM_MspPostInit+0xb8>)
 8003c10:	f001 fcb4 	bl	800557c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8003c14:	e022      	b.n	8003c5c <HAL_TIM_MspPostInit+0xa8>
  else if(timHandle->Instance==TIM3)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a15      	ldr	r2, [pc, #84]	; (8003c70 <HAL_TIM_MspPostInit+0xbc>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d11d      	bne.n	8003c5c <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c20:	2300      	movs	r3, #0
 8003c22:	60fb      	str	r3, [r7, #12]
 8003c24:	4b10      	ldr	r3, [pc, #64]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	4a0f      	ldr	r2, [pc, #60]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003c2a:	f043 0301 	orr.w	r3, r3, #1
 8003c2e:	6313      	str	r3, [r2, #48]	; 0x30
 8003c30:	4b0d      	ldr	r3, [pc, #52]	; (8003c68 <HAL_TIM_MspPostInit+0xb4>)
 8003c32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c34:	f003 0301 	and.w	r3, r3, #1
 8003c38:	60fb      	str	r3, [r7, #12]
 8003c3a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003c3c:	2340      	movs	r3, #64	; 0x40
 8003c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c40:	2302      	movs	r3, #2
 8003c42:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c44:	2300      	movs	r3, #0
 8003c46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003c48:	2300      	movs	r3, #0
 8003c4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003c4c:	2302      	movs	r3, #2
 8003c4e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c50:	f107 0314 	add.w	r3, r7, #20
 8003c54:	4619      	mov	r1, r3
 8003c56:	4805      	ldr	r0, [pc, #20]	; (8003c6c <HAL_TIM_MspPostInit+0xb8>)
 8003c58:	f001 fc90 	bl	800557c <HAL_GPIO_Init>
}
 8003c5c:	bf00      	nop
 8003c5e:	3728      	adds	r7, #40	; 0x28
 8003c60:	46bd      	mov	sp, r7
 8003c62:	bd80      	pop	{r7, pc}
 8003c64:	40010000 	.word	0x40010000
 8003c68:	40023800 	.word	0x40023800
 8003c6c:	40020000 	.word	0x40020000
 8003c70:	40000400 	.word	0x40000400
 8003c74:	00000000 	.word	0x00000000

08003c78 <Trajectory>:
float setpoint_now = 0;
float target = 0;

// USER CODE ======================================================================================

void Trajectory(float setpoint_now, float velocity_max, float acceleration_max, int *position_out, float *velocity_out, float *acceleration_out, int homemode) {
 8003c78:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003c7c:	b088      	sub	sp, #32
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	ed87 0a07 	vstr	s0, [r7, #28]
 8003c84:	edc7 0a06 	vstr	s1, [r7, #24]
 8003c88:	ed87 1a05 	vstr	s2, [r7, #20]
 8003c8c:	6138      	str	r0, [r7, #16]
 8003c8e:	60f9      	str	r1, [r7, #12]
 8003c90:	60ba      	str	r2, [r7, #8]
 8003c92:	607b      	str	r3, [r7, #4]
	static float time_err = 0;

	static float setpoint_past = 0;
	static float distance = 0;

	if(homemode == 1){
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d123      	bne.n	8003ce2 <Trajectory+0x6a>
		setpoint_past = 0;
 8003c9a:	4b6b      	ldr	r3, [pc, #428]	; (8003e48 <Trajectory+0x1d0>)
 8003c9c:	f04f 0200 	mov.w	r2, #0
 8003ca0:	601a      	str	r2, [r3, #0]
		setpoint_now = 0;
 8003ca2:	f04f 0300 	mov.w	r3, #0
 8003ca6:	61fb      	str	r3, [r7, #28]
		time_acc = 0;
 8003ca8:	4b68      	ldr	r3, [pc, #416]	; (8003e4c <Trajectory+0x1d4>)
 8003caa:	f04f 0200 	mov.w	r2, #0
 8003cae:	601a      	str	r2, [r3, #0]
		time_const = 0;
 8003cb0:	4b67      	ldr	r3, [pc, #412]	; (8003e50 <Trajectory+0x1d8>)
 8003cb2:	f04f 0200 	mov.w	r2, #0
 8003cb6:	601a      	str	r2, [r3, #0]
		time_total = 0;
 8003cb8:	4b66      	ldr	r3, [pc, #408]	; (8003e54 <Trajectory+0x1dc>)
 8003cba:	f04f 0200 	mov.w	r2, #0
 8003cbe:	601a      	str	r2, [r3, #0]
		time_trajectory = 0;
 8003cc0:	4b65      	ldr	r3, [pc, #404]	; (8003e58 <Trajectory+0x1e0>)
 8003cc2:	f04f 0200 	mov.w	r2, #0
 8003cc6:	601a      	str	r2, [r3, #0]
		time_err = 0;
 8003cc8:	4b64      	ldr	r3, [pc, #400]	; (8003e5c <Trajectory+0x1e4>)
 8003cca:	f04f 0200 	mov.w	r2, #0
 8003cce:	601a      	str	r2, [r3, #0]
		distance = 0;
 8003cd0:	4b63      	ldr	r3, [pc, #396]	; (8003e60 <Trajectory+0x1e8>)
 8003cd2:	f04f 0200 	mov.w	r2, #0
 8003cd6:	601a      	str	r2, [r3, #0]
		position = 0;
 8003cd8:	4b62      	ldr	r3, [pc, #392]	; (8003e64 <Trajectory+0x1ec>)
 8003cda:	f04f 0200 	mov.w	r2, #0
 8003cde:	601a      	str	r2, [r3, #0]
		return;
 8003ce0:	e2eb      	b.n	80042ba <Trajectory+0x642>
	}

	else if(homemode == 0)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d13e      	bne.n	8003d66 <Trajectory+0xee>
	{
		// distance and +-(sign)
		if (setpoint_past != setpoint_now) {
 8003ce8:	4b57      	ldr	r3, [pc, #348]	; (8003e48 <Trajectory+0x1d0>)
 8003cea:	edd3 7a00 	vldr	s15, [r3]
 8003cee:	ed97 7a07 	vldr	s14, [r7, #28]
 8003cf2:	eeb4 7a67 	vcmp.f32	s14, s15
 8003cf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfa:	d031      	beq.n	8003d60 <Trajectory+0xe8>
			distance = setpoint_now - initial_position;
 8003cfc:	4b5a      	ldr	r3, [pc, #360]	; (8003e68 <Trajectory+0x1f0>)
 8003cfe:	edd3 7a00 	vldr	s15, [r3]
 8003d02:	ed97 7a07 	vldr	s14, [r7, #28]
 8003d06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d0a:	4b55      	ldr	r3, [pc, #340]	; (8003e60 <Trajectory+0x1e8>)
 8003d0c:	edc3 7a00 	vstr	s15, [r3]
			setpoint_past = setpoint_now;
 8003d10:	4a4d      	ldr	r2, [pc, #308]	; (8003e48 <Trajectory+0x1d0>)
 8003d12:	69fb      	ldr	r3, [r7, #28]
 8003d14:	6013      	str	r3, [r2, #0]
			if (distance >= 0) {
 8003d16:	4b52      	ldr	r3, [pc, #328]	; (8003e60 <Trajectory+0x1e8>)
 8003d18:	edd3 7a00 	vldr	s15, [r3]
 8003d1c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d24:	db07      	blt.n	8003d36 <Trajectory+0xbe>
				sign = 1;
 8003d26:	4b51      	ldr	r3, [pc, #324]	; (8003e6c <Trajectory+0x1f4>)
 8003d28:	2201      	movs	r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
				abs_distance = distance;
 8003d2c:	4b4c      	ldr	r3, [pc, #304]	; (8003e60 <Trajectory+0x1e8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a4f      	ldr	r2, [pc, #316]	; (8003e70 <Trajectory+0x1f8>)
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	e017      	b.n	8003d66 <Trajectory+0xee>
			} else if (distance < 0) {
 8003d36:	4b4a      	ldr	r3, [pc, #296]	; (8003e60 <Trajectory+0x1e8>)
 8003d38:	edd3 7a00 	vldr	s15, [r3]
 8003d3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d44:	d50f      	bpl.n	8003d66 <Trajectory+0xee>
				sign = -1;
 8003d46:	4b49      	ldr	r3, [pc, #292]	; (8003e6c <Trajectory+0x1f4>)
 8003d48:	f04f 32ff 	mov.w	r2, #4294967295
 8003d4c:	601a      	str	r2, [r3, #0]
				abs_distance = distance * (-1);
 8003d4e:	4b44      	ldr	r3, [pc, #272]	; (8003e60 <Trajectory+0x1e8>)
 8003d50:	edd3 7a00 	vldr	s15, [r3]
 8003d54:	eef1 7a67 	vneg.f32	s15, s15
 8003d58:	4b45      	ldr	r3, [pc, #276]	; (8003e70 <Trajectory+0x1f8>)
 8003d5a:	edc3 7a00 	vstr	s15, [r3]
 8003d5e:	e002      	b.n	8003d66 <Trajectory+0xee>
			}
		} else {
			setpoint_past = setpoint_now;
 8003d60:	4a39      	ldr	r2, [pc, #228]	; (8003e48 <Trajectory+0x1d0>)
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	6013      	str	r3, [r2, #0]
		}
	}

	// Define pattern of trapezoidal_trajectory
	if (abs_distance > ((velocity_max * velocity_max) / acceleration_max)) {
 8003d66:	edd7 7a06 	vldr	s15, [r7, #24]
 8003d6a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8003d6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d72:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003d76:	4b3e      	ldr	r3, [pc, #248]	; (8003e70 <Trajectory+0x1f8>)
 8003d78:	edd3 7a00 	vldr	s15, [r3]
 8003d7c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d84:	d57a      	bpl.n	8003e7c <Trajectory+0x204>
		time_acc = ((velocity_max - 0) / acceleration_max);
 8003d86:	edd7 6a06 	vldr	s13, [r7, #24]
 8003d8a:	ed97 7a05 	vldr	s14, [r7, #20]
 8003d8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d92:	4b2e      	ldr	r3, [pc, #184]	; (8003e4c <Trajectory+0x1d4>)
 8003d94:	edc3 7a00 	vstr	s15, [r3]
		time_const = ((1.0 / velocity_max) * ((abs_distance) - ((velocity_max * velocity_max) / acceleration_max)));
 8003d98:	69b8      	ldr	r0, [r7, #24]
 8003d9a:	f7fc fbdd 	bl	8000558 <__aeabi_f2d>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	f04f 0000 	mov.w	r0, #0
 8003da6:	4933      	ldr	r1, [pc, #204]	; (8003e74 <Trajectory+0x1fc>)
 8003da8:	f7fc fd58 	bl	800085c <__aeabi_ddiv>
 8003dac:	4602      	mov	r2, r0
 8003dae:	460b      	mov	r3, r1
 8003db0:	4614      	mov	r4, r2
 8003db2:	461d      	mov	r5, r3
 8003db4:	4b2e      	ldr	r3, [pc, #184]	; (8003e70 <Trajectory+0x1f8>)
 8003db6:	ed93 7a00 	vldr	s14, [r3]
 8003dba:	edd7 7a06 	vldr	s15, [r7, #24]
 8003dbe:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8003dc2:	edd7 6a05 	vldr	s13, [r7, #20]
 8003dc6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003dca:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dce:	ee17 0a90 	vmov	r0, s15
 8003dd2:	f7fc fbc1 	bl	8000558 <__aeabi_f2d>
 8003dd6:	4602      	mov	r2, r0
 8003dd8:	460b      	mov	r3, r1
 8003dda:	4620      	mov	r0, r4
 8003ddc:	4629      	mov	r1, r5
 8003dde:	f7fc fc13 	bl	8000608 <__aeabi_dmul>
 8003de2:	4602      	mov	r2, r0
 8003de4:	460b      	mov	r3, r1
 8003de6:	4610      	mov	r0, r2
 8003de8:	4619      	mov	r1, r3
 8003dea:	f7fc ff05 	bl	8000bf8 <__aeabi_d2f>
 8003dee:	4603      	mov	r3, r0
 8003df0:	4a17      	ldr	r2, [pc, #92]	; (8003e50 <Trajectory+0x1d8>)
 8003df2:	6013      	str	r3, [r2, #0]
		time_total = (2 * time_acc) + (abs_distance - (velocity_max * velocity_max) / acceleration_max) / velocity_max;
 8003df4:	4b15      	ldr	r3, [pc, #84]	; (8003e4c <Trajectory+0x1d4>)
 8003df6:	edd3 7a00 	vldr	s15, [r3]
 8003dfa:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003dfe:	4b1c      	ldr	r3, [pc, #112]	; (8003e70 <Trajectory+0x1f8>)
 8003e00:	edd3 6a00 	vldr	s13, [r3]
 8003e04:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e08:	ee67 5aa7 	vmul.f32	s11, s15, s15
 8003e0c:	ed97 6a05 	vldr	s12, [r7, #20]
 8003e10:	eec5 7a86 	vdiv.f32	s15, s11, s12
 8003e14:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8003e18:	edd7 6a06 	vldr	s13, [r7, #24]
 8003e1c:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8003e20:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e24:	4b0b      	ldr	r3, [pc, #44]	; (8003e54 <Trajectory+0x1dc>)
 8003e26:	edc3 7a00 	vstr	s15, [r3]
		max_velocity = velocity_max * sign;
 8003e2a:	4b10      	ldr	r3, [pc, #64]	; (8003e6c <Trajectory+0x1f4>)
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	ee07 3a90 	vmov	s15, r3
 8003e32:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003e36:	edd7 7a06 	vldr	s15, [r7, #24]
 8003e3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e3e:	4b0e      	ldr	r3, [pc, #56]	; (8003e78 <Trajectory+0x200>)
 8003e40:	edc3 7a00 	vstr	s15, [r3]
 8003e44:	e056      	b.n	8003ef4 <Trajectory+0x27c>
 8003e46:	bf00      	nop
 8003e48:	20001ca4 	.word	0x20001ca4
 8003e4c:	20001ca8 	.word	0x20001ca8
 8003e50:	20001cac 	.word	0x20001cac
 8003e54:	20001cb0 	.word	0x20001cb0
 8003e58:	20001cb4 	.word	0x20001cb4
 8003e5c:	20001cb8 	.word	0x20001cb8
 8003e60:	20001cbc 	.word	0x20001cbc
 8003e64:	20001c94 	.word	0x20001c94
 8003e68:	20001c90 	.word	0x20001c90
 8003e6c:	20001ca0 	.word	0x20001ca0
 8003e70:	20001c8c 	.word	0x20001c8c
 8003e74:	3ff00000 	.word	0x3ff00000
 8003e78:	20001cc0 	.word	0x20001cc0
	}

	else {
		time_acc = sqrt(abs_distance / acceleration_max);
 8003e7c:	4b8c      	ldr	r3, [pc, #560]	; (80040b0 <Trajectory+0x438>)
 8003e7e:	ed93 7a00 	vldr	s14, [r3]
 8003e82:	edd7 7a05 	vldr	s15, [r7, #20]
 8003e86:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8003e8a:	ee16 0a90 	vmov	r0, s13
 8003e8e:	f7fc fb63 	bl	8000558 <__aeabi_f2d>
 8003e92:	4602      	mov	r2, r0
 8003e94:	460b      	mov	r3, r1
 8003e96:	ec43 2b10 	vmov	d0, r2, r3
 8003e9a:	f00b f855 	bl	800ef48 <sqrt>
 8003e9e:	ec53 2b10 	vmov	r2, r3, d0
 8003ea2:	4610      	mov	r0, r2
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	f7fc fea7 	bl	8000bf8 <__aeabi_d2f>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	4a81      	ldr	r2, [pc, #516]	; (80040b4 <Trajectory+0x43c>)
 8003eae:	6013      	str	r3, [r2, #0]
		time_total = time_acc * 2;
 8003eb0:	4b80      	ldr	r3, [pc, #512]	; (80040b4 <Trajectory+0x43c>)
 8003eb2:	edd3 7a00 	vldr	s15, [r3]
 8003eb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003eba:	4b7f      	ldr	r3, [pc, #508]	; (80040b8 <Trajectory+0x440>)
 8003ebc:	edc3 7a00 	vstr	s15, [r3]
		time_const = 0;
 8003ec0:	4b7e      	ldr	r3, [pc, #504]	; (80040bc <Trajectory+0x444>)
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	601a      	str	r2, [r3, #0]
		position_const = 0;
 8003ec8:	4b7d      	ldr	r3, [pc, #500]	; (80040c0 <Trajectory+0x448>)
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	601a      	str	r2, [r3, #0]
		max_velocity = acceleration_max * time_acc * sign;
 8003ed0:	4b78      	ldr	r3, [pc, #480]	; (80040b4 <Trajectory+0x43c>)
 8003ed2:	ed93 7a00 	vldr	s14, [r3]
 8003ed6:	edd7 7a05 	vldr	s15, [r7, #20]
 8003eda:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ede:	4b79      	ldr	r3, [pc, #484]	; (80040c4 <Trajectory+0x44c>)
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	ee07 3a90 	vmov	s15, r3
 8003ee6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003eea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003eee:	4b76      	ldr	r3, [pc, #472]	; (80040c8 <Trajectory+0x450>)
 8003ef0:	edc3 7a00 	vstr	s15, [r3]
	}

	//acceleration segment
	if ((0 <= time_trajectory) && (time_trajectory < time_acc)) {
 8003ef4:	4b75      	ldr	r3, [pc, #468]	; (80040cc <Trajectory+0x454>)
 8003ef6:	edd3 7a00 	vldr	s15, [r3]
 8003efa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f02:	f2c0 8085 	blt.w	8004010 <Trajectory+0x398>
 8003f06:	4b71      	ldr	r3, [pc, #452]	; (80040cc <Trajectory+0x454>)
 8003f08:	ed93 7a00 	vldr	s14, [r3]
 8003f0c:	4b69      	ldr	r3, [pc, #420]	; (80040b4 <Trajectory+0x43c>)
 8003f0e:	edd3 7a00 	vldr	s15, [r3]
 8003f12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003f16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f1a:	d579      	bpl.n	8004010 <Trajectory+0x398>
		time_trajectory += 0.0001;
 8003f1c:	4b6b      	ldr	r3, [pc, #428]	; (80040cc <Trajectory+0x454>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	4618      	mov	r0, r3
 8003f22:	f7fc fb19 	bl	8000558 <__aeabi_f2d>
 8003f26:	a360      	add	r3, pc, #384	; (adr r3, 80040a8 <Trajectory+0x430>)
 8003f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2c:	f7fc f9b6 	bl	800029c <__adddf3>
 8003f30:	4602      	mov	r2, r0
 8003f32:	460b      	mov	r3, r1
 8003f34:	4610      	mov	r0, r2
 8003f36:	4619      	mov	r1, r3
 8003f38:	f7fc fe5e 	bl	8000bf8 <__aeabi_d2f>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	4a63      	ldr	r2, [pc, #396]	; (80040cc <Trajectory+0x454>)
 8003f40:	6013      	str	r3, [r2, #0]
		position = initial_position + (0.5 * acceleration_max * (time_trajectory * time_trajectory) * sign);
 8003f42:	4b63      	ldr	r3, [pc, #396]	; (80040d0 <Trajectory+0x458>)
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fc fb06 	bl	8000558 <__aeabi_f2d>
 8003f4c:	4604      	mov	r4, r0
 8003f4e:	460d      	mov	r5, r1
 8003f50:	6978      	ldr	r0, [r7, #20]
 8003f52:	f7fc fb01 	bl	8000558 <__aeabi_f2d>
 8003f56:	f04f 0200 	mov.w	r2, #0
 8003f5a:	4b5e      	ldr	r3, [pc, #376]	; (80040d4 <Trajectory+0x45c>)
 8003f5c:	f7fc fb54 	bl	8000608 <__aeabi_dmul>
 8003f60:	4602      	mov	r2, r0
 8003f62:	460b      	mov	r3, r1
 8003f64:	4690      	mov	r8, r2
 8003f66:	4699      	mov	r9, r3
 8003f68:	4b58      	ldr	r3, [pc, #352]	; (80040cc <Trajectory+0x454>)
 8003f6a:	ed93 7a00 	vldr	s14, [r3]
 8003f6e:	4b57      	ldr	r3, [pc, #348]	; (80040cc <Trajectory+0x454>)
 8003f70:	edd3 7a00 	vldr	s15, [r3]
 8003f74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f78:	ee17 0a90 	vmov	r0, s15
 8003f7c:	f7fc faec 	bl	8000558 <__aeabi_f2d>
 8003f80:	4602      	mov	r2, r0
 8003f82:	460b      	mov	r3, r1
 8003f84:	4640      	mov	r0, r8
 8003f86:	4649      	mov	r1, r9
 8003f88:	f7fc fb3e 	bl	8000608 <__aeabi_dmul>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4690      	mov	r8, r2
 8003f92:	4699      	mov	r9, r3
 8003f94:	4b4b      	ldr	r3, [pc, #300]	; (80040c4 <Trajectory+0x44c>)
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	4618      	mov	r0, r3
 8003f9a:	f7fc facb 	bl	8000534 <__aeabi_i2d>
 8003f9e:	4602      	mov	r2, r0
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	4640      	mov	r0, r8
 8003fa4:	4649      	mov	r1, r9
 8003fa6:	f7fc fb2f 	bl	8000608 <__aeabi_dmul>
 8003faa:	4602      	mov	r2, r0
 8003fac:	460b      	mov	r3, r1
 8003fae:	4620      	mov	r0, r4
 8003fb0:	4629      	mov	r1, r5
 8003fb2:	f7fc f973 	bl	800029c <__adddf3>
 8003fb6:	4602      	mov	r2, r0
 8003fb8:	460b      	mov	r3, r1
 8003fba:	4610      	mov	r0, r2
 8003fbc:	4619      	mov	r1, r3
 8003fbe:	f7fc fe1b 	bl	8000bf8 <__aeabi_d2f>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	4a44      	ldr	r2, [pc, #272]	; (80040d8 <Trajectory+0x460>)
 8003fc6:	6013      	str	r3, [r2, #0]
		velocity = (acceleration_max * time_trajectory * sign);
 8003fc8:	4b40      	ldr	r3, [pc, #256]	; (80040cc <Trajectory+0x454>)
 8003fca:	ed93 7a00 	vldr	s14, [r3]
 8003fce:	edd7 7a05 	vldr	s15, [r7, #20]
 8003fd2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fd6:	4b3b      	ldr	r3, [pc, #236]	; (80040c4 <Trajectory+0x44c>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	ee07 3a90 	vmov	s15, r3
 8003fde:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003fe2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fe6:	4b3d      	ldr	r3, [pc, #244]	; (80040dc <Trajectory+0x464>)
 8003fe8:	edc3 7a00 	vstr	s15, [r3]
		position_acc = position;
 8003fec:	4b3a      	ldr	r3, [pc, #232]	; (80040d8 <Trajectory+0x460>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a3b      	ldr	r2, [pc, #236]	; (80040e0 <Trajectory+0x468>)
 8003ff2:	6013      	str	r3, [r2, #0]
		acceleration = acceleration_max * sign;
 8003ff4:	4b33      	ldr	r3, [pc, #204]	; (80040c4 <Trajectory+0x44c>)
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	ee07 3a90 	vmov	s15, r3
 8003ffc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004000:	edd7 7a05 	vldr	s15, [r7, #20]
 8004004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004008:	4b36      	ldr	r3, [pc, #216]	; (80040e4 <Trajectory+0x46c>)
 800400a:	edc3 7a00 	vstr	s15, [r3]
 800400e:	e12b      	b.n	8004268 <Trajectory+0x5f0>
	}

	//constant segment
	else if ((time_trajectory) < (time_total - time_acc)) {
 8004010:	4b29      	ldr	r3, [pc, #164]	; (80040b8 <Trajectory+0x440>)
 8004012:	ed93 7a00 	vldr	s14, [r3]
 8004016:	4b27      	ldr	r3, [pc, #156]	; (80040b4 <Trajectory+0x43c>)
 8004018:	edd3 7a00 	vldr	s15, [r3]
 800401c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004020:	4b2a      	ldr	r3, [pc, #168]	; (80040cc <Trajectory+0x454>)
 8004022:	edd3 7a00 	vldr	s15, [r3]
 8004026:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800402a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800402e:	dd5b      	ble.n	80040e8 <Trajectory+0x470>
		time_trajectory += 0.0001;
 8004030:	4b26      	ldr	r3, [pc, #152]	; (80040cc <Trajectory+0x454>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4618      	mov	r0, r3
 8004036:	f7fc fa8f 	bl	8000558 <__aeabi_f2d>
 800403a:	a31b      	add	r3, pc, #108	; (adr r3, 80040a8 <Trajectory+0x430>)
 800403c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004040:	f7fc f92c 	bl	800029c <__adddf3>
 8004044:	4602      	mov	r2, r0
 8004046:	460b      	mov	r3, r1
 8004048:	4610      	mov	r0, r2
 800404a:	4619      	mov	r1, r3
 800404c:	f7fc fdd4 	bl	8000bf8 <__aeabi_d2f>
 8004050:	4603      	mov	r3, r0
 8004052:	4a1e      	ldr	r2, [pc, #120]	; (80040cc <Trajectory+0x454>)
 8004054:	6013      	str	r3, [r2, #0]
		position = position_acc + (max_velocity * (time_trajectory - time_acc));
 8004056:	4b1d      	ldr	r3, [pc, #116]	; (80040cc <Trajectory+0x454>)
 8004058:	ed93 7a00 	vldr	s14, [r3]
 800405c:	4b15      	ldr	r3, [pc, #84]	; (80040b4 <Trajectory+0x43c>)
 800405e:	edd3 7a00 	vldr	s15, [r3]
 8004062:	ee37 7a67 	vsub.f32	s14, s14, s15
 8004066:	4b18      	ldr	r3, [pc, #96]	; (80040c8 <Trajectory+0x450>)
 8004068:	edd3 7a00 	vldr	s15, [r3]
 800406c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004070:	4b1b      	ldr	r3, [pc, #108]	; (80040e0 <Trajectory+0x468>)
 8004072:	edd3 7a00 	vldr	s15, [r3]
 8004076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800407a:	4b17      	ldr	r3, [pc, #92]	; (80040d8 <Trajectory+0x460>)
 800407c:	edc3 7a00 	vstr	s15, [r3]
		position_const = position - position_acc;
 8004080:	4b15      	ldr	r3, [pc, #84]	; (80040d8 <Trajectory+0x460>)
 8004082:	ed93 7a00 	vldr	s14, [r3]
 8004086:	4b16      	ldr	r3, [pc, #88]	; (80040e0 <Trajectory+0x468>)
 8004088:	edd3 7a00 	vldr	s15, [r3]
 800408c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004090:	4b0b      	ldr	r3, [pc, #44]	; (80040c0 <Trajectory+0x448>)
 8004092:	edc3 7a00 	vstr	s15, [r3]
		velocity = (max_velocity);
 8004096:	4b0c      	ldr	r3, [pc, #48]	; (80040c8 <Trajectory+0x450>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	4a10      	ldr	r2, [pc, #64]	; (80040dc <Trajectory+0x464>)
 800409c:	6013      	str	r3, [r2, #0]
		acceleration = 0;
 800409e:	4b11      	ldr	r3, [pc, #68]	; (80040e4 <Trajectory+0x46c>)
 80040a0:	f04f 0200 	mov.w	r2, #0
 80040a4:	601a      	str	r2, [r3, #0]
 80040a6:	e0df      	b.n	8004268 <Trajectory+0x5f0>
 80040a8:	eb1c432d 	.word	0xeb1c432d
 80040ac:	3f1a36e2 	.word	0x3f1a36e2
 80040b0:	20001c8c 	.word	0x20001c8c
 80040b4:	20001ca8 	.word	0x20001ca8
 80040b8:	20001cb0 	.word	0x20001cb0
 80040bc:	20001cac 	.word	0x20001cac
 80040c0:	20001cc4 	.word	0x20001cc4
 80040c4:	20001ca0 	.word	0x20001ca0
 80040c8:	20001cc0 	.word	0x20001cc0
 80040cc:	20001cb4 	.word	0x20001cb4
 80040d0:	20001c90 	.word	0x20001c90
 80040d4:	3fe00000 	.word	0x3fe00000
 80040d8:	20001c94 	.word	0x20001c94
 80040dc:	20001c98 	.word	0x20001c98
 80040e0:	20001cc8 	.word	0x20001cc8
 80040e4:	20001c9c 	.word	0x20001c9c
	}

	//deceleration segment
	else if (((time_total - time_acc) <= time_trajectory) && (time_trajectory < time_total)) {
 80040e8:	4b79      	ldr	r3, [pc, #484]	; (80042d0 <Trajectory+0x658>)
 80040ea:	ed93 7a00 	vldr	s14, [r3]
 80040ee:	4b79      	ldr	r3, [pc, #484]	; (80042d4 <Trajectory+0x65c>)
 80040f0:	edd3 7a00 	vldr	s15, [r3]
 80040f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80040f8:	4b77      	ldr	r3, [pc, #476]	; (80042d8 <Trajectory+0x660>)
 80040fa:	edd3 7a00 	vldr	s15, [r3]
 80040fe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004106:	f200 80af 	bhi.w	8004268 <Trajectory+0x5f0>
 800410a:	4b73      	ldr	r3, [pc, #460]	; (80042d8 <Trajectory+0x660>)
 800410c:	ed93 7a00 	vldr	s14, [r3]
 8004110:	4b6f      	ldr	r3, [pc, #444]	; (80042d0 <Trajectory+0x658>)
 8004112:	edd3 7a00 	vldr	s15, [r3]
 8004116:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800411a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800411e:	f140 80a3 	bpl.w	8004268 <Trajectory+0x5f0>
		time_trajectory += 0.0001;
 8004122:	4b6d      	ldr	r3, [pc, #436]	; (80042d8 <Trajectory+0x660>)
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4618      	mov	r0, r3
 8004128:	f7fc fa16 	bl	8000558 <__aeabi_f2d>
 800412c:	a366      	add	r3, pc, #408	; (adr r3, 80042c8 <Trajectory+0x650>)
 800412e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004132:	f7fc f8b3 	bl	800029c <__adddf3>
 8004136:	4602      	mov	r2, r0
 8004138:	460b      	mov	r3, r1
 800413a:	4610      	mov	r0, r2
 800413c:	4619      	mov	r1, r3
 800413e:	f7fc fd5b 	bl	8000bf8 <__aeabi_d2f>
 8004142:	4603      	mov	r3, r0
 8004144:	4a64      	ldr	r2, [pc, #400]	; (80042d8 <Trajectory+0x660>)
 8004146:	6013      	str	r3, [r2, #0]
		time_err = (time_trajectory - (time_acc + time_const));
 8004148:	4b63      	ldr	r3, [pc, #396]	; (80042d8 <Trajectory+0x660>)
 800414a:	ed93 7a00 	vldr	s14, [r3]
 800414e:	4b61      	ldr	r3, [pc, #388]	; (80042d4 <Trajectory+0x65c>)
 8004150:	edd3 6a00 	vldr	s13, [r3]
 8004154:	4b61      	ldr	r3, [pc, #388]	; (80042dc <Trajectory+0x664>)
 8004156:	edd3 7a00 	vldr	s15, [r3]
 800415a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800415e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8004162:	4b5f      	ldr	r3, [pc, #380]	; (80042e0 <Trajectory+0x668>)
 8004164:	edc3 7a00 	vstr	s15, [r3]
		position = position_acc + position_const + (max_velocity * time_err) + (0.5 * (-1) * acceleration_max * (time_err * time_err) * sign);
 8004168:	4b5e      	ldr	r3, [pc, #376]	; (80042e4 <Trajectory+0x66c>)
 800416a:	ed93 7a00 	vldr	s14, [r3]
 800416e:	4b5e      	ldr	r3, [pc, #376]	; (80042e8 <Trajectory+0x670>)
 8004170:	edd3 7a00 	vldr	s15, [r3]
 8004174:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004178:	4b5c      	ldr	r3, [pc, #368]	; (80042ec <Trajectory+0x674>)
 800417a:	edd3 6a00 	vldr	s13, [r3]
 800417e:	4b58      	ldr	r3, [pc, #352]	; (80042e0 <Trajectory+0x668>)
 8004180:	edd3 7a00 	vldr	s15, [r3]
 8004184:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004188:	ee77 7a27 	vadd.f32	s15, s14, s15
 800418c:	ee17 0a90 	vmov	r0, s15
 8004190:	f7fc f9e2 	bl	8000558 <__aeabi_f2d>
 8004194:	4604      	mov	r4, r0
 8004196:	460d      	mov	r5, r1
 8004198:	6978      	ldr	r0, [r7, #20]
 800419a:	f7fc f9dd 	bl	8000558 <__aeabi_f2d>
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	4b53      	ldr	r3, [pc, #332]	; (80042f0 <Trajectory+0x678>)
 80041a4:	f7fc fa30 	bl	8000608 <__aeabi_dmul>
 80041a8:	4602      	mov	r2, r0
 80041aa:	460b      	mov	r3, r1
 80041ac:	4690      	mov	r8, r2
 80041ae:	4699      	mov	r9, r3
 80041b0:	4b4b      	ldr	r3, [pc, #300]	; (80042e0 <Trajectory+0x668>)
 80041b2:	ed93 7a00 	vldr	s14, [r3]
 80041b6:	4b4a      	ldr	r3, [pc, #296]	; (80042e0 <Trajectory+0x668>)
 80041b8:	edd3 7a00 	vldr	s15, [r3]
 80041bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041c0:	ee17 0a90 	vmov	r0, s15
 80041c4:	f7fc f9c8 	bl	8000558 <__aeabi_f2d>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	4640      	mov	r0, r8
 80041ce:	4649      	mov	r1, r9
 80041d0:	f7fc fa1a 	bl	8000608 <__aeabi_dmul>
 80041d4:	4602      	mov	r2, r0
 80041d6:	460b      	mov	r3, r1
 80041d8:	4690      	mov	r8, r2
 80041da:	4699      	mov	r9, r3
 80041dc:	4b45      	ldr	r3, [pc, #276]	; (80042f4 <Trajectory+0x67c>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f7fc f9a7 	bl	8000534 <__aeabi_i2d>
 80041e6:	4602      	mov	r2, r0
 80041e8:	460b      	mov	r3, r1
 80041ea:	4640      	mov	r0, r8
 80041ec:	4649      	mov	r1, r9
 80041ee:	f7fc fa0b 	bl	8000608 <__aeabi_dmul>
 80041f2:	4602      	mov	r2, r0
 80041f4:	460b      	mov	r3, r1
 80041f6:	4620      	mov	r0, r4
 80041f8:	4629      	mov	r1, r5
 80041fa:	f7fc f84f 	bl	800029c <__adddf3>
 80041fe:	4602      	mov	r2, r0
 8004200:	460b      	mov	r3, r1
 8004202:	4610      	mov	r0, r2
 8004204:	4619      	mov	r1, r3
 8004206:	f7fc fcf7 	bl	8000bf8 <__aeabi_d2f>
 800420a:	4603      	mov	r3, r0
 800420c:	4a3a      	ldr	r2, [pc, #232]	; (80042f8 <Trajectory+0x680>)
 800420e:	6013      	str	r3, [r2, #0]
		velocity = (-acceleration_max * sign * time_err) + (max_velocity);
 8004210:	edd7 7a05 	vldr	s15, [r7, #20]
 8004214:	eeb1 7a67 	vneg.f32	s14, s15
 8004218:	4b36      	ldr	r3, [pc, #216]	; (80042f4 <Trajectory+0x67c>)
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	ee07 3a90 	vmov	s15, r3
 8004220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004224:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004228:	4b2d      	ldr	r3, [pc, #180]	; (80042e0 <Trajectory+0x668>)
 800422a:	edd3 7a00 	vldr	s15, [r3]
 800422e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004232:	4b2e      	ldr	r3, [pc, #184]	; (80042ec <Trajectory+0x674>)
 8004234:	edd3 7a00 	vldr	s15, [r3]
 8004238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800423c:	4b2f      	ldr	r3, [pc, #188]	; (80042fc <Trajectory+0x684>)
 800423e:	edc3 7a00 	vstr	s15, [r3]
		acceleration = -acceleration_max * sign;
 8004242:	edd7 7a05 	vldr	s15, [r7, #20]
 8004246:	eeb1 7a67 	vneg.f32	s14, s15
 800424a:	4b2a      	ldr	r3, [pc, #168]	; (80042f4 <Trajectory+0x67c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	ee07 3a90 	vmov	s15, r3
 8004252:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425a:	4b29      	ldr	r3, [pc, #164]	; (8004300 <Trajectory+0x688>)
 800425c:	edc3 7a00 	vstr	s15, [r3]
		initial_position = position;
 8004260:	4b25      	ldr	r3, [pc, #148]	; (80042f8 <Trajectory+0x680>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a27      	ldr	r2, [pc, #156]	; (8004304 <Trajectory+0x68c>)
 8004266:	6013      	str	r3, [r2, #0]
	}

	position = (int) position;
 8004268:	4b23      	ldr	r3, [pc, #140]	; (80042f8 <Trajectory+0x680>)
 800426a:	edd3 7a00 	vldr	s15, [r3]
 800426e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004272:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004276:	4b20      	ldr	r3, [pc, #128]	; (80042f8 <Trajectory+0x680>)
 8004278:	edc3 7a00 	vstr	s15, [r3]

	if (setpoint_now == position) {
 800427c:	4b1e      	ldr	r3, [pc, #120]	; (80042f8 <Trajectory+0x680>)
 800427e:	edd3 7a00 	vldr	s15, [r3]
 8004282:	ed97 7a07 	vldr	s14, [r7, #28]
 8004286:	eeb4 7a67 	vcmp.f32	s14, s15
 800428a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800428e:	d103      	bne.n	8004298 <Trajectory+0x620>
		time_trajectory = 0;
 8004290:	4b11      	ldr	r3, [pc, #68]	; (80042d8 <Trajectory+0x660>)
 8004292:	f04f 0200 	mov.w	r2, #0
 8004296:	601a      	str	r2, [r3, #0]
	}

	*position_out = position;
 8004298:	4b17      	ldr	r3, [pc, #92]	; (80042f8 <Trajectory+0x680>)
 800429a:	edd3 7a00 	vldr	s15, [r3]
 800429e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80042a2:	ee17 2a90 	vmov	r2, s15
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	601a      	str	r2, [r3, #0]
	*velocity_out = velocity;
 80042aa:	4b14      	ldr	r3, [pc, #80]	; (80042fc <Trajectory+0x684>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	601a      	str	r2, [r3, #0]
	*acceleration_out = acceleration;
 80042b2:	4b13      	ldr	r3, [pc, #76]	; (8004300 <Trajectory+0x688>)
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	601a      	str	r2, [r3, #0]
}
 80042ba:	3720      	adds	r7, #32
 80042bc:	46bd      	mov	sp, r7
 80042be:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042c2:	bf00      	nop
 80042c4:	f3af 8000 	nop.w
 80042c8:	eb1c432d 	.word	0xeb1c432d
 80042cc:	3f1a36e2 	.word	0x3f1a36e2
 80042d0:	20001cb0 	.word	0x20001cb0
 80042d4:	20001ca8 	.word	0x20001ca8
 80042d8:	20001cb4 	.word	0x20001cb4
 80042dc:	20001cac 	.word	0x20001cac
 80042e0:	20001cb8 	.word	0x20001cb8
 80042e4:	20001cc8 	.word	0x20001cc8
 80042e8:	20001cc4 	.word	0x20001cc4
 80042ec:	20001cc0 	.word	0x20001cc0
 80042f0:	bfe00000 	.word	0xbfe00000
 80042f4:	20001ca0 	.word	0x20001ca0
 80042f8:	20001c94 	.word	0x20001c94
 80042fc:	20001c98 	.word	0x20001c98
 8004300:	20001c9c 	.word	0x20001c9c
 8004304:	20001c90 	.word	0x20001c90

08004308 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800430c:	4b11      	ldr	r3, [pc, #68]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 800430e:	4a12      	ldr	r2, [pc, #72]	; (8004358 <MX_USART1_UART_Init+0x50>)
 8004310:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004312:	4b10      	ldr	r3, [pc, #64]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 8004314:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004318:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800431a:	4b0e      	ldr	r3, [pc, #56]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 800431c:	2200      	movs	r2, #0
 800431e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004320:	4b0c      	ldr	r3, [pc, #48]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 8004322:	2200      	movs	r2, #0
 8004324:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004326:	4b0b      	ldr	r3, [pc, #44]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 8004328:	2200      	movs	r2, #0
 800432a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800432c:	4b09      	ldr	r3, [pc, #36]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 800432e:	220c      	movs	r2, #12
 8004330:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004332:	4b08      	ldr	r3, [pc, #32]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 8004334:	2200      	movs	r2, #0
 8004336:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004338:	4b06      	ldr	r3, [pc, #24]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 800433a:	2200      	movs	r2, #0
 800433c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800433e:	4805      	ldr	r0, [pc, #20]	; (8004354 <MX_USART1_UART_Init+0x4c>)
 8004340:	f004 fc3a 	bl	8008bb8 <HAL_UART_Init>
 8004344:	4603      	mov	r3, r0
 8004346:	2b00      	cmp	r3, #0
 8004348:	d001      	beq.n	800434e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800434a:	f7fe ffcf 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800434e:	bf00      	nop
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	20001ccc 	.word	0x20001ccc
 8004358:	40011000 	.word	0x40011000

0800435c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800435c:	b580      	push	{r7, lr}
 800435e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004360:	4b12      	ldr	r3, [pc, #72]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004362:	4a13      	ldr	r2, [pc, #76]	; (80043b0 <MX_USART2_UART_Init+0x54>)
 8004364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 19200;
 8004366:	4b11      	ldr	r3, [pc, #68]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004368:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 800436c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800436e:	4b0f      	ldr	r3, [pc, #60]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004370:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004374:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004376:	4b0d      	ldr	r3, [pc, #52]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004378:	2200      	movs	r2, #0
 800437a:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 800437c:	4b0b      	ldr	r3, [pc, #44]	; (80043ac <MX_USART2_UART_Init+0x50>)
 800437e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004382:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004384:	4b09      	ldr	r3, [pc, #36]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004386:	220c      	movs	r2, #12
 8004388:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800438a:	4b08      	ldr	r3, [pc, #32]	; (80043ac <MX_USART2_UART_Init+0x50>)
 800438c:	2200      	movs	r2, #0
 800438e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004390:	4b06      	ldr	r3, [pc, #24]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004392:	2200      	movs	r2, #0
 8004394:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004396:	4805      	ldr	r0, [pc, #20]	; (80043ac <MX_USART2_UART_Init+0x50>)
 8004398:	f004 fc0e 	bl	8008bb8 <HAL_UART_Init>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 80043a2:	f7fe ffa3 	bl	80032ec <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80043a6:	bf00      	nop
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	20001d40 	.word	0x20001d40
 80043b0:	40004400 	.word	0x40004400

080043b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	b08c      	sub	sp, #48	; 0x30
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043bc:	f107 031c 	add.w	r3, r7, #28
 80043c0:	2200      	movs	r2, #0
 80043c2:	601a      	str	r2, [r3, #0]
 80043c4:	605a      	str	r2, [r3, #4]
 80043c6:	609a      	str	r2, [r3, #8]
 80043c8:	60da      	str	r2, [r3, #12]
 80043ca:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	4a4d      	ldr	r2, [pc, #308]	; (8004508 <HAL_UART_MspInit+0x154>)
 80043d2:	4293      	cmp	r3, r2
 80043d4:	d12d      	bne.n	8004432 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80043d6:	2300      	movs	r3, #0
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	4b4c      	ldr	r3, [pc, #304]	; (800450c <HAL_UART_MspInit+0x158>)
 80043dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043de:	4a4b      	ldr	r2, [pc, #300]	; (800450c <HAL_UART_MspInit+0x158>)
 80043e0:	f043 0310 	orr.w	r3, r3, #16
 80043e4:	6453      	str	r3, [r2, #68]	; 0x44
 80043e6:	4b49      	ldr	r3, [pc, #292]	; (800450c <HAL_UART_MspInit+0x158>)
 80043e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ea:	f003 0310 	and.w	r3, r3, #16
 80043ee:	61bb      	str	r3, [r7, #24]
 80043f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80043f2:	2300      	movs	r3, #0
 80043f4:	617b      	str	r3, [r7, #20]
 80043f6:	4b45      	ldr	r3, [pc, #276]	; (800450c <HAL_UART_MspInit+0x158>)
 80043f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043fa:	4a44      	ldr	r2, [pc, #272]	; (800450c <HAL_UART_MspInit+0x158>)
 80043fc:	f043 0301 	orr.w	r3, r3, #1
 8004400:	6313      	str	r3, [r2, #48]	; 0x30
 8004402:	4b42      	ldr	r3, [pc, #264]	; (800450c <HAL_UART_MspInit+0x158>)
 8004404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004406:	f003 0301 	and.w	r3, r3, #1
 800440a:	617b      	str	r3, [r7, #20]
 800440c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800440e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004412:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004414:	2302      	movs	r3, #2
 8004416:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004418:	2300      	movs	r3, #0
 800441a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800441c:	2303      	movs	r3, #3
 800441e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004420:	2307      	movs	r3, #7
 8004422:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004424:	f107 031c 	add.w	r3, r7, #28
 8004428:	4619      	mov	r1, r3
 800442a:	4839      	ldr	r0, [pc, #228]	; (8004510 <HAL_UART_MspInit+0x15c>)
 800442c:	f001 f8a6 	bl	800557c <HAL_GPIO_Init>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004430:	e066      	b.n	8004500 <HAL_UART_MspInit+0x14c>
  else if(uartHandle->Instance==USART2)
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a37      	ldr	r2, [pc, #220]	; (8004514 <HAL_UART_MspInit+0x160>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d161      	bne.n	8004500 <HAL_UART_MspInit+0x14c>
    __HAL_RCC_USART2_CLK_ENABLE();
 800443c:	2300      	movs	r3, #0
 800443e:	613b      	str	r3, [r7, #16]
 8004440:	4b32      	ldr	r3, [pc, #200]	; (800450c <HAL_UART_MspInit+0x158>)
 8004442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004444:	4a31      	ldr	r2, [pc, #196]	; (800450c <HAL_UART_MspInit+0x158>)
 8004446:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800444a:	6413      	str	r3, [r2, #64]	; 0x40
 800444c:	4b2f      	ldr	r3, [pc, #188]	; (800450c <HAL_UART_MspInit+0x158>)
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004454:	613b      	str	r3, [r7, #16]
 8004456:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004458:	2300      	movs	r3, #0
 800445a:	60fb      	str	r3, [r7, #12]
 800445c:	4b2b      	ldr	r3, [pc, #172]	; (800450c <HAL_UART_MspInit+0x158>)
 800445e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004460:	4a2a      	ldr	r2, [pc, #168]	; (800450c <HAL_UART_MspInit+0x158>)
 8004462:	f043 0301 	orr.w	r3, r3, #1
 8004466:	6313      	str	r3, [r2, #48]	; 0x30
 8004468:	4b28      	ldr	r3, [pc, #160]	; (800450c <HAL_UART_MspInit+0x158>)
 800446a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800446c:	f003 0301 	and.w	r3, r3, #1
 8004470:	60fb      	str	r3, [r7, #12]
 8004472:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004474:	230c      	movs	r3, #12
 8004476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004478:	2302      	movs	r3, #2
 800447a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800447c:	2300      	movs	r3, #0
 800447e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004480:	2303      	movs	r3, #3
 8004482:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004484:	2307      	movs	r3, #7
 8004486:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004488:	f107 031c 	add.w	r3, r7, #28
 800448c:	4619      	mov	r1, r3
 800448e:	4820      	ldr	r0, [pc, #128]	; (8004510 <HAL_UART_MspInit+0x15c>)
 8004490:	f001 f874 	bl	800557c <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8004494:	4b20      	ldr	r3, [pc, #128]	; (8004518 <HAL_UART_MspInit+0x164>)
 8004496:	4a21      	ldr	r2, [pc, #132]	; (800451c <HAL_UART_MspInit+0x168>)
 8004498:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 800449a:	4b1f      	ldr	r3, [pc, #124]	; (8004518 <HAL_UART_MspInit+0x164>)
 800449c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80044a0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044a2:	4b1d      	ldr	r3, [pc, #116]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044a4:	2240      	movs	r2, #64	; 0x40
 80044a6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80044a8:	4b1b      	ldr	r3, [pc, #108]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044aa:	2200      	movs	r2, #0
 80044ac:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80044ae:	4b1a      	ldr	r3, [pc, #104]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80044b4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80044b6:	4b18      	ldr	r3, [pc, #96]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044b8:	2200      	movs	r2, #0
 80044ba:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80044bc:	4b16      	ldr	r3, [pc, #88]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044be:	2200      	movs	r2, #0
 80044c0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80044c2:	4b15      	ldr	r3, [pc, #84]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044c4:	2200      	movs	r2, #0
 80044c6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80044c8:	4b13      	ldr	r3, [pc, #76]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044ca:	2200      	movs	r2, #0
 80044cc:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80044ce:	4b12      	ldr	r3, [pc, #72]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044d0:	2200      	movs	r2, #0
 80044d2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80044d4:	4810      	ldr	r0, [pc, #64]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044d6:	f000 fc43 	bl	8004d60 <HAL_DMA_Init>
 80044da:	4603      	mov	r3, r0
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d001      	beq.n	80044e4 <HAL_UART_MspInit+0x130>
      Error_Handler();
 80044e0:	f7fe ff04 	bl	80032ec <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	4a0c      	ldr	r2, [pc, #48]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044e8:	635a      	str	r2, [r3, #52]	; 0x34
 80044ea:	4a0b      	ldr	r2, [pc, #44]	; (8004518 <HAL_UART_MspInit+0x164>)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80044f0:	2200      	movs	r2, #0
 80044f2:	2100      	movs	r1, #0
 80044f4:	2026      	movs	r0, #38	; 0x26
 80044f6:	f000 fbfc 	bl	8004cf2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80044fa:	2026      	movs	r0, #38	; 0x26
 80044fc:	f000 fc15 	bl	8004d2a <HAL_NVIC_EnableIRQ>
}
 8004500:	bf00      	nop
 8004502:	3730      	adds	r7, #48	; 0x30
 8004504:	46bd      	mov	sp, r7
 8004506:	bd80      	pop	{r7, pc}
 8004508:	40011000 	.word	0x40011000
 800450c:	40023800 	.word	0x40023800
 8004510:	40020000 	.word	0x40020000
 8004514:	40004400 	.word	0x40004400
 8004518:	20001db4 	.word	0x20001db4
 800451c:	400260a0 	.word	0x400260a0

08004520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004558 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004524:	480d      	ldr	r0, [pc, #52]	; (800455c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004526:	490e      	ldr	r1, [pc, #56]	; (8004560 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004528:	4a0e      	ldr	r2, [pc, #56]	; (8004564 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800452a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800452c:	e002      	b.n	8004534 <LoopCopyDataInit>

0800452e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800452e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004532:	3304      	adds	r3, #4

08004534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004538:	d3f9      	bcc.n	800452e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800453a:	4a0b      	ldr	r2, [pc, #44]	; (8004568 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800453c:	4c0b      	ldr	r4, [pc, #44]	; (800456c <LoopFillZerobss+0x26>)
  movs r3, #0
 800453e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004540:	e001      	b.n	8004546 <LoopFillZerobss>

08004542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004544:	3204      	adds	r2, #4

08004546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004548:	d3fb      	bcc.n	8004542 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800454a:	f7ff f827 	bl	800359c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800454e:	f005 fdd3 	bl	800a0f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004552:	f7fe fd69 	bl	8003028 <main>
  bx  lr    
 8004556:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004558:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800455c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004560:	20000408 	.word	0x20000408
  ldr r2, =_sidata
 8004564:	08010c18 	.word	0x08010c18
  ldr r2, =_sbss
 8004568:	20000408 	.word	0x20000408
  ldr r4, =_ebss
 800456c:	20001e28 	.word	0x20001e28

08004570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004570:	e7fe      	b.n	8004570 <ADC_IRQHandler>
	...

08004574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004578:	4b0e      	ldr	r3, [pc, #56]	; (80045b4 <HAL_Init+0x40>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a0d      	ldr	r2, [pc, #52]	; (80045b4 <HAL_Init+0x40>)
 800457e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004584:	4b0b      	ldr	r3, [pc, #44]	; (80045b4 <HAL_Init+0x40>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	4a0a      	ldr	r2, [pc, #40]	; (80045b4 <HAL_Init+0x40>)
 800458a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800458e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004590:	4b08      	ldr	r3, [pc, #32]	; (80045b4 <HAL_Init+0x40>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4a07      	ldr	r2, [pc, #28]	; (80045b4 <HAL_Init+0x40>)
 8004596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800459a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800459c:	2003      	movs	r0, #3
 800459e:	f000 fb9d 	bl	8004cdc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80045a2:	2000      	movs	r0, #0
 80045a4:	f000 f808 	bl	80045b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80045a8:	f7fe fea6 	bl	80032f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80045ac:	2300      	movs	r3, #0
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	bd80      	pop	{r7, pc}
 80045b2:	bf00      	nop
 80045b4:	40023c00 	.word	0x40023c00

080045b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b082      	sub	sp, #8
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80045c0:	4b12      	ldr	r3, [pc, #72]	; (800460c <HAL_InitTick+0x54>)
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	4b12      	ldr	r3, [pc, #72]	; (8004610 <HAL_InitTick+0x58>)
 80045c6:	781b      	ldrb	r3, [r3, #0]
 80045c8:	4619      	mov	r1, r3
 80045ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80045ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80045d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80045d6:	4618      	mov	r0, r3
 80045d8:	f000 fbb5 	bl	8004d46 <HAL_SYSTICK_Config>
 80045dc:	4603      	mov	r3, r0
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d001      	beq.n	80045e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80045e2:	2301      	movs	r3, #1
 80045e4:	e00e      	b.n	8004604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2b0f      	cmp	r3, #15
 80045ea:	d80a      	bhi.n	8004602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80045ec:	2200      	movs	r2, #0
 80045ee:	6879      	ldr	r1, [r7, #4]
 80045f0:	f04f 30ff 	mov.w	r0, #4294967295
 80045f4:	f000 fb7d 	bl	8004cf2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80045f8:	4a06      	ldr	r2, [pc, #24]	; (8004614 <HAL_InitTick+0x5c>)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80045fe:	2300      	movs	r3, #0
 8004600:	e000      	b.n	8004604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004602:	2301      	movs	r3, #1
}
 8004604:	4618      	mov	r0, r3
 8004606:	3708      	adds	r7, #8
 8004608:	46bd      	mov	sp, r7
 800460a:	bd80      	pop	{r7, pc}
 800460c:	20000228 	.word	0x20000228
 8004610:	20000230 	.word	0x20000230
 8004614:	2000022c 	.word	0x2000022c

08004618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800461c:	4b06      	ldr	r3, [pc, #24]	; (8004638 <HAL_IncTick+0x20>)
 800461e:	781b      	ldrb	r3, [r3, #0]
 8004620:	461a      	mov	r2, r3
 8004622:	4b06      	ldr	r3, [pc, #24]	; (800463c <HAL_IncTick+0x24>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	4413      	add	r3, r2
 8004628:	4a04      	ldr	r2, [pc, #16]	; (800463c <HAL_IncTick+0x24>)
 800462a:	6013      	str	r3, [r2, #0]
}
 800462c:	bf00      	nop
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	20000230 	.word	0x20000230
 800463c:	20001e14 	.word	0x20001e14

08004640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004640:	b480      	push	{r7}
 8004642:	af00      	add	r7, sp, #0
  return uwTick;
 8004644:	4b03      	ldr	r3, [pc, #12]	; (8004654 <HAL_GetTick+0x14>)
 8004646:	681b      	ldr	r3, [r3, #0]
}
 8004648:	4618      	mov	r0, r3
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr
 8004652:	bf00      	nop
 8004654:	20001e14 	.word	0x20001e14

08004658 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b084      	sub	sp, #16
 800465c:	af00      	add	r7, sp, #0
 800465e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004660:	2300      	movs	r3, #0
 8004662:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e033      	b.n	80046d6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004672:	2b00      	cmp	r3, #0
 8004674:	d109      	bne.n	800468a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fd fb0e 	bl	8001c98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2200      	movs	r2, #0
 8004680:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2200      	movs	r2, #0
 8004686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	f003 0310 	and.w	r3, r3, #16
 8004692:	2b00      	cmp	r3, #0
 8004694:	d118      	bne.n	80046c8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800469e:	f023 0302 	bic.w	r3, r3, #2
 80046a2:	f043 0202 	orr.w	r2, r3, #2
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 f94a 	bl	8004944 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2200      	movs	r2, #0
 80046b4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046ba:	f023 0303 	bic.w	r3, r3, #3
 80046be:	f043 0201 	orr.w	r2, r3, #1
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	641a      	str	r2, [r3, #64]	; 0x40
 80046c6:	e001      	b.n	80046cc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2200      	movs	r2, #0
 80046d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80046d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80046d6:	4618      	mov	r0, r3
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}
	...

080046e0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
 80046e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80046f4:	2b01      	cmp	r3, #1
 80046f6:	d101      	bne.n	80046fc <HAL_ADC_ConfigChannel+0x1c>
 80046f8:	2302      	movs	r3, #2
 80046fa:	e113      	b.n	8004924 <HAL_ADC_ConfigChannel+0x244>
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004704:	683b      	ldr	r3, [r7, #0]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	2b09      	cmp	r3, #9
 800470a:	d925      	bls.n	8004758 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	68d9      	ldr	r1, [r3, #12]
 8004712:	683b      	ldr	r3, [r7, #0]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	b29b      	uxth	r3, r3
 8004718:	461a      	mov	r2, r3
 800471a:	4613      	mov	r3, r2
 800471c:	005b      	lsls	r3, r3, #1
 800471e:	4413      	add	r3, r2
 8004720:	3b1e      	subs	r3, #30
 8004722:	2207      	movs	r2, #7
 8004724:	fa02 f303 	lsl.w	r3, r2, r3
 8004728:	43da      	mvns	r2, r3
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	400a      	ands	r2, r1
 8004730:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68d9      	ldr	r1, [r3, #12]
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	689a      	ldr	r2, [r3, #8]
 800473c:	683b      	ldr	r3, [r7, #0]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	b29b      	uxth	r3, r3
 8004742:	4618      	mov	r0, r3
 8004744:	4603      	mov	r3, r0
 8004746:	005b      	lsls	r3, r3, #1
 8004748:	4403      	add	r3, r0
 800474a:	3b1e      	subs	r3, #30
 800474c:	409a      	lsls	r2, r3
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	430a      	orrs	r2, r1
 8004754:	60da      	str	r2, [r3, #12]
 8004756:	e022      	b.n	800479e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6919      	ldr	r1, [r3, #16]
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	b29b      	uxth	r3, r3
 8004764:	461a      	mov	r2, r3
 8004766:	4613      	mov	r3, r2
 8004768:	005b      	lsls	r3, r3, #1
 800476a:	4413      	add	r3, r2
 800476c:	2207      	movs	r2, #7
 800476e:	fa02 f303 	lsl.w	r3, r2, r3
 8004772:	43da      	mvns	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	400a      	ands	r2, r1
 800477a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	6919      	ldr	r1, [r3, #16]
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	689a      	ldr	r2, [r3, #8]
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	b29b      	uxth	r3, r3
 800478c:	4618      	mov	r0, r3
 800478e:	4603      	mov	r3, r0
 8004790:	005b      	lsls	r3, r3, #1
 8004792:	4403      	add	r3, r0
 8004794:	409a      	lsls	r2, r3
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	430a      	orrs	r2, r1
 800479c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	685b      	ldr	r3, [r3, #4]
 80047a2:	2b06      	cmp	r3, #6
 80047a4:	d824      	bhi.n	80047f0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685a      	ldr	r2, [r3, #4]
 80047b0:	4613      	mov	r3, r2
 80047b2:	009b      	lsls	r3, r3, #2
 80047b4:	4413      	add	r3, r2
 80047b6:	3b05      	subs	r3, #5
 80047b8:	221f      	movs	r2, #31
 80047ba:	fa02 f303 	lsl.w	r3, r2, r3
 80047be:	43da      	mvns	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	400a      	ands	r2, r1
 80047c6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	4618      	mov	r0, r3
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	685a      	ldr	r2, [r3, #4]
 80047da:	4613      	mov	r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	4413      	add	r3, r2
 80047e0:	3b05      	subs	r3, #5
 80047e2:	fa00 f203 	lsl.w	r2, r0, r3
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	430a      	orrs	r2, r1
 80047ec:	635a      	str	r2, [r3, #52]	; 0x34
 80047ee:	e04c      	b.n	800488a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b0c      	cmp	r3, #12
 80047f6:	d824      	bhi.n	8004842 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	685a      	ldr	r2, [r3, #4]
 8004802:	4613      	mov	r3, r2
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	4413      	add	r3, r2
 8004808:	3b23      	subs	r3, #35	; 0x23
 800480a:	221f      	movs	r2, #31
 800480c:	fa02 f303 	lsl.w	r3, r2, r3
 8004810:	43da      	mvns	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	400a      	ands	r2, r1
 8004818:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	b29b      	uxth	r3, r3
 8004826:	4618      	mov	r0, r3
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	685a      	ldr	r2, [r3, #4]
 800482c:	4613      	mov	r3, r2
 800482e:	009b      	lsls	r3, r3, #2
 8004830:	4413      	add	r3, r2
 8004832:	3b23      	subs	r3, #35	; 0x23
 8004834:	fa00 f203 	lsl.w	r2, r0, r3
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	430a      	orrs	r2, r1
 800483e:	631a      	str	r2, [r3, #48]	; 0x30
 8004840:	e023      	b.n	800488a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004848:	683b      	ldr	r3, [r7, #0]
 800484a:	685a      	ldr	r2, [r3, #4]
 800484c:	4613      	mov	r3, r2
 800484e:	009b      	lsls	r3, r3, #2
 8004850:	4413      	add	r3, r2
 8004852:	3b41      	subs	r3, #65	; 0x41
 8004854:	221f      	movs	r2, #31
 8004856:	fa02 f303 	lsl.w	r3, r2, r3
 800485a:	43da      	mvns	r2, r3
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	400a      	ands	r2, r1
 8004862:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	b29b      	uxth	r3, r3
 8004870:	4618      	mov	r0, r3
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	685a      	ldr	r2, [r3, #4]
 8004876:	4613      	mov	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	3b41      	subs	r3, #65	; 0x41
 800487e:	fa00 f203 	lsl.w	r2, r0, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800488a:	4b29      	ldr	r3, [pc, #164]	; (8004930 <HAL_ADC_ConfigChannel+0x250>)
 800488c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4a28      	ldr	r2, [pc, #160]	; (8004934 <HAL_ADC_ConfigChannel+0x254>)
 8004894:	4293      	cmp	r3, r2
 8004896:	d10f      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0x1d8>
 8004898:	683b      	ldr	r3, [r7, #0]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b12      	cmp	r3, #18
 800489e:	d10b      	bne.n	80048b8 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	4a1d      	ldr	r2, [pc, #116]	; (8004934 <HAL_ADC_ConfigChannel+0x254>)
 80048be:	4293      	cmp	r3, r2
 80048c0:	d12b      	bne.n	800491a <HAL_ADC_ConfigChannel+0x23a>
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	4a1c      	ldr	r2, [pc, #112]	; (8004938 <HAL_ADC_ConfigChannel+0x258>)
 80048c8:	4293      	cmp	r3, r2
 80048ca:	d003      	beq.n	80048d4 <HAL_ADC_ConfigChannel+0x1f4>
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	2b11      	cmp	r3, #17
 80048d2:	d122      	bne.n	800491a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	685b      	ldr	r3, [r3, #4]
 80048d8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a11      	ldr	r2, [pc, #68]	; (8004938 <HAL_ADC_ConfigChannel+0x258>)
 80048f2:	4293      	cmp	r3, r2
 80048f4:	d111      	bne.n	800491a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80048f6:	4b11      	ldr	r3, [pc, #68]	; (800493c <HAL_ADC_ConfigChannel+0x25c>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	4a11      	ldr	r2, [pc, #68]	; (8004940 <HAL_ADC_ConfigChannel+0x260>)
 80048fc:	fba2 2303 	umull	r2, r3, r2, r3
 8004900:	0c9a      	lsrs	r2, r3, #18
 8004902:	4613      	mov	r3, r2
 8004904:	009b      	lsls	r3, r3, #2
 8004906:	4413      	add	r3, r2
 8004908:	005b      	lsls	r3, r3, #1
 800490a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800490c:	e002      	b.n	8004914 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	3b01      	subs	r3, #1
 8004912:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004914:	68bb      	ldr	r3, [r7, #8]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d1f9      	bne.n	800490e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004922:	2300      	movs	r3, #0
}
 8004924:	4618      	mov	r0, r3
 8004926:	3714      	adds	r7, #20
 8004928:	46bd      	mov	sp, r7
 800492a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492e:	4770      	bx	lr
 8004930:	40012300 	.word	0x40012300
 8004934:	40012000 	.word	0x40012000
 8004938:	10000012 	.word	0x10000012
 800493c:	20000228 	.word	0x20000228
 8004940:	431bde83 	.word	0x431bde83

08004944 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004944:	b480      	push	{r7}
 8004946:	b085      	sub	sp, #20
 8004948:	af00      	add	r7, sp, #0
 800494a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800494c:	4b79      	ldr	r3, [pc, #484]	; (8004b34 <ADC_Init+0x1f0>)
 800494e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	685a      	ldr	r2, [r3, #4]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	431a      	orrs	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	685a      	ldr	r2, [r3, #4]
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004978:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	6859      	ldr	r1, [r3, #4]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	691b      	ldr	r3, [r3, #16]
 8004984:	021a      	lsls	r2, r3, #8
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	685a      	ldr	r2, [r3, #4]
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800499c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	6859      	ldr	r1, [r3, #4]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	430a      	orrs	r2, r1
 80049ae:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049be:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6899      	ldr	r1, [r3, #8]
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	68da      	ldr	r2, [r3, #12]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	430a      	orrs	r2, r1
 80049d0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049d6:	4a58      	ldr	r2, [pc, #352]	; (8004b38 <ADC_Init+0x1f4>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d022      	beq.n	8004a22 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	689a      	ldr	r2, [r3, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80049ea:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	6899      	ldr	r1, [r3, #8]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	689a      	ldr	r2, [r3, #8]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a0c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	6899      	ldr	r1, [r3, #8]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	430a      	orrs	r2, r1
 8004a1e:	609a      	str	r2, [r3, #8]
 8004a20:	e00f      	b.n	8004a42 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	689a      	ldr	r2, [r3, #8]
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004a30:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	689a      	ldr	r2, [r3, #8]
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8004a40:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	689a      	ldr	r2, [r3, #8]
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f022 0202 	bic.w	r2, r2, #2
 8004a50:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	6899      	ldr	r1, [r3, #8]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	7e1b      	ldrb	r3, [r3, #24]
 8004a5c:	005a      	lsls	r2, r3, #1
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	430a      	orrs	r2, r1
 8004a64:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d01b      	beq.n	8004aa8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	685a      	ldr	r2, [r3, #4]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004a7e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	685a      	ldr	r2, [r3, #4]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8004a8e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6859      	ldr	r1, [r3, #4]
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	035a      	lsls	r2, r3, #13
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	430a      	orrs	r2, r1
 8004aa4:	605a      	str	r2, [r3, #4]
 8004aa6:	e007      	b.n	8004ab8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	685a      	ldr	r2, [r3, #4]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004ab6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004ac6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	69db      	ldr	r3, [r3, #28]
 8004ad2:	3b01      	subs	r3, #1
 8004ad4:	051a      	lsls	r2, r3, #20
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	430a      	orrs	r2, r1
 8004adc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	689a      	ldr	r2, [r3, #8]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004aec:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	6899      	ldr	r1, [r3, #8]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004afa:	025a      	lsls	r2, r3, #9
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	689a      	ldr	r2, [r3, #8]
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004b12:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	6899      	ldr	r1, [r3, #8]
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	695b      	ldr	r3, [r3, #20]
 8004b1e:	029a      	lsls	r2, r3, #10
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	430a      	orrs	r2, r1
 8004b26:	609a      	str	r2, [r3, #8]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	40012300 	.word	0x40012300
 8004b38:	0f000001 	.word	0x0f000001

08004b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b085      	sub	sp, #20
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	f003 0307 	and.w	r3, r3, #7
 8004b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b4c:	4b0c      	ldr	r3, [pc, #48]	; (8004b80 <__NVIC_SetPriorityGrouping+0x44>)
 8004b4e:	68db      	ldr	r3, [r3, #12]
 8004b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b52:	68ba      	ldr	r2, [r7, #8]
 8004b54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b58:	4013      	ands	r3, r2
 8004b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004b64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004b68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004b6e:	4a04      	ldr	r2, [pc, #16]	; (8004b80 <__NVIC_SetPriorityGrouping+0x44>)
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	60d3      	str	r3, [r2, #12]
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	e000ed00 	.word	0xe000ed00

08004b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004b88:	4b04      	ldr	r3, [pc, #16]	; (8004b9c <__NVIC_GetPriorityGrouping+0x18>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	0a1b      	lsrs	r3, r3, #8
 8004b8e:	f003 0307 	and.w	r3, r3, #7
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr
 8004b9c:	e000ed00 	.word	0xe000ed00

08004ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	db0b      	blt.n	8004bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bb2:	79fb      	ldrb	r3, [r7, #7]
 8004bb4:	f003 021f 	and.w	r2, r3, #31
 8004bb8:	4907      	ldr	r1, [pc, #28]	; (8004bd8 <__NVIC_EnableIRQ+0x38>)
 8004bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	2001      	movs	r0, #1
 8004bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8004bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	e000e100 	.word	0xe000e100

08004bdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	6039      	str	r1, [r7, #0]
 8004be6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004be8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	db0a      	blt.n	8004c06 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	b2da      	uxtb	r2, r3
 8004bf4:	490c      	ldr	r1, [pc, #48]	; (8004c28 <__NVIC_SetPriority+0x4c>)
 8004bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfa:	0112      	lsls	r2, r2, #4
 8004bfc:	b2d2      	uxtb	r2, r2
 8004bfe:	440b      	add	r3, r1
 8004c00:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c04:	e00a      	b.n	8004c1c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	b2da      	uxtb	r2, r3
 8004c0a:	4908      	ldr	r1, [pc, #32]	; (8004c2c <__NVIC_SetPriority+0x50>)
 8004c0c:	79fb      	ldrb	r3, [r7, #7]
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	3b04      	subs	r3, #4
 8004c14:	0112      	lsls	r2, r2, #4
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	440b      	add	r3, r1
 8004c1a:	761a      	strb	r2, [r3, #24]
}
 8004c1c:	bf00      	nop
 8004c1e:	370c      	adds	r7, #12
 8004c20:	46bd      	mov	sp, r7
 8004c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c26:	4770      	bx	lr
 8004c28:	e000e100 	.word	0xe000e100
 8004c2c:	e000ed00 	.word	0xe000ed00

08004c30 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c30:	b480      	push	{r7}
 8004c32:	b089      	sub	sp, #36	; 0x24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	f003 0307 	and.w	r3, r3, #7
 8004c42:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	f1c3 0307 	rsb	r3, r3, #7
 8004c4a:	2b04      	cmp	r3, #4
 8004c4c:	bf28      	it	cs
 8004c4e:	2304      	movcs	r3, #4
 8004c50:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c52:	69fb      	ldr	r3, [r7, #28]
 8004c54:	3304      	adds	r3, #4
 8004c56:	2b06      	cmp	r3, #6
 8004c58:	d902      	bls.n	8004c60 <NVIC_EncodePriority+0x30>
 8004c5a:	69fb      	ldr	r3, [r7, #28]
 8004c5c:	3b03      	subs	r3, #3
 8004c5e:	e000      	b.n	8004c62 <NVIC_EncodePriority+0x32>
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c64:	f04f 32ff 	mov.w	r2, #4294967295
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c6e:	43da      	mvns	r2, r3
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	401a      	ands	r2, r3
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004c78:	f04f 31ff 	mov.w	r1, #4294967295
 8004c7c:	697b      	ldr	r3, [r7, #20]
 8004c7e:	fa01 f303 	lsl.w	r3, r1, r3
 8004c82:	43d9      	mvns	r1, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004c88:	4313      	orrs	r3, r2
         );
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3724      	adds	r7, #36	; 0x24
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
	...

08004c98 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b082      	sub	sp, #8
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	3b01      	subs	r3, #1
 8004ca4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ca8:	d301      	bcc.n	8004cae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004caa:	2301      	movs	r3, #1
 8004cac:	e00f      	b.n	8004cce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004cae:	4a0a      	ldr	r2, [pc, #40]	; (8004cd8 <SysTick_Config+0x40>)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	3b01      	subs	r3, #1
 8004cb4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004cb6:	210f      	movs	r1, #15
 8004cb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004cbc:	f7ff ff8e 	bl	8004bdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004cc0:	4b05      	ldr	r3, [pc, #20]	; (8004cd8 <SysTick_Config+0x40>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004cc6:	4b04      	ldr	r3, [pc, #16]	; (8004cd8 <SysTick_Config+0x40>)
 8004cc8:	2207      	movs	r2, #7
 8004cca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ccc:	2300      	movs	r3, #0
}
 8004cce:	4618      	mov	r0, r3
 8004cd0:	3708      	adds	r7, #8
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	e000e010 	.word	0xe000e010

08004cdc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f7ff ff29 	bl	8004b3c <__NVIC_SetPriorityGrouping>
}
 8004cea:	bf00      	nop
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b086      	sub	sp, #24
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	607a      	str	r2, [r7, #4]
 8004cfe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004d00:	2300      	movs	r3, #0
 8004d02:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004d04:	f7ff ff3e 	bl	8004b84 <__NVIC_GetPriorityGrouping>
 8004d08:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d0a:	687a      	ldr	r2, [r7, #4]
 8004d0c:	68b9      	ldr	r1, [r7, #8]
 8004d0e:	6978      	ldr	r0, [r7, #20]
 8004d10:	f7ff ff8e 	bl	8004c30 <NVIC_EncodePriority>
 8004d14:	4602      	mov	r2, r0
 8004d16:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d1a:	4611      	mov	r1, r2
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f7ff ff5d 	bl	8004bdc <__NVIC_SetPriority>
}
 8004d22:	bf00      	nop
 8004d24:	3718      	adds	r7, #24
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}

08004d2a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d2a:	b580      	push	{r7, lr}
 8004d2c:	b082      	sub	sp, #8
 8004d2e:	af00      	add	r7, sp, #0
 8004d30:	4603      	mov	r3, r0
 8004d32:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d38:	4618      	mov	r0, r3
 8004d3a:	f7ff ff31 	bl	8004ba0 <__NVIC_EnableIRQ>
}
 8004d3e:	bf00      	nop
 8004d40:	3708      	adds	r7, #8
 8004d42:	46bd      	mov	sp, r7
 8004d44:	bd80      	pop	{r7, pc}

08004d46 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004d46:	b580      	push	{r7, lr}
 8004d48:	b082      	sub	sp, #8
 8004d4a:	af00      	add	r7, sp, #0
 8004d4c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f7ff ffa2 	bl	8004c98 <SysTick_Config>
 8004d54:	4603      	mov	r3, r0
}
 8004d56:	4618      	mov	r0, r3
 8004d58:	3708      	adds	r7, #8
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	bd80      	pop	{r7, pc}
	...

08004d60 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b086      	sub	sp, #24
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004d6c:	f7ff fc68 	bl	8004640 <HAL_GetTick>
 8004d70:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d101      	bne.n	8004d7c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e099      	b.n	8004eb0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2202      	movs	r2, #2
 8004d80:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	681a      	ldr	r2, [r3, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f022 0201 	bic.w	r2, r2, #1
 8004d9a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004d9c:	e00f      	b.n	8004dbe <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004d9e:	f7ff fc4f 	bl	8004640 <HAL_GetTick>
 8004da2:	4602      	mov	r2, r0
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	1ad3      	subs	r3, r2, r3
 8004da8:	2b05      	cmp	r3, #5
 8004daa:	d908      	bls.n	8004dbe <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2220      	movs	r2, #32
 8004db0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	2203      	movs	r2, #3
 8004db6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8004dba:	2303      	movs	r3, #3
 8004dbc:	e078      	b.n	8004eb0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f003 0301 	and.w	r3, r3, #1
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d1e8      	bne.n	8004d9e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004dd4:	697a      	ldr	r2, [r7, #20]
 8004dd6:	4b38      	ldr	r3, [pc, #224]	; (8004eb8 <HAL_DMA_Init+0x158>)
 8004dd8:	4013      	ands	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	685a      	ldr	r2, [r3, #4]
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004dea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	691b      	ldr	r3, [r3, #16]
 8004df0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004df6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004e02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6a1b      	ldr	r3, [r3, #32]
 8004e08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	4313      	orrs	r3, r2
 8004e0e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	d107      	bne.n	8004e28 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e20:	4313      	orrs	r3, r2
 8004e22:	697a      	ldr	r2, [r7, #20]
 8004e24:	4313      	orrs	r3, r2
 8004e26:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	697a      	ldr	r2, [r7, #20]
 8004e2e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	695b      	ldr	r3, [r3, #20]
 8004e36:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004e38:	697b      	ldr	r3, [r7, #20]
 8004e3a:	f023 0307 	bic.w	r3, r3, #7
 8004e3e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	4313      	orrs	r3, r2
 8004e48:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d117      	bne.n	8004e82 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e56:	697a      	ldr	r2, [r7, #20]
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00e      	beq.n	8004e82 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 fb0d 	bl	8005484 <DMA_CheckFifoParam>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d008      	beq.n	8004e82 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2240      	movs	r2, #64	; 0x40
 8004e74:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2201      	movs	r2, #1
 8004e7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e016      	b.n	8004eb0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	697a      	ldr	r2, [r7, #20]
 8004e88:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 fac4 	bl	8005418 <DMA_CalcBaseAndBitshift>
 8004e90:	4603      	mov	r3, r0
 8004e92:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004e98:	223f      	movs	r2, #63	; 0x3f
 8004e9a:	409a      	lsls	r2, r3
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2201      	movs	r2, #1
 8004eaa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3718      	adds	r7, #24
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	bd80      	pop	{r7, pc}
 8004eb8:	f010803f 	.word	0xf010803f

08004ebc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b086      	sub	sp, #24
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	60f8      	str	r0, [r7, #12]
 8004ec4:	60b9      	str	r1, [r7, #8]
 8004ec6:	607a      	str	r2, [r7, #4]
 8004ec8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004eca:	2300      	movs	r3, #0
 8004ecc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ed2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d101      	bne.n	8004ee2 <HAL_DMA_Start_IT+0x26>
 8004ede:	2302      	movs	r3, #2
 8004ee0:	e040      	b.n	8004f64 <HAL_DMA_Start_IT+0xa8>
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	2201      	movs	r2, #1
 8004ee6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b01      	cmp	r3, #1
 8004ef4:	d12f      	bne.n	8004f56 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2202      	movs	r2, #2
 8004efa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	2200      	movs	r2, #0
 8004f02:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	68b9      	ldr	r1, [r7, #8]
 8004f0a:	68f8      	ldr	r0, [r7, #12]
 8004f0c:	f000 fa56 	bl	80053bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f14:	223f      	movs	r2, #63	; 0x3f
 8004f16:	409a      	lsls	r2, r3
 8004f18:	693b      	ldr	r3, [r7, #16]
 8004f1a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f042 0216 	orr.w	r2, r2, #22
 8004f2a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d007      	beq.n	8004f44 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f042 0208 	orr.w	r2, r2, #8
 8004f42:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f042 0201 	orr.w	r2, r2, #1
 8004f52:	601a      	str	r2, [r3, #0]
 8004f54:	e005      	b.n	8004f62 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004f5e:	2302      	movs	r3, #2
 8004f60:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004f62:	7dfb      	ldrb	r3, [r7, #23]
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3718      	adds	r7, #24
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	bd80      	pop	{r7, pc}

08004f6c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f78:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004f7a:	f7ff fb61 	bl	8004640 <HAL_GetTick>
 8004f7e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	2b02      	cmp	r3, #2
 8004f8a:	d008      	beq.n	8004f9e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	2280      	movs	r2, #128	; 0x80
 8004f90:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8004f9a:	2301      	movs	r3, #1
 8004f9c:	e052      	b.n	8005044 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	681a      	ldr	r2, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	f022 0216 	bic.w	r2, r2, #22
 8004fac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	695a      	ldr	r2, [r3, #20]
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004fbc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d103      	bne.n	8004fce <HAL_DMA_Abort+0x62>
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d007      	beq.n	8004fde <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f022 0208 	bic.w	r2, r2, #8
 8004fdc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	681a      	ldr	r2, [r3, #0]
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f022 0201 	bic.w	r2, r2, #1
 8004fec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004fee:	e013      	b.n	8005018 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004ff0:	f7ff fb26 	bl	8004640 <HAL_GetTick>
 8004ff4:	4602      	mov	r2, r0
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	1ad3      	subs	r3, r2, r3
 8004ffa:	2b05      	cmp	r3, #5
 8004ffc:	d90c      	bls.n	8005018 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2220      	movs	r2, #32
 8005002:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2203      	movs	r2, #3
 8005008:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e015      	b.n	8005044 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d1e4      	bne.n	8004ff0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800502a:	223f      	movs	r2, #63	; 0x3f
 800502c:	409a      	lsls	r2, r3
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2201      	movs	r2, #1
 8005036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	3710      	adds	r7, #16
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}

0800504c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800504c:	b480      	push	{r7}
 800504e:	b083      	sub	sp, #12
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800505a:	b2db      	uxtb	r3, r3
 800505c:	2b02      	cmp	r3, #2
 800505e:	d004      	beq.n	800506a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	2280      	movs	r2, #128	; 0x80
 8005064:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	e00c      	b.n	8005084 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2205      	movs	r2, #5
 800506e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	681a      	ldr	r2, [r3, #0]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f022 0201 	bic.w	r2, r2, #1
 8005080:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005082:	2300      	movs	r3, #0
}
 8005084:	4618      	mov	r0, r3
 8005086:	370c      	adds	r7, #12
 8005088:	46bd      	mov	sp, r7
 800508a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508e:	4770      	bx	lr

08005090 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005098:	2300      	movs	r3, #0
 800509a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800509c:	4b8e      	ldr	r3, [pc, #568]	; (80052d8 <HAL_DMA_IRQHandler+0x248>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4a8e      	ldr	r2, [pc, #568]	; (80052dc <HAL_DMA_IRQHandler+0x24c>)
 80050a2:	fba2 2303 	umull	r2, r3, r2, r3
 80050a6:	0a9b      	lsrs	r3, r3, #10
 80050a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050ba:	2208      	movs	r2, #8
 80050bc:	409a      	lsls	r2, r3
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	4013      	ands	r3, r2
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d01a      	beq.n	80050fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	f003 0304 	and.w	r3, r3, #4
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d013      	beq.n	80050fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0204 	bic.w	r2, r2, #4
 80050e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80050e8:	2208      	movs	r2, #8
 80050ea:	409a      	lsls	r2, r3
 80050ec:	693b      	ldr	r3, [r7, #16]
 80050ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050f4:	f043 0201 	orr.w	r2, r3, #1
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005100:	2201      	movs	r2, #1
 8005102:	409a      	lsls	r2, r3
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	4013      	ands	r3, r2
 8005108:	2b00      	cmp	r3, #0
 800510a:	d012      	beq.n	8005132 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	695b      	ldr	r3, [r3, #20]
 8005112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005116:	2b00      	cmp	r3, #0
 8005118:	d00b      	beq.n	8005132 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800511e:	2201      	movs	r2, #1
 8005120:	409a      	lsls	r2, r3
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800512a:	f043 0202 	orr.w	r2, r3, #2
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005136:	2204      	movs	r2, #4
 8005138:	409a      	lsls	r2, r3
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	4013      	ands	r3, r2
 800513e:	2b00      	cmp	r3, #0
 8005140:	d012      	beq.n	8005168 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f003 0302 	and.w	r3, r3, #2
 800514c:	2b00      	cmp	r3, #0
 800514e:	d00b      	beq.n	8005168 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005154:	2204      	movs	r2, #4
 8005156:	409a      	lsls	r2, r3
 8005158:	693b      	ldr	r3, [r7, #16]
 800515a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005160:	f043 0204 	orr.w	r2, r3, #4
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800516c:	2210      	movs	r2, #16
 800516e:	409a      	lsls	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	4013      	ands	r3, r2
 8005174:	2b00      	cmp	r3, #0
 8005176:	d043      	beq.n	8005200 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f003 0308 	and.w	r3, r3, #8
 8005182:	2b00      	cmp	r3, #0
 8005184:	d03c      	beq.n	8005200 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800518a:	2210      	movs	r2, #16
 800518c:	409a      	lsls	r2, r3
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800519c:	2b00      	cmp	r3, #0
 800519e:	d018      	beq.n	80051d2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d108      	bne.n	80051c0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d024      	beq.n	8005200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	4798      	blx	r3
 80051be:	e01f      	b.n	8005200 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d01b      	beq.n	8005200 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80051cc:	6878      	ldr	r0, [r7, #4]
 80051ce:	4798      	blx	r3
 80051d0:	e016      	b.n	8005200 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d107      	bne.n	80051f0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	681a      	ldr	r2, [r3, #0]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f022 0208 	bic.w	r2, r2, #8
 80051ee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d003      	beq.n	8005200 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051fc:	6878      	ldr	r0, [r7, #4]
 80051fe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005204:	2220      	movs	r2, #32
 8005206:	409a      	lsls	r2, r3
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	4013      	ands	r3, r2
 800520c:	2b00      	cmp	r3, #0
 800520e:	f000 808f 	beq.w	8005330 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f003 0310 	and.w	r3, r3, #16
 800521c:	2b00      	cmp	r3, #0
 800521e:	f000 8087 	beq.w	8005330 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005226:	2220      	movs	r2, #32
 8005228:	409a      	lsls	r2, r3
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b05      	cmp	r3, #5
 8005238:	d136      	bne.n	80052a8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	681a      	ldr	r2, [r3, #0]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0216 	bic.w	r2, r2, #22
 8005248:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695a      	ldr	r2, [r3, #20]
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005258:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525e:	2b00      	cmp	r3, #0
 8005260:	d103      	bne.n	800526a <HAL_DMA_IRQHandler+0x1da>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005266:	2b00      	cmp	r3, #0
 8005268:	d007      	beq.n	800527a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f022 0208 	bic.w	r2, r2, #8
 8005278:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800527e:	223f      	movs	r2, #63	; 0x3f
 8005280:	409a      	lsls	r2, r3
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2200      	movs	r2, #0
 8005292:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800529a:	2b00      	cmp	r3, #0
 800529c:	d07e      	beq.n	800539c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	4798      	blx	r3
        }
        return;
 80052a6:	e079      	b.n	800539c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d01d      	beq.n	80052f2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	d10d      	bne.n	80052e0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d031      	beq.n	8005330 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052d0:	6878      	ldr	r0, [r7, #4]
 80052d2:	4798      	blx	r3
 80052d4:	e02c      	b.n	8005330 <HAL_DMA_IRQHandler+0x2a0>
 80052d6:	bf00      	nop
 80052d8:	20000228 	.word	0x20000228
 80052dc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d023      	beq.n	8005330 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	4798      	blx	r3
 80052f0:	e01e      	b.n	8005330 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d10f      	bne.n	8005320 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	681a      	ldr	r2, [r3, #0]
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f022 0210 	bic.w	r2, r2, #16
 800530e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2200      	movs	r2, #0
 800531c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005324:	2b00      	cmp	r3, #0
 8005326:	d003      	beq.n	8005330 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800532c:	6878      	ldr	r0, [r7, #4]
 800532e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005334:	2b00      	cmp	r3, #0
 8005336:	d032      	beq.n	800539e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800533c:	f003 0301 	and.w	r3, r3, #1
 8005340:	2b00      	cmp	r3, #0
 8005342:	d022      	beq.n	800538a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2205      	movs	r2, #5
 8005348:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	681a      	ldr	r2, [r3, #0]
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f022 0201 	bic.w	r2, r2, #1
 800535a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800535c:	68bb      	ldr	r3, [r7, #8]
 800535e:	3301      	adds	r3, #1
 8005360:	60bb      	str	r3, [r7, #8]
 8005362:	697a      	ldr	r2, [r7, #20]
 8005364:	429a      	cmp	r2, r3
 8005366:	d307      	bcc.n	8005378 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	f003 0301 	and.w	r3, r3, #1
 8005372:	2b00      	cmp	r3, #0
 8005374:	d1f2      	bne.n	800535c <HAL_DMA_IRQHandler+0x2cc>
 8005376:	e000      	b.n	800537a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005378:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	2201      	movs	r2, #1
 800537e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	2200      	movs	r2, #0
 8005386:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800538e:	2b00      	cmp	r3, #0
 8005390:	d005      	beq.n	800539e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005396:	6878      	ldr	r0, [r7, #4]
 8005398:	4798      	blx	r3
 800539a:	e000      	b.n	800539e <HAL_DMA_IRQHandler+0x30e>
        return;
 800539c:	bf00      	nop
    }
  }
}
 800539e:	3718      	adds	r7, #24
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}

080053a4 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80053a4:	b480      	push	{r7}
 80053a6:	b083      	sub	sp, #12
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80053b0:	4618      	mov	r0, r3
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80053bc:	b480      	push	{r7}
 80053be:	b085      	sub	sp, #20
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
 80053c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	681a      	ldr	r2, [r3, #0]
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80053d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	683a      	ldr	r2, [r7, #0]
 80053e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	2b40      	cmp	r3, #64	; 0x40
 80053e8:	d108      	bne.n	80053fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	68ba      	ldr	r2, [r7, #8]
 80053f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80053fa:	e007      	b.n	800540c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68ba      	ldr	r2, [r7, #8]
 8005402:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	687a      	ldr	r2, [r7, #4]
 800540a:	60da      	str	r2, [r3, #12]
}
 800540c:	bf00      	nop
 800540e:	3714      	adds	r7, #20
 8005410:	46bd      	mov	sp, r7
 8005412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005416:	4770      	bx	lr

08005418 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005418:	b480      	push	{r7}
 800541a:	b085      	sub	sp, #20
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	b2db      	uxtb	r3, r3
 8005426:	3b10      	subs	r3, #16
 8005428:	4a14      	ldr	r2, [pc, #80]	; (800547c <DMA_CalcBaseAndBitshift+0x64>)
 800542a:	fba2 2303 	umull	r2, r3, r2, r3
 800542e:	091b      	lsrs	r3, r3, #4
 8005430:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005432:	4a13      	ldr	r2, [pc, #76]	; (8005480 <DMA_CalcBaseAndBitshift+0x68>)
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	4413      	add	r3, r2
 8005438:	781b      	ldrb	r3, [r3, #0]
 800543a:	461a      	mov	r2, r3
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	2b03      	cmp	r3, #3
 8005444:	d909      	bls.n	800545a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800544e:	f023 0303 	bic.w	r3, r3, #3
 8005452:	1d1a      	adds	r2, r3, #4
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	659a      	str	r2, [r3, #88]	; 0x58
 8005458:	e007      	b.n	800546a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8005462:	f023 0303 	bic.w	r3, r3, #3
 8005466:	687a      	ldr	r2, [r7, #4]
 8005468:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800546e:	4618      	mov	r0, r3
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr
 800547a:	bf00      	nop
 800547c:	aaaaaaab 	.word	0xaaaaaaab
 8005480:	08010540 	.word	0x08010540

08005484 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005484:	b480      	push	{r7}
 8005486:	b085      	sub	sp, #20
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005494:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	699b      	ldr	r3, [r3, #24]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d11f      	bne.n	80054de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	2b03      	cmp	r3, #3
 80054a2:	d856      	bhi.n	8005552 <DMA_CheckFifoParam+0xce>
 80054a4:	a201      	add	r2, pc, #4	; (adr r2, 80054ac <DMA_CheckFifoParam+0x28>)
 80054a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054aa:	bf00      	nop
 80054ac:	080054bd 	.word	0x080054bd
 80054b0:	080054cf 	.word	0x080054cf
 80054b4:	080054bd 	.word	0x080054bd
 80054b8:	08005553 	.word	0x08005553
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d046      	beq.n	8005556 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80054c8:	2301      	movs	r3, #1
 80054ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054cc:	e043      	b.n	8005556 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80054d6:	d140      	bne.n	800555a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80054d8:	2301      	movs	r3, #1
 80054da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054dc:	e03d      	b.n	800555a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	699b      	ldr	r3, [r3, #24]
 80054e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80054e6:	d121      	bne.n	800552c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	2b03      	cmp	r3, #3
 80054ec:	d837      	bhi.n	800555e <DMA_CheckFifoParam+0xda>
 80054ee:	a201      	add	r2, pc, #4	; (adr r2, 80054f4 <DMA_CheckFifoParam+0x70>)
 80054f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054f4:	08005505 	.word	0x08005505
 80054f8:	0800550b 	.word	0x0800550b
 80054fc:	08005505 	.word	0x08005505
 8005500:	0800551d 	.word	0x0800551d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8005504:	2301      	movs	r3, #1
 8005506:	73fb      	strb	r3, [r7, #15]
      break;
 8005508:	e030      	b.n	800556c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800550e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005512:	2b00      	cmp	r3, #0
 8005514:	d025      	beq.n	8005562 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8005516:	2301      	movs	r3, #1
 8005518:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800551a:	e022      	b.n	8005562 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005520:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005524:	d11f      	bne.n	8005566 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800552a:	e01c      	b.n	8005566 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	2b02      	cmp	r3, #2
 8005530:	d903      	bls.n	800553a <DMA_CheckFifoParam+0xb6>
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	2b03      	cmp	r3, #3
 8005536:	d003      	beq.n	8005540 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8005538:	e018      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	73fb      	strb	r3, [r7, #15]
      break;
 800553e:	e015      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005544:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005548:	2b00      	cmp	r3, #0
 800554a:	d00e      	beq.n	800556a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800554c:	2301      	movs	r3, #1
 800554e:	73fb      	strb	r3, [r7, #15]
      break;
 8005550:	e00b      	b.n	800556a <DMA_CheckFifoParam+0xe6>
      break;
 8005552:	bf00      	nop
 8005554:	e00a      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;
 8005556:	bf00      	nop
 8005558:	e008      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;
 800555a:	bf00      	nop
 800555c:	e006      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;
 800555e:	bf00      	nop
 8005560:	e004      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;
 8005562:	bf00      	nop
 8005564:	e002      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;   
 8005566:	bf00      	nop
 8005568:	e000      	b.n	800556c <DMA_CheckFifoParam+0xe8>
      break;
 800556a:	bf00      	nop
    }
  } 
  
  return status; 
 800556c:	7bfb      	ldrb	r3, [r7, #15]
}
 800556e:	4618      	mov	r0, r3
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr
 800557a:	bf00      	nop

0800557c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800557c:	b480      	push	{r7}
 800557e:	b089      	sub	sp, #36	; 0x24
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
 8005584:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005586:	2300      	movs	r3, #0
 8005588:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800558a:	2300      	movs	r3, #0
 800558c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800558e:	2300      	movs	r3, #0
 8005590:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005592:	2300      	movs	r3, #0
 8005594:	61fb      	str	r3, [r7, #28]
 8005596:	e159      	b.n	800584c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005598:	2201      	movs	r2, #1
 800559a:	69fb      	ldr	r3, [r7, #28]
 800559c:	fa02 f303 	lsl.w	r3, r2, r3
 80055a0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80055a2:	683b      	ldr	r3, [r7, #0]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	697a      	ldr	r2, [r7, #20]
 80055a8:	4013      	ands	r3, r2
 80055aa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	697b      	ldr	r3, [r7, #20]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	f040 8148 	bne.w	8005846 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	f003 0303 	and.w	r3, r3, #3
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d005      	beq.n	80055ce <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80055c2:	683b      	ldr	r3, [r7, #0]
 80055c4:	685b      	ldr	r3, [r3, #4]
 80055c6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d130      	bne.n	8005630 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	005b      	lsls	r3, r3, #1
 80055d8:	2203      	movs	r2, #3
 80055da:	fa02 f303 	lsl.w	r3, r2, r3
 80055de:	43db      	mvns	r3, r3
 80055e0:	69ba      	ldr	r2, [r7, #24]
 80055e2:	4013      	ands	r3, r2
 80055e4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80055e6:	683b      	ldr	r3, [r7, #0]
 80055e8:	68da      	ldr	r2, [r3, #12]
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	005b      	lsls	r3, r3, #1
 80055ee:	fa02 f303 	lsl.w	r3, r2, r3
 80055f2:	69ba      	ldr	r2, [r7, #24]
 80055f4:	4313      	orrs	r3, r2
 80055f6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	69ba      	ldr	r2, [r7, #24]
 80055fc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	685b      	ldr	r3, [r3, #4]
 8005602:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005604:	2201      	movs	r2, #1
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	fa02 f303 	lsl.w	r3, r2, r3
 800560c:	43db      	mvns	r3, r3
 800560e:	69ba      	ldr	r2, [r7, #24]
 8005610:	4013      	ands	r3, r2
 8005612:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	091b      	lsrs	r3, r3, #4
 800561a:	f003 0201 	and.w	r2, r3, #1
 800561e:	69fb      	ldr	r3, [r7, #28]
 8005620:	fa02 f303 	lsl.w	r3, r2, r3
 8005624:	69ba      	ldr	r2, [r7, #24]
 8005626:	4313      	orrs	r3, r2
 8005628:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	69ba      	ldr	r2, [r7, #24]
 800562e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	685b      	ldr	r3, [r3, #4]
 8005634:	f003 0303 	and.w	r3, r3, #3
 8005638:	2b03      	cmp	r3, #3
 800563a:	d017      	beq.n	800566c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	68db      	ldr	r3, [r3, #12]
 8005640:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005642:	69fb      	ldr	r3, [r7, #28]
 8005644:	005b      	lsls	r3, r3, #1
 8005646:	2203      	movs	r2, #3
 8005648:	fa02 f303 	lsl.w	r3, r2, r3
 800564c:	43db      	mvns	r3, r3
 800564e:	69ba      	ldr	r2, [r7, #24]
 8005650:	4013      	ands	r3, r2
 8005652:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	689a      	ldr	r2, [r3, #8]
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	005b      	lsls	r3, r3, #1
 800565c:	fa02 f303 	lsl.w	r3, r2, r3
 8005660:	69ba      	ldr	r2, [r7, #24]
 8005662:	4313      	orrs	r3, r2
 8005664:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	69ba      	ldr	r2, [r7, #24]
 800566a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	685b      	ldr	r3, [r3, #4]
 8005670:	f003 0303 	and.w	r3, r3, #3
 8005674:	2b02      	cmp	r3, #2
 8005676:	d123      	bne.n	80056c0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	08da      	lsrs	r2, r3, #3
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	3208      	adds	r2, #8
 8005680:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005684:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	f003 0307 	and.w	r3, r3, #7
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	220f      	movs	r2, #15
 8005690:	fa02 f303 	lsl.w	r3, r2, r3
 8005694:	43db      	mvns	r3, r3
 8005696:	69ba      	ldr	r2, [r7, #24]
 8005698:	4013      	ands	r3, r2
 800569a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800569c:	683b      	ldr	r3, [r7, #0]
 800569e:	691a      	ldr	r2, [r3, #16]
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	f003 0307 	and.w	r3, r3, #7
 80056a6:	009b      	lsls	r3, r3, #2
 80056a8:	fa02 f303 	lsl.w	r3, r2, r3
 80056ac:	69ba      	ldr	r2, [r7, #24]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	08da      	lsrs	r2, r3, #3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	3208      	adds	r2, #8
 80056ba:	69b9      	ldr	r1, [r7, #24]
 80056bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80056c6:	69fb      	ldr	r3, [r7, #28]
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	2203      	movs	r2, #3
 80056cc:	fa02 f303 	lsl.w	r3, r2, r3
 80056d0:	43db      	mvns	r3, r3
 80056d2:	69ba      	ldr	r2, [r7, #24]
 80056d4:	4013      	ands	r3, r2
 80056d6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	685b      	ldr	r3, [r3, #4]
 80056dc:	f003 0203 	and.w	r2, r3, #3
 80056e0:	69fb      	ldr	r3, [r7, #28]
 80056e2:	005b      	lsls	r3, r3, #1
 80056e4:	fa02 f303 	lsl.w	r3, r2, r3
 80056e8:	69ba      	ldr	r2, [r7, #24]
 80056ea:	4313      	orrs	r3, r2
 80056ec:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	69ba      	ldr	r2, [r7, #24]
 80056f2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80056f4:	683b      	ldr	r3, [r7, #0]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	f000 80a2 	beq.w	8005846 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005702:	2300      	movs	r3, #0
 8005704:	60fb      	str	r3, [r7, #12]
 8005706:	4b57      	ldr	r3, [pc, #348]	; (8005864 <HAL_GPIO_Init+0x2e8>)
 8005708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570a:	4a56      	ldr	r2, [pc, #344]	; (8005864 <HAL_GPIO_Init+0x2e8>)
 800570c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005710:	6453      	str	r3, [r2, #68]	; 0x44
 8005712:	4b54      	ldr	r3, [pc, #336]	; (8005864 <HAL_GPIO_Init+0x2e8>)
 8005714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005716:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800571a:	60fb      	str	r3, [r7, #12]
 800571c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800571e:	4a52      	ldr	r2, [pc, #328]	; (8005868 <HAL_GPIO_Init+0x2ec>)
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	089b      	lsrs	r3, r3, #2
 8005724:	3302      	adds	r3, #2
 8005726:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800572a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800572c:	69fb      	ldr	r3, [r7, #28]
 800572e:	f003 0303 	and.w	r3, r3, #3
 8005732:	009b      	lsls	r3, r3, #2
 8005734:	220f      	movs	r2, #15
 8005736:	fa02 f303 	lsl.w	r3, r2, r3
 800573a:	43db      	mvns	r3, r3
 800573c:	69ba      	ldr	r2, [r7, #24]
 800573e:	4013      	ands	r3, r2
 8005740:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	4a49      	ldr	r2, [pc, #292]	; (800586c <HAL_GPIO_Init+0x2f0>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d019      	beq.n	800577e <HAL_GPIO_Init+0x202>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	4a48      	ldr	r2, [pc, #288]	; (8005870 <HAL_GPIO_Init+0x2f4>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d013      	beq.n	800577a <HAL_GPIO_Init+0x1fe>
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	4a47      	ldr	r2, [pc, #284]	; (8005874 <HAL_GPIO_Init+0x2f8>)
 8005756:	4293      	cmp	r3, r2
 8005758:	d00d      	beq.n	8005776 <HAL_GPIO_Init+0x1fa>
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a46      	ldr	r2, [pc, #280]	; (8005878 <HAL_GPIO_Init+0x2fc>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d007      	beq.n	8005772 <HAL_GPIO_Init+0x1f6>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a45      	ldr	r2, [pc, #276]	; (800587c <HAL_GPIO_Init+0x300>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d101      	bne.n	800576e <HAL_GPIO_Init+0x1f2>
 800576a:	2304      	movs	r3, #4
 800576c:	e008      	b.n	8005780 <HAL_GPIO_Init+0x204>
 800576e:	2307      	movs	r3, #7
 8005770:	e006      	b.n	8005780 <HAL_GPIO_Init+0x204>
 8005772:	2303      	movs	r3, #3
 8005774:	e004      	b.n	8005780 <HAL_GPIO_Init+0x204>
 8005776:	2302      	movs	r3, #2
 8005778:	e002      	b.n	8005780 <HAL_GPIO_Init+0x204>
 800577a:	2301      	movs	r3, #1
 800577c:	e000      	b.n	8005780 <HAL_GPIO_Init+0x204>
 800577e:	2300      	movs	r3, #0
 8005780:	69fa      	ldr	r2, [r7, #28]
 8005782:	f002 0203 	and.w	r2, r2, #3
 8005786:	0092      	lsls	r2, r2, #2
 8005788:	4093      	lsls	r3, r2
 800578a:	69ba      	ldr	r2, [r7, #24]
 800578c:	4313      	orrs	r3, r2
 800578e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005790:	4935      	ldr	r1, [pc, #212]	; (8005868 <HAL_GPIO_Init+0x2ec>)
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	089b      	lsrs	r3, r3, #2
 8005796:	3302      	adds	r3, #2
 8005798:	69ba      	ldr	r2, [r7, #24]
 800579a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800579e:	4b38      	ldr	r3, [pc, #224]	; (8005880 <HAL_GPIO_Init+0x304>)
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057a4:	693b      	ldr	r3, [r7, #16]
 80057a6:	43db      	mvns	r3, r3
 80057a8:	69ba      	ldr	r2, [r7, #24]
 80057aa:	4013      	ands	r3, r2
 80057ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	685b      	ldr	r3, [r3, #4]
 80057b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80057ba:	69ba      	ldr	r2, [r7, #24]
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	4313      	orrs	r3, r2
 80057c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80057c2:	4a2f      	ldr	r2, [pc, #188]	; (8005880 <HAL_GPIO_Init+0x304>)
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80057c8:	4b2d      	ldr	r3, [pc, #180]	; (8005880 <HAL_GPIO_Init+0x304>)
 80057ca:	68db      	ldr	r3, [r3, #12]
 80057cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	43db      	mvns	r3, r3
 80057d2:	69ba      	ldr	r2, [r7, #24]
 80057d4:	4013      	ands	r3, r2
 80057d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80057d8:	683b      	ldr	r3, [r7, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d003      	beq.n	80057ec <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80057e4:	69ba      	ldr	r2, [r7, #24]
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	4313      	orrs	r3, r2
 80057ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80057ec:	4a24      	ldr	r2, [pc, #144]	; (8005880 <HAL_GPIO_Init+0x304>)
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80057f2:	4b23      	ldr	r3, [pc, #140]	; (8005880 <HAL_GPIO_Init+0x304>)
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	43db      	mvns	r3, r3
 80057fc:	69ba      	ldr	r2, [r7, #24]
 80057fe:	4013      	ands	r3, r2
 8005800:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	685b      	ldr	r3, [r3, #4]
 8005806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d003      	beq.n	8005816 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800580e:	69ba      	ldr	r2, [r7, #24]
 8005810:	693b      	ldr	r3, [r7, #16]
 8005812:	4313      	orrs	r3, r2
 8005814:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005816:	4a1a      	ldr	r2, [pc, #104]	; (8005880 <HAL_GPIO_Init+0x304>)
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800581c:	4b18      	ldr	r3, [pc, #96]	; (8005880 <HAL_GPIO_Init+0x304>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005822:	693b      	ldr	r3, [r7, #16]
 8005824:	43db      	mvns	r3, r3
 8005826:	69ba      	ldr	r2, [r7, #24]
 8005828:	4013      	ands	r3, r2
 800582a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005838:	69ba      	ldr	r2, [r7, #24]
 800583a:	693b      	ldr	r3, [r7, #16]
 800583c:	4313      	orrs	r3, r2
 800583e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005840:	4a0f      	ldr	r2, [pc, #60]	; (8005880 <HAL_GPIO_Init+0x304>)
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005846:	69fb      	ldr	r3, [r7, #28]
 8005848:	3301      	adds	r3, #1
 800584a:	61fb      	str	r3, [r7, #28]
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	2b0f      	cmp	r3, #15
 8005850:	f67f aea2 	bls.w	8005598 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005854:	bf00      	nop
 8005856:	bf00      	nop
 8005858:	3724      	adds	r7, #36	; 0x24
 800585a:	46bd      	mov	sp, r7
 800585c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005860:	4770      	bx	lr
 8005862:	bf00      	nop
 8005864:	40023800 	.word	0x40023800
 8005868:	40013800 	.word	0x40013800
 800586c:	40020000 	.word	0x40020000
 8005870:	40020400 	.word	0x40020400
 8005874:	40020800 	.word	0x40020800
 8005878:	40020c00 	.word	0x40020c00
 800587c:	40021000 	.word	0x40021000
 8005880:	40013c00 	.word	0x40013c00

08005884 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005884:	b480      	push	{r7}
 8005886:	b083      	sub	sp, #12
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	460b      	mov	r3, r1
 800588e:	807b      	strh	r3, [r7, #2]
 8005890:	4613      	mov	r3, r2
 8005892:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005894:	787b      	ldrb	r3, [r7, #1]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d003      	beq.n	80058a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800589a:	887a      	ldrh	r2, [r7, #2]
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80058a0:	e003      	b.n	80058aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80058a2:	887b      	ldrh	r3, [r7, #2]
 80058a4:	041a      	lsls	r2, r3, #16
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	619a      	str	r2, [r3, #24]
}
 80058aa:	bf00      	nop
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr
	...

080058b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d101      	bne.n	80058ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	e12b      	b.n	8005b22 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058d0:	b2db      	uxtb	r3, r3
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d106      	bne.n	80058e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	2200      	movs	r2, #0
 80058da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80058de:	6878      	ldr	r0, [r7, #4]
 80058e0:	f7fc fb00 	bl	8001ee4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2224      	movs	r2, #36	; 0x24
 80058e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681a      	ldr	r2, [r3, #0]
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f022 0201 	bic.w	r2, r2, #1
 80058fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	681a      	ldr	r2, [r3, #0]
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800590a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800591a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800591c:	f001 f888 	bl	8006a30 <HAL_RCC_GetPCLK1Freq>
 8005920:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	685b      	ldr	r3, [r3, #4]
 8005926:	4a81      	ldr	r2, [pc, #516]	; (8005b2c <HAL_I2C_Init+0x274>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d807      	bhi.n	800593c <HAL_I2C_Init+0x84>
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	4a80      	ldr	r2, [pc, #512]	; (8005b30 <HAL_I2C_Init+0x278>)
 8005930:	4293      	cmp	r3, r2
 8005932:	bf94      	ite	ls
 8005934:	2301      	movls	r3, #1
 8005936:	2300      	movhi	r3, #0
 8005938:	b2db      	uxtb	r3, r3
 800593a:	e006      	b.n	800594a <HAL_I2C_Init+0x92>
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	4a7d      	ldr	r2, [pc, #500]	; (8005b34 <HAL_I2C_Init+0x27c>)
 8005940:	4293      	cmp	r3, r2
 8005942:	bf94      	ite	ls
 8005944:	2301      	movls	r3, #1
 8005946:	2300      	movhi	r3, #0
 8005948:	b2db      	uxtb	r3, r3
 800594a:	2b00      	cmp	r3, #0
 800594c:	d001      	beq.n	8005952 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800594e:	2301      	movs	r3, #1
 8005950:	e0e7      	b.n	8005b22 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	4a78      	ldr	r2, [pc, #480]	; (8005b38 <HAL_I2C_Init+0x280>)
 8005956:	fba2 2303 	umull	r2, r3, r2, r3
 800595a:	0c9b      	lsrs	r3, r3, #18
 800595c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	685b      	ldr	r3, [r3, #4]
 8005964:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	68ba      	ldr	r2, [r7, #8]
 800596e:	430a      	orrs	r2, r1
 8005970:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6a1b      	ldr	r3, [r3, #32]
 8005978:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	685b      	ldr	r3, [r3, #4]
 8005980:	4a6a      	ldr	r2, [pc, #424]	; (8005b2c <HAL_I2C_Init+0x274>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d802      	bhi.n	800598c <HAL_I2C_Init+0xd4>
 8005986:	68bb      	ldr	r3, [r7, #8]
 8005988:	3301      	adds	r3, #1
 800598a:	e009      	b.n	80059a0 <HAL_I2C_Init+0xe8>
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005992:	fb02 f303 	mul.w	r3, r2, r3
 8005996:	4a69      	ldr	r2, [pc, #420]	; (8005b3c <HAL_I2C_Init+0x284>)
 8005998:	fba2 2303 	umull	r2, r3, r2, r3
 800599c:	099b      	lsrs	r3, r3, #6
 800599e:	3301      	adds	r3, #1
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6812      	ldr	r2, [r2, #0]
 80059a4:	430b      	orrs	r3, r1
 80059a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80059b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	495c      	ldr	r1, [pc, #368]	; (8005b2c <HAL_I2C_Init+0x274>)
 80059bc:	428b      	cmp	r3, r1
 80059be:	d819      	bhi.n	80059f4 <HAL_I2C_Init+0x13c>
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	1e59      	subs	r1, r3, #1
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80059ce:	1c59      	adds	r1, r3, #1
 80059d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80059d4:	400b      	ands	r3, r1
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d00a      	beq.n	80059f0 <HAL_I2C_Init+0x138>
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	1e59      	subs	r1, r3, #1
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685b      	ldr	r3, [r3, #4]
 80059e2:	005b      	lsls	r3, r3, #1
 80059e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80059e8:	3301      	adds	r3, #1
 80059ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80059ee:	e051      	b.n	8005a94 <HAL_I2C_Init+0x1dc>
 80059f0:	2304      	movs	r3, #4
 80059f2:	e04f      	b.n	8005a94 <HAL_I2C_Init+0x1dc>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d111      	bne.n	8005a20 <HAL_I2C_Init+0x168>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	1e58      	subs	r0, r3, #1
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6859      	ldr	r1, [r3, #4]
 8005a04:	460b      	mov	r3, r1
 8005a06:	005b      	lsls	r3, r3, #1
 8005a08:	440b      	add	r3, r1
 8005a0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a0e:	3301      	adds	r3, #1
 8005a10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	bf0c      	ite	eq
 8005a18:	2301      	moveq	r3, #1
 8005a1a:	2300      	movne	r3, #0
 8005a1c:	b2db      	uxtb	r3, r3
 8005a1e:	e012      	b.n	8005a46 <HAL_I2C_Init+0x18e>
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	1e58      	subs	r0, r3, #1
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	6859      	ldr	r1, [r3, #4]
 8005a28:	460b      	mov	r3, r1
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	440b      	add	r3, r1
 8005a2e:	0099      	lsls	r1, r3, #2
 8005a30:	440b      	add	r3, r1
 8005a32:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a36:	3301      	adds	r3, #1
 8005a38:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	bf0c      	ite	eq
 8005a40:	2301      	moveq	r3, #1
 8005a42:	2300      	movne	r3, #0
 8005a44:	b2db      	uxtb	r3, r3
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d001      	beq.n	8005a4e <HAL_I2C_Init+0x196>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e022      	b.n	8005a94 <HAL_I2C_Init+0x1dc>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d10e      	bne.n	8005a74 <HAL_I2C_Init+0x1bc>
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	1e58      	subs	r0, r3, #1
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6859      	ldr	r1, [r3, #4]
 8005a5e:	460b      	mov	r3, r1
 8005a60:	005b      	lsls	r3, r3, #1
 8005a62:	440b      	add	r3, r1
 8005a64:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a68:	3301      	adds	r3, #1
 8005a6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a72:	e00f      	b.n	8005a94 <HAL_I2C_Init+0x1dc>
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	1e58      	subs	r0, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	6859      	ldr	r1, [r3, #4]
 8005a7c:	460b      	mov	r3, r1
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	0099      	lsls	r1, r3, #2
 8005a84:	440b      	add	r3, r1
 8005a86:	fbb0 f3f3 	udiv	r3, r0, r3
 8005a8a:	3301      	adds	r3, #1
 8005a8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005a90:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005a94:	6879      	ldr	r1, [r7, #4]
 8005a96:	6809      	ldr	r1, [r1, #0]
 8005a98:	4313      	orrs	r3, r2
 8005a9a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	69da      	ldr	r2, [r3, #28]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6a1b      	ldr	r3, [r3, #32]
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	430a      	orrs	r2, r1
 8005ab6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	689b      	ldr	r3, [r3, #8]
 8005abe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ac2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005ac6:	687a      	ldr	r2, [r7, #4]
 8005ac8:	6911      	ldr	r1, [r2, #16]
 8005aca:	687a      	ldr	r2, [r7, #4]
 8005acc:	68d2      	ldr	r2, [r2, #12]
 8005ace:	4311      	orrs	r1, r2
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6812      	ldr	r2, [r2, #0]
 8005ad4:	430b      	orrs	r3, r1
 8005ad6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	68db      	ldr	r3, [r3, #12]
 8005ade:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	695a      	ldr	r2, [r3, #20]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	699b      	ldr	r3, [r3, #24]
 8005aea:	431a      	orrs	r2, r3
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	430a      	orrs	r2, r1
 8005af2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	681a      	ldr	r2, [r3, #0]
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f042 0201 	orr.w	r2, r2, #1
 8005b02:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	2200      	movs	r2, #0
 8005b08:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	2220      	movs	r2, #32
 8005b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2200      	movs	r2, #0
 8005b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	000186a0 	.word	0x000186a0
 8005b30:	001e847f 	.word	0x001e847f
 8005b34:	003d08ff 	.word	0x003d08ff
 8005b38:	431bde83 	.word	0x431bde83
 8005b3c:	10624dd3 	.word	0x10624dd3

08005b40 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b088      	sub	sp, #32
 8005b44:	af02      	add	r7, sp, #8
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	607a      	str	r2, [r7, #4]
 8005b4a:	461a      	mov	r2, r3
 8005b4c:	460b      	mov	r3, r1
 8005b4e:	817b      	strh	r3, [r7, #10]
 8005b50:	4613      	mov	r3, r2
 8005b52:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005b54:	f7fe fd74 	bl	8004640 <HAL_GetTick>
 8005b58:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005b60:	b2db      	uxtb	r3, r3
 8005b62:	2b20      	cmp	r3, #32
 8005b64:	f040 80e0 	bne.w	8005d28 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	9300      	str	r3, [sp, #0]
 8005b6c:	2319      	movs	r3, #25
 8005b6e:	2201      	movs	r2, #1
 8005b70:	4970      	ldr	r1, [pc, #448]	; (8005d34 <HAL_I2C_Master_Transmit+0x1f4>)
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f000 f964 	bl	8005e40 <I2C_WaitOnFlagUntilTimeout>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d001      	beq.n	8005b82 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8005b7e:	2302      	movs	r3, #2
 8005b80:	e0d3      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005b88:	2b01      	cmp	r3, #1
 8005b8a:	d101      	bne.n	8005b90 <HAL_I2C_Master_Transmit+0x50>
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	e0cc      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	2201      	movs	r2, #1
 8005b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 0301 	and.w	r3, r3, #1
 8005ba2:	2b01      	cmp	r3, #1
 8005ba4:	d007      	beq.n	8005bb6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f042 0201 	orr.w	r2, r2, #1
 8005bb4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005bc4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	2221      	movs	r2, #33	; 0x21
 8005bca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	2210      	movs	r2, #16
 8005bd2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	687a      	ldr	r2, [r7, #4]
 8005be0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	893a      	ldrh	r2, [r7, #8]
 8005be6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bec:	b29a      	uxth	r2, r3
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	4a50      	ldr	r2, [pc, #320]	; (8005d38 <HAL_I2C_Master_Transmit+0x1f8>)
 8005bf6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005bf8:	8979      	ldrh	r1, [r7, #10]
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	6a3a      	ldr	r2, [r7, #32]
 8005bfe:	68f8      	ldr	r0, [r7, #12]
 8005c00:	f000 f89c 	bl	8005d3c <I2C_MasterRequestWrite>
 8005c04:	4603      	mov	r3, r0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d001      	beq.n	8005c0e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005c0a:	2301      	movs	r3, #1
 8005c0c:	e08d      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c0e:	2300      	movs	r3, #0
 8005c10:	613b      	str	r3, [r7, #16]
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	695b      	ldr	r3, [r3, #20]
 8005c18:	613b      	str	r3, [r7, #16]
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	699b      	ldr	r3, [r3, #24]
 8005c20:	613b      	str	r3, [r7, #16]
 8005c22:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005c24:	e066      	b.n	8005cf4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	6a39      	ldr	r1, [r7, #32]
 8005c2a:	68f8      	ldr	r0, [r7, #12]
 8005c2c:	f000 f9de 	bl	8005fec <I2C_WaitOnTXEFlagUntilTimeout>
 8005c30:	4603      	mov	r3, r0
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d00d      	beq.n	8005c52 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c3a:	2b04      	cmp	r3, #4
 8005c3c:	d107      	bne.n	8005c4e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	681a      	ldr	r2, [r3, #0]
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c4c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e06b      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c56:	781a      	ldrb	r2, [r3, #0]
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c62:	1c5a      	adds	r2, r3, #1
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	3b01      	subs	r3, #1
 8005c70:	b29a      	uxth	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c7a:	3b01      	subs	r3, #1
 8005c7c:	b29a      	uxth	r2, r3
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	f003 0304 	and.w	r3, r3, #4
 8005c8c:	2b04      	cmp	r3, #4
 8005c8e:	d11b      	bne.n	8005cc8 <HAL_I2C_Master_Transmit+0x188>
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d017      	beq.n	8005cc8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c9c:	781a      	ldrb	r2, [r3, #0]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cb2:	b29b      	uxth	r3, r3
 8005cb4:	3b01      	subs	r3, #1
 8005cb6:	b29a      	uxth	r2, r3
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cc0:	3b01      	subs	r3, #1
 8005cc2:	b29a      	uxth	r2, r3
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cc8:	697a      	ldr	r2, [r7, #20]
 8005cca:	6a39      	ldr	r1, [r7, #32]
 8005ccc:	68f8      	ldr	r0, [r7, #12]
 8005cce:	f000 f9ce 	bl	800606e <I2C_WaitOnBTFFlagUntilTimeout>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d00d      	beq.n	8005cf4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cdc:	2b04      	cmp	r3, #4
 8005cde:	d107      	bne.n	8005cf0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	681a      	ldr	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005cf0:	2301      	movs	r3, #1
 8005cf2:	e01a      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d194      	bne.n	8005c26 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	681a      	ldr	r2, [r3, #0]
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d0a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	2220      	movs	r2, #32
 8005d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	2200      	movs	r2, #0
 8005d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8005d24:	2300      	movs	r3, #0
 8005d26:	e000      	b.n	8005d2a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005d28:	2302      	movs	r3, #2
  }
}
 8005d2a:	4618      	mov	r0, r3
 8005d2c:	3718      	adds	r7, #24
 8005d2e:	46bd      	mov	sp, r7
 8005d30:	bd80      	pop	{r7, pc}
 8005d32:	bf00      	nop
 8005d34:	00100002 	.word	0x00100002
 8005d38:	ffff0000 	.word	0xffff0000

08005d3c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005d3c:	b580      	push	{r7, lr}
 8005d3e:	b088      	sub	sp, #32
 8005d40:	af02      	add	r7, sp, #8
 8005d42:	60f8      	str	r0, [r7, #12]
 8005d44:	607a      	str	r2, [r7, #4]
 8005d46:	603b      	str	r3, [r7, #0]
 8005d48:	460b      	mov	r3, r1
 8005d4a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d50:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005d52:	697b      	ldr	r3, [r7, #20]
 8005d54:	2b08      	cmp	r3, #8
 8005d56:	d006      	beq.n	8005d66 <I2C_MasterRequestWrite+0x2a>
 8005d58:	697b      	ldr	r3, [r7, #20]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d003      	beq.n	8005d66 <I2C_MasterRequestWrite+0x2a>
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005d64:	d108      	bne.n	8005d78 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d74:	601a      	str	r2, [r3, #0]
 8005d76:	e00b      	b.n	8005d90 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7c:	2b12      	cmp	r3, #18
 8005d7e:	d107      	bne.n	8005d90 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	681a      	ldr	r2, [r3, #0]
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005d8e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	2200      	movs	r2, #0
 8005d98:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005d9c:	68f8      	ldr	r0, [r7, #12]
 8005d9e:	f000 f84f 	bl	8005e40 <I2C_WaitOnFlagUntilTimeout>
 8005da2:	4603      	mov	r3, r0
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d00d      	beq.n	8005dc4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005db6:	d103      	bne.n	8005dc0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005dbe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005dc0:	2303      	movs	r3, #3
 8005dc2:	e035      	b.n	8005e30 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	691b      	ldr	r3, [r3, #16]
 8005dc8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005dcc:	d108      	bne.n	8005de0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005dce:	897b      	ldrh	r3, [r7, #10]
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005ddc:	611a      	str	r2, [r3, #16]
 8005dde:	e01b      	b.n	8005e18 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005de0:	897b      	ldrh	r3, [r7, #10]
 8005de2:	11db      	asrs	r3, r3, #7
 8005de4:	b2db      	uxtb	r3, r3
 8005de6:	f003 0306 	and.w	r3, r3, #6
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	f063 030f 	orn	r3, r3, #15
 8005df0:	b2da      	uxtb	r2, r3
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	490e      	ldr	r1, [pc, #56]	; (8005e38 <I2C_MasterRequestWrite+0xfc>)
 8005dfe:	68f8      	ldr	r0, [r7, #12]
 8005e00:	f000 f875 	bl	8005eee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e04:	4603      	mov	r3, r0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d001      	beq.n	8005e0e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e010      	b.n	8005e30 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005e0e:	897b      	ldrh	r3, [r7, #10]
 8005e10:	b2da      	uxtb	r2, r3
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	687a      	ldr	r2, [r7, #4]
 8005e1c:	4907      	ldr	r1, [pc, #28]	; (8005e3c <I2C_MasterRequestWrite+0x100>)
 8005e1e:	68f8      	ldr	r0, [r7, #12]
 8005e20:	f000 f865 	bl	8005eee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005e24:	4603      	mov	r3, r0
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d001      	beq.n	8005e2e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005e2a:	2301      	movs	r3, #1
 8005e2c:	e000      	b.n	8005e30 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	3718      	adds	r7, #24
 8005e34:	46bd      	mov	sp, r7
 8005e36:	bd80      	pop	{r7, pc}
 8005e38:	00010008 	.word	0x00010008
 8005e3c:	00010002 	.word	0x00010002

08005e40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e40:	b580      	push	{r7, lr}
 8005e42:	b084      	sub	sp, #16
 8005e44:	af00      	add	r7, sp, #0
 8005e46:	60f8      	str	r0, [r7, #12]
 8005e48:	60b9      	str	r1, [r7, #8]
 8005e4a:	603b      	str	r3, [r7, #0]
 8005e4c:	4613      	mov	r3, r2
 8005e4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e50:	e025      	b.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e58:	d021      	beq.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e5a:	f7fe fbf1 	bl	8004640 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	69bb      	ldr	r3, [r7, #24]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	683a      	ldr	r2, [r7, #0]
 8005e66:	429a      	cmp	r2, r3
 8005e68:	d302      	bcc.n	8005e70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d116      	bne.n	8005e9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	2200      	movs	r2, #0
 8005e74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	2220      	movs	r2, #32
 8005e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e8a:	f043 0220 	orr.w	r2, r3, #32
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005e9a:	2301      	movs	r3, #1
 8005e9c:	e023      	b.n	8005ee6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e9e:	68bb      	ldr	r3, [r7, #8]
 8005ea0:	0c1b      	lsrs	r3, r3, #16
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d10d      	bne.n	8005ec4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005ea8:	68fb      	ldr	r3, [r7, #12]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	695b      	ldr	r3, [r3, #20]
 8005eae:	43da      	mvns	r2, r3
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	b29b      	uxth	r3, r3
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	bf0c      	ite	eq
 8005eba:	2301      	moveq	r3, #1
 8005ebc:	2300      	movne	r3, #0
 8005ebe:	b2db      	uxtb	r3, r3
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	e00c      	b.n	8005ede <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	43da      	mvns	r2, r3
 8005ecc:	68bb      	ldr	r3, [r7, #8]
 8005ece:	4013      	ands	r3, r2
 8005ed0:	b29b      	uxth	r3, r3
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	bf0c      	ite	eq
 8005ed6:	2301      	moveq	r3, #1
 8005ed8:	2300      	movne	r3, #0
 8005eda:	b2db      	uxtb	r3, r3
 8005edc:	461a      	mov	r2, r3
 8005ede:	79fb      	ldrb	r3, [r7, #7]
 8005ee0:	429a      	cmp	r2, r3
 8005ee2:	d0b6      	beq.n	8005e52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ee4:	2300      	movs	r3, #0
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	3710      	adds	r7, #16
 8005eea:	46bd      	mov	sp, r7
 8005eec:	bd80      	pop	{r7, pc}

08005eee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005eee:	b580      	push	{r7, lr}
 8005ef0:	b084      	sub	sp, #16
 8005ef2:	af00      	add	r7, sp, #0
 8005ef4:	60f8      	str	r0, [r7, #12]
 8005ef6:	60b9      	str	r1, [r7, #8]
 8005ef8:	607a      	str	r2, [r7, #4]
 8005efa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005efc:	e051      	b.n	8005fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	695b      	ldr	r3, [r3, #20]
 8005f04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f0c:	d123      	bne.n	8005f56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	681a      	ldr	r2, [r3, #0]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f1c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f26:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005f28:	68fb      	ldr	r3, [r7, #12]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	2220      	movs	r2, #32
 8005f32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f42:	f043 0204 	orr.w	r2, r3, #4
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e046      	b.n	8005fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f5c:	d021      	beq.n	8005fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f5e:	f7fe fb6f 	bl	8004640 <HAL_GetTick>
 8005f62:	4602      	mov	r2, r0
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	1ad3      	subs	r3, r2, r3
 8005f68:	687a      	ldr	r2, [r7, #4]
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d302      	bcc.n	8005f74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d116      	bne.n	8005fa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2200      	movs	r2, #0
 8005f78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	2220      	movs	r2, #32
 8005f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	2200      	movs	r2, #0
 8005f86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f8e:	f043 0220 	orr.w	r2, r3, #32
 8005f92:	68fb      	ldr	r3, [r7, #12]
 8005f94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e020      	b.n	8005fe4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005fa2:	68bb      	ldr	r3, [r7, #8]
 8005fa4:	0c1b      	lsrs	r3, r3, #16
 8005fa6:	b2db      	uxtb	r3, r3
 8005fa8:	2b01      	cmp	r3, #1
 8005faa:	d10c      	bne.n	8005fc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	695b      	ldr	r3, [r3, #20]
 8005fb2:	43da      	mvns	r2, r3
 8005fb4:	68bb      	ldr	r3, [r7, #8]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	b29b      	uxth	r3, r3
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	bf14      	ite	ne
 8005fbe:	2301      	movne	r3, #1
 8005fc0:	2300      	moveq	r3, #0
 8005fc2:	b2db      	uxtb	r3, r3
 8005fc4:	e00b      	b.n	8005fde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	699b      	ldr	r3, [r3, #24]
 8005fcc:	43da      	mvns	r2, r3
 8005fce:	68bb      	ldr	r3, [r7, #8]
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	bf14      	ite	ne
 8005fd8:	2301      	movne	r3, #1
 8005fda:	2300      	moveq	r3, #0
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d18d      	bne.n	8005efe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8005fe2:	2300      	movs	r3, #0
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3710      	adds	r7, #16
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}

08005fec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005fec:	b580      	push	{r7, lr}
 8005fee:	b084      	sub	sp, #16
 8005ff0:	af00      	add	r7, sp, #0
 8005ff2:	60f8      	str	r0, [r7, #12]
 8005ff4:	60b9      	str	r1, [r7, #8]
 8005ff6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005ff8:	e02d      	b.n	8006056 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f000 f878 	bl	80060f0 <I2C_IsAcknowledgeFailed>
 8006000:	4603      	mov	r3, r0
 8006002:	2b00      	cmp	r3, #0
 8006004:	d001      	beq.n	800600a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e02d      	b.n	8006066 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006010:	d021      	beq.n	8006056 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006012:	f7fe fb15 	bl	8004640 <HAL_GetTick>
 8006016:	4602      	mov	r2, r0
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	1ad3      	subs	r3, r2, r3
 800601c:	68ba      	ldr	r2, [r7, #8]
 800601e:	429a      	cmp	r2, r3
 8006020:	d302      	bcc.n	8006028 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	2b00      	cmp	r3, #0
 8006026:	d116      	bne.n	8006056 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	2200      	movs	r2, #0
 800602c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2220      	movs	r2, #32
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006042:	f043 0220 	orr.w	r2, r3, #32
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2200      	movs	r2, #0
 800604e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e007      	b.n	8006066 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	695b      	ldr	r3, [r3, #20]
 800605c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006060:	2b80      	cmp	r3, #128	; 0x80
 8006062:	d1ca      	bne.n	8005ffa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006064:	2300      	movs	r3, #0
}
 8006066:	4618      	mov	r0, r3
 8006068:	3710      	adds	r7, #16
 800606a:	46bd      	mov	sp, r7
 800606c:	bd80      	pop	{r7, pc}

0800606e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800606e:	b580      	push	{r7, lr}
 8006070:	b084      	sub	sp, #16
 8006072:	af00      	add	r7, sp, #0
 8006074:	60f8      	str	r0, [r7, #12]
 8006076:	60b9      	str	r1, [r7, #8]
 8006078:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800607a:	e02d      	b.n	80060d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800607c:	68f8      	ldr	r0, [r7, #12]
 800607e:	f000 f837 	bl	80060f0 <I2C_IsAcknowledgeFailed>
 8006082:	4603      	mov	r3, r0
 8006084:	2b00      	cmp	r3, #0
 8006086:	d001      	beq.n	800608c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006088:	2301      	movs	r3, #1
 800608a:	e02d      	b.n	80060e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006092:	d021      	beq.n	80060d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006094:	f7fe fad4 	bl	8004640 <HAL_GetTick>
 8006098:	4602      	mov	r2, r0
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	1ad3      	subs	r3, r2, r3
 800609e:	68ba      	ldr	r2, [r7, #8]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d302      	bcc.n	80060aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d116      	bne.n	80060d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80060aa:	68fb      	ldr	r3, [r7, #12]
 80060ac:	2200      	movs	r2, #0
 80060ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2220      	movs	r2, #32
 80060b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	2200      	movs	r2, #0
 80060bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060c4:	f043 0220 	orr.w	r2, r3, #32
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	2200      	movs	r2, #0
 80060d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80060d4:	2301      	movs	r3, #1
 80060d6:	e007      	b.n	80060e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	695b      	ldr	r3, [r3, #20]
 80060de:	f003 0304 	and.w	r3, r3, #4
 80060e2:	2b04      	cmp	r3, #4
 80060e4:	d1ca      	bne.n	800607c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	4618      	mov	r0, r3
 80060ea:	3710      	adds	r7, #16
 80060ec:	46bd      	mov	sp, r7
 80060ee:	bd80      	pop	{r7, pc}

080060f0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b083      	sub	sp, #12
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695b      	ldr	r3, [r3, #20]
 80060fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006102:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006106:	d11b      	bne.n	8006140 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006110:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2220      	movs	r2, #32
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2200      	movs	r2, #0
 8006124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800612c:	f043 0204 	orr.w	r2, r3, #4
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2200      	movs	r2, #0
 8006138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800613c:	2301      	movs	r3, #1
 800613e:	e000      	b.n	8006142 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8006140:	2300      	movs	r3, #0
}
 8006142:	4618      	mov	r0, r3
 8006144:	370c      	adds	r7, #12
 8006146:	46bd      	mov	sp, r7
 8006148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800614c:	4770      	bx	lr
	...

08006150 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b086      	sub	sp, #24
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e267      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 0301 	and.w	r3, r3, #1
 800616a:	2b00      	cmp	r3, #0
 800616c:	d075      	beq.n	800625a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800616e:	4b88      	ldr	r3, [pc, #544]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006170:	689b      	ldr	r3, [r3, #8]
 8006172:	f003 030c 	and.w	r3, r3, #12
 8006176:	2b04      	cmp	r3, #4
 8006178:	d00c      	beq.n	8006194 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800617a:	4b85      	ldr	r3, [pc, #532]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8006182:	2b08      	cmp	r3, #8
 8006184:	d112      	bne.n	80061ac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006186:	4b82      	ldr	r3, [pc, #520]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006188:	685b      	ldr	r3, [r3, #4]
 800618a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800618e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006192:	d10b      	bne.n	80061ac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006194:	4b7e      	ldr	r3, [pc, #504]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800619c:	2b00      	cmp	r3, #0
 800619e:	d05b      	beq.n	8006258 <HAL_RCC_OscConfig+0x108>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d157      	bne.n	8006258 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80061a8:	2301      	movs	r3, #1
 80061aa:	e242      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061b4:	d106      	bne.n	80061c4 <HAL_RCC_OscConfig+0x74>
 80061b6:	4b76      	ldr	r3, [pc, #472]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	4a75      	ldr	r2, [pc, #468]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061c0:	6013      	str	r3, [r2, #0]
 80061c2:	e01d      	b.n	8006200 <HAL_RCC_OscConfig+0xb0>
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80061cc:	d10c      	bne.n	80061e8 <HAL_RCC_OscConfig+0x98>
 80061ce:	4b70      	ldr	r3, [pc, #448]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	4a6f      	ldr	r2, [pc, #444]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80061d8:	6013      	str	r3, [r2, #0]
 80061da:	4b6d      	ldr	r3, [pc, #436]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a6c      	ldr	r2, [pc, #432]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	e00b      	b.n	8006200 <HAL_RCC_OscConfig+0xb0>
 80061e8:	4b69      	ldr	r3, [pc, #420]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4a68      	ldr	r2, [pc, #416]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80061f2:	6013      	str	r3, [r2, #0]
 80061f4:	4b66      	ldr	r3, [pc, #408]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a65      	ldr	r2, [pc, #404]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80061fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80061fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	685b      	ldr	r3, [r3, #4]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d013      	beq.n	8006230 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006208:	f7fe fa1a 	bl	8004640 <HAL_GetTick>
 800620c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800620e:	e008      	b.n	8006222 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006210:	f7fe fa16 	bl	8004640 <HAL_GetTick>
 8006214:	4602      	mov	r2, r0
 8006216:	693b      	ldr	r3, [r7, #16]
 8006218:	1ad3      	subs	r3, r2, r3
 800621a:	2b64      	cmp	r3, #100	; 0x64
 800621c:	d901      	bls.n	8006222 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800621e:	2303      	movs	r3, #3
 8006220:	e207      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006222:	4b5b      	ldr	r3, [pc, #364]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800622a:	2b00      	cmp	r3, #0
 800622c:	d0f0      	beq.n	8006210 <HAL_RCC_OscConfig+0xc0>
 800622e:	e014      	b.n	800625a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006230:	f7fe fa06 	bl	8004640 <HAL_GetTick>
 8006234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006236:	e008      	b.n	800624a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006238:	f7fe fa02 	bl	8004640 <HAL_GetTick>
 800623c:	4602      	mov	r2, r0
 800623e:	693b      	ldr	r3, [r7, #16]
 8006240:	1ad3      	subs	r3, r2, r3
 8006242:	2b64      	cmp	r3, #100	; 0x64
 8006244:	d901      	bls.n	800624a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006246:	2303      	movs	r3, #3
 8006248:	e1f3      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800624a:	4b51      	ldr	r3, [pc, #324]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006252:	2b00      	cmp	r3, #0
 8006254:	d1f0      	bne.n	8006238 <HAL_RCC_OscConfig+0xe8>
 8006256:	e000      	b.n	800625a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f003 0302 	and.w	r3, r3, #2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d063      	beq.n	800632e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006266:	4b4a      	ldr	r3, [pc, #296]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006268:	689b      	ldr	r3, [r3, #8]
 800626a:	f003 030c 	and.w	r3, r3, #12
 800626e:	2b00      	cmp	r3, #0
 8006270:	d00b      	beq.n	800628a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006272:	4b47      	ldr	r3, [pc, #284]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006274:	689b      	ldr	r3, [r3, #8]
 8006276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800627a:	2b08      	cmp	r3, #8
 800627c:	d11c      	bne.n	80062b8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800627e:	4b44      	ldr	r3, [pc, #272]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006280:	685b      	ldr	r3, [r3, #4]
 8006282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006286:	2b00      	cmp	r3, #0
 8006288:	d116      	bne.n	80062b8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800628a:	4b41      	ldr	r3, [pc, #260]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f003 0302 	and.w	r3, r3, #2
 8006292:	2b00      	cmp	r3, #0
 8006294:	d005      	beq.n	80062a2 <HAL_RCC_OscConfig+0x152>
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	68db      	ldr	r3, [r3, #12]
 800629a:	2b01      	cmp	r3, #1
 800629c:	d001      	beq.n	80062a2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800629e:	2301      	movs	r3, #1
 80062a0:	e1c7      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062a2:	4b3b      	ldr	r3, [pc, #236]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	691b      	ldr	r3, [r3, #16]
 80062ae:	00db      	lsls	r3, r3, #3
 80062b0:	4937      	ldr	r1, [pc, #220]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80062b6:	e03a      	b.n	800632e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	68db      	ldr	r3, [r3, #12]
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d020      	beq.n	8006302 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062c0:	4b34      	ldr	r3, [pc, #208]	; (8006394 <HAL_RCC_OscConfig+0x244>)
 80062c2:	2201      	movs	r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062c6:	f7fe f9bb 	bl	8004640 <HAL_GetTick>
 80062ca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062cc:	e008      	b.n	80062e0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80062ce:	f7fe f9b7 	bl	8004640 <HAL_GetTick>
 80062d2:	4602      	mov	r2, r0
 80062d4:	693b      	ldr	r3, [r7, #16]
 80062d6:	1ad3      	subs	r3, r2, r3
 80062d8:	2b02      	cmp	r3, #2
 80062da:	d901      	bls.n	80062e0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80062dc:	2303      	movs	r3, #3
 80062de:	e1a8      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80062e0:	4b2b      	ldr	r3, [pc, #172]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f003 0302 	and.w	r3, r3, #2
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d0f0      	beq.n	80062ce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ec:	4b28      	ldr	r3, [pc, #160]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	691b      	ldr	r3, [r3, #16]
 80062f8:	00db      	lsls	r3, r3, #3
 80062fa:	4925      	ldr	r1, [pc, #148]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 80062fc:	4313      	orrs	r3, r2
 80062fe:	600b      	str	r3, [r1, #0]
 8006300:	e015      	b.n	800632e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006302:	4b24      	ldr	r3, [pc, #144]	; (8006394 <HAL_RCC_OscConfig+0x244>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006308:	f7fe f99a 	bl	8004640 <HAL_GetTick>
 800630c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800630e:	e008      	b.n	8006322 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006310:	f7fe f996 	bl	8004640 <HAL_GetTick>
 8006314:	4602      	mov	r2, r0
 8006316:	693b      	ldr	r3, [r7, #16]
 8006318:	1ad3      	subs	r3, r2, r3
 800631a:	2b02      	cmp	r3, #2
 800631c:	d901      	bls.n	8006322 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800631e:	2303      	movs	r3, #3
 8006320:	e187      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006322:	4b1b      	ldr	r3, [pc, #108]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f003 0302 	and.w	r3, r3, #2
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1f0      	bne.n	8006310 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0308 	and.w	r3, r3, #8
 8006336:	2b00      	cmp	r3, #0
 8006338:	d036      	beq.n	80063a8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	2b00      	cmp	r3, #0
 8006340:	d016      	beq.n	8006370 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006342:	4b15      	ldr	r3, [pc, #84]	; (8006398 <HAL_RCC_OscConfig+0x248>)
 8006344:	2201      	movs	r2, #1
 8006346:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006348:	f7fe f97a 	bl	8004640 <HAL_GetTick>
 800634c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800634e:	e008      	b.n	8006362 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006350:	f7fe f976 	bl	8004640 <HAL_GetTick>
 8006354:	4602      	mov	r2, r0
 8006356:	693b      	ldr	r3, [r7, #16]
 8006358:	1ad3      	subs	r3, r2, r3
 800635a:	2b02      	cmp	r3, #2
 800635c:	d901      	bls.n	8006362 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800635e:	2303      	movs	r3, #3
 8006360:	e167      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006362:	4b0b      	ldr	r3, [pc, #44]	; (8006390 <HAL_RCC_OscConfig+0x240>)
 8006364:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006366:	f003 0302 	and.w	r3, r3, #2
 800636a:	2b00      	cmp	r3, #0
 800636c:	d0f0      	beq.n	8006350 <HAL_RCC_OscConfig+0x200>
 800636e:	e01b      	b.n	80063a8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006370:	4b09      	ldr	r3, [pc, #36]	; (8006398 <HAL_RCC_OscConfig+0x248>)
 8006372:	2200      	movs	r2, #0
 8006374:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006376:	f7fe f963 	bl	8004640 <HAL_GetTick>
 800637a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800637c:	e00e      	b.n	800639c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800637e:	f7fe f95f 	bl	8004640 <HAL_GetTick>
 8006382:	4602      	mov	r2, r0
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	1ad3      	subs	r3, r2, r3
 8006388:	2b02      	cmp	r3, #2
 800638a:	d907      	bls.n	800639c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800638c:	2303      	movs	r3, #3
 800638e:	e150      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
 8006390:	40023800 	.word	0x40023800
 8006394:	42470000 	.word	0x42470000
 8006398:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800639c:	4b88      	ldr	r3, [pc, #544]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800639e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80063a0:	f003 0302 	and.w	r3, r3, #2
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d1ea      	bne.n	800637e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f000 8097 	beq.w	80064e4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80063b6:	2300      	movs	r3, #0
 80063b8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80063ba:	4b81      	ldr	r3, [pc, #516]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80063bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d10f      	bne.n	80063e6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80063c6:	2300      	movs	r3, #0
 80063c8:	60bb      	str	r3, [r7, #8]
 80063ca:	4b7d      	ldr	r3, [pc, #500]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80063cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ce:	4a7c      	ldr	r2, [pc, #496]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80063d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80063d4:	6413      	str	r3, [r2, #64]	; 0x40
 80063d6:	4b7a      	ldr	r3, [pc, #488]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80063d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80063de:	60bb      	str	r3, [r7, #8]
 80063e0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80063e2:	2301      	movs	r3, #1
 80063e4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80063e6:	4b77      	ldr	r3, [pc, #476]	; (80065c4 <HAL_RCC_OscConfig+0x474>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d118      	bne.n	8006424 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80063f2:	4b74      	ldr	r3, [pc, #464]	; (80065c4 <HAL_RCC_OscConfig+0x474>)
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a73      	ldr	r2, [pc, #460]	; (80065c4 <HAL_RCC_OscConfig+0x474>)
 80063f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063fc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80063fe:	f7fe f91f 	bl	8004640 <HAL_GetTick>
 8006402:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006404:	e008      	b.n	8006418 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006406:	f7fe f91b 	bl	8004640 <HAL_GetTick>
 800640a:	4602      	mov	r2, r0
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	1ad3      	subs	r3, r2, r3
 8006410:	2b02      	cmp	r3, #2
 8006412:	d901      	bls.n	8006418 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006414:	2303      	movs	r3, #3
 8006416:	e10c      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006418:	4b6a      	ldr	r3, [pc, #424]	; (80065c4 <HAL_RCC_OscConfig+0x474>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006420:	2b00      	cmp	r3, #0
 8006422:	d0f0      	beq.n	8006406 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	2b01      	cmp	r3, #1
 800642a:	d106      	bne.n	800643a <HAL_RCC_OscConfig+0x2ea>
 800642c:	4b64      	ldr	r3, [pc, #400]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800642e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006430:	4a63      	ldr	r2, [pc, #396]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006432:	f043 0301 	orr.w	r3, r3, #1
 8006436:	6713      	str	r3, [r2, #112]	; 0x70
 8006438:	e01c      	b.n	8006474 <HAL_RCC_OscConfig+0x324>
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	689b      	ldr	r3, [r3, #8]
 800643e:	2b05      	cmp	r3, #5
 8006440:	d10c      	bne.n	800645c <HAL_RCC_OscConfig+0x30c>
 8006442:	4b5f      	ldr	r3, [pc, #380]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006444:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006446:	4a5e      	ldr	r2, [pc, #376]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006448:	f043 0304 	orr.w	r3, r3, #4
 800644c:	6713      	str	r3, [r2, #112]	; 0x70
 800644e:	4b5c      	ldr	r3, [pc, #368]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006450:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006452:	4a5b      	ldr	r2, [pc, #364]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	6713      	str	r3, [r2, #112]	; 0x70
 800645a:	e00b      	b.n	8006474 <HAL_RCC_OscConfig+0x324>
 800645c:	4b58      	ldr	r3, [pc, #352]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800645e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006460:	4a57      	ldr	r2, [pc, #348]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006462:	f023 0301 	bic.w	r3, r3, #1
 8006466:	6713      	str	r3, [r2, #112]	; 0x70
 8006468:	4b55      	ldr	r3, [pc, #340]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800646a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800646c:	4a54      	ldr	r2, [pc, #336]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800646e:	f023 0304 	bic.w	r3, r3, #4
 8006472:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	689b      	ldr	r3, [r3, #8]
 8006478:	2b00      	cmp	r3, #0
 800647a:	d015      	beq.n	80064a8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800647c:	f7fe f8e0 	bl	8004640 <HAL_GetTick>
 8006480:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006482:	e00a      	b.n	800649a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006484:	f7fe f8dc 	bl	8004640 <HAL_GetTick>
 8006488:	4602      	mov	r2, r0
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	1ad3      	subs	r3, r2, r3
 800648e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006492:	4293      	cmp	r3, r2
 8006494:	d901      	bls.n	800649a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8006496:	2303      	movs	r3, #3
 8006498:	e0cb      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800649a:	4b49      	ldr	r3, [pc, #292]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800649c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800649e:	f003 0302 	and.w	r3, r3, #2
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d0ee      	beq.n	8006484 <HAL_RCC_OscConfig+0x334>
 80064a6:	e014      	b.n	80064d2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064a8:	f7fe f8ca 	bl	8004640 <HAL_GetTick>
 80064ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064ae:	e00a      	b.n	80064c6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80064b0:	f7fe f8c6 	bl	8004640 <HAL_GetTick>
 80064b4:	4602      	mov	r2, r0
 80064b6:	693b      	ldr	r3, [r7, #16]
 80064b8:	1ad3      	subs	r3, r2, r3
 80064ba:	f241 3288 	movw	r2, #5000	; 0x1388
 80064be:	4293      	cmp	r3, r2
 80064c0:	d901      	bls.n	80064c6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80064c2:	2303      	movs	r3, #3
 80064c4:	e0b5      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80064c6:	4b3e      	ldr	r3, [pc, #248]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80064c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80064ca:	f003 0302 	and.w	r3, r3, #2
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d1ee      	bne.n	80064b0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80064d2:	7dfb      	ldrb	r3, [r7, #23]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	d105      	bne.n	80064e4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80064d8:	4b39      	ldr	r3, [pc, #228]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80064da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064dc:	4a38      	ldr	r2, [pc, #224]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80064de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80064e2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	699b      	ldr	r3, [r3, #24]
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	f000 80a1 	beq.w	8006630 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80064ee:	4b34      	ldr	r3, [pc, #208]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80064f0:	689b      	ldr	r3, [r3, #8]
 80064f2:	f003 030c 	and.w	r3, r3, #12
 80064f6:	2b08      	cmp	r3, #8
 80064f8:	d05c      	beq.n	80065b4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	699b      	ldr	r3, [r3, #24]
 80064fe:	2b02      	cmp	r3, #2
 8006500:	d141      	bne.n	8006586 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006502:	4b31      	ldr	r3, [pc, #196]	; (80065c8 <HAL_RCC_OscConfig+0x478>)
 8006504:	2200      	movs	r2, #0
 8006506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006508:	f7fe f89a 	bl	8004640 <HAL_GetTick>
 800650c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800650e:	e008      	b.n	8006522 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006510:	f7fe f896 	bl	8004640 <HAL_GetTick>
 8006514:	4602      	mov	r2, r0
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	1ad3      	subs	r3, r2, r3
 800651a:	2b02      	cmp	r3, #2
 800651c:	d901      	bls.n	8006522 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800651e:	2303      	movs	r3, #3
 8006520:	e087      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006522:	4b27      	ldr	r3, [pc, #156]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800652a:	2b00      	cmp	r3, #0
 800652c:	d1f0      	bne.n	8006510 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	69da      	ldr	r2, [r3, #28]
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	431a      	orrs	r2, r3
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800653c:	019b      	lsls	r3, r3, #6
 800653e:	431a      	orrs	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006544:	085b      	lsrs	r3, r3, #1
 8006546:	3b01      	subs	r3, #1
 8006548:	041b      	lsls	r3, r3, #16
 800654a:	431a      	orrs	r2, r3
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006550:	061b      	lsls	r3, r3, #24
 8006552:	491b      	ldr	r1, [pc, #108]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 8006554:	4313      	orrs	r3, r2
 8006556:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006558:	4b1b      	ldr	r3, [pc, #108]	; (80065c8 <HAL_RCC_OscConfig+0x478>)
 800655a:	2201      	movs	r2, #1
 800655c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800655e:	f7fe f86f 	bl	8004640 <HAL_GetTick>
 8006562:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006564:	e008      	b.n	8006578 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006566:	f7fe f86b 	bl	8004640 <HAL_GetTick>
 800656a:	4602      	mov	r2, r0
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	1ad3      	subs	r3, r2, r3
 8006570:	2b02      	cmp	r3, #2
 8006572:	d901      	bls.n	8006578 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006574:	2303      	movs	r3, #3
 8006576:	e05c      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006578:	4b11      	ldr	r3, [pc, #68]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d0f0      	beq.n	8006566 <HAL_RCC_OscConfig+0x416>
 8006584:	e054      	b.n	8006630 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006586:	4b10      	ldr	r3, [pc, #64]	; (80065c8 <HAL_RCC_OscConfig+0x478>)
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800658c:	f7fe f858 	bl	8004640 <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006594:	f7fe f854 	bl	8004640 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e045      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80065a6:	4b06      	ldr	r3, [pc, #24]	; (80065c0 <HAL_RCC_OscConfig+0x470>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1f0      	bne.n	8006594 <HAL_RCC_OscConfig+0x444>
 80065b2:	e03d      	b.n	8006630 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	699b      	ldr	r3, [r3, #24]
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d107      	bne.n	80065cc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	e038      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
 80065c0:	40023800 	.word	0x40023800
 80065c4:	40007000 	.word	0x40007000
 80065c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80065cc:	4b1b      	ldr	r3, [pc, #108]	; (800663c <HAL_RCC_OscConfig+0x4ec>)
 80065ce:	685b      	ldr	r3, [r3, #4]
 80065d0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	699b      	ldr	r3, [r3, #24]
 80065d6:	2b01      	cmp	r3, #1
 80065d8:	d028      	beq.n	800662c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80065e4:	429a      	cmp	r2, r3
 80065e6:	d121      	bne.n	800662c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d11a      	bne.n	800662c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80065f6:	68fa      	ldr	r2, [r7, #12]
 80065f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80065fc:	4013      	ands	r3, r2
 80065fe:	687a      	ldr	r2, [r7, #4]
 8006600:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006602:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006604:	4293      	cmp	r3, r2
 8006606:	d111      	bne.n	800662c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006612:	085b      	lsrs	r3, r3, #1
 8006614:	3b01      	subs	r3, #1
 8006616:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006618:	429a      	cmp	r2, r3
 800661a:	d107      	bne.n	800662c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006626:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006628:	429a      	cmp	r2, r3
 800662a:	d001      	beq.n	8006630 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800662c:	2301      	movs	r3, #1
 800662e:	e000      	b.n	8006632 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3718      	adds	r7, #24
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	40023800 	.word	0x40023800

08006640 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b084      	sub	sp, #16
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d101      	bne.n	8006654 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	e0cc      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006654:	4b68      	ldr	r3, [pc, #416]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	f003 0307 	and.w	r3, r3, #7
 800665c:	683a      	ldr	r2, [r7, #0]
 800665e:	429a      	cmp	r2, r3
 8006660:	d90c      	bls.n	800667c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006662:	4b65      	ldr	r3, [pc, #404]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006664:	683a      	ldr	r2, [r7, #0]
 8006666:	b2d2      	uxtb	r2, r2
 8006668:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800666a:	4b63      	ldr	r3, [pc, #396]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 0307 	and.w	r3, r3, #7
 8006672:	683a      	ldr	r2, [r7, #0]
 8006674:	429a      	cmp	r2, r3
 8006676:	d001      	beq.n	800667c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006678:	2301      	movs	r3, #1
 800667a:	e0b8      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d020      	beq.n	80066ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0304 	and.w	r3, r3, #4
 8006690:	2b00      	cmp	r3, #0
 8006692:	d005      	beq.n	80066a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006694:	4b59      	ldr	r3, [pc, #356]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	4a58      	ldr	r2, [pc, #352]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 800669a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800669e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 0308 	and.w	r3, r3, #8
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d005      	beq.n	80066b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80066ac:	4b53      	ldr	r3, [pc, #332]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	4a52      	ldr	r2, [pc, #328]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80066b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80066b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80066b8:	4b50      	ldr	r3, [pc, #320]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	689b      	ldr	r3, [r3, #8]
 80066c4:	494d      	ldr	r1, [pc, #308]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80066c6:	4313      	orrs	r3, r2
 80066c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	f003 0301 	and.w	r3, r3, #1
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d044      	beq.n	8006760 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	2b01      	cmp	r3, #1
 80066dc:	d107      	bne.n	80066ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066de:	4b47      	ldr	r3, [pc, #284]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d119      	bne.n	800671e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80066ea:	2301      	movs	r3, #1
 80066ec:	e07f      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	685b      	ldr	r3, [r3, #4]
 80066f2:	2b02      	cmp	r3, #2
 80066f4:	d003      	beq.n	80066fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80066fa:	2b03      	cmp	r3, #3
 80066fc:	d107      	bne.n	800670e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80066fe:	4b3f      	ldr	r3, [pc, #252]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006706:	2b00      	cmp	r3, #0
 8006708:	d109      	bne.n	800671e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800670a:	2301      	movs	r3, #1
 800670c:	e06f      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800670e:	4b3b      	ldr	r3, [pc, #236]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f003 0302 	and.w	r3, r3, #2
 8006716:	2b00      	cmp	r3, #0
 8006718:	d101      	bne.n	800671e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	e067      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800671e:	4b37      	ldr	r3, [pc, #220]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	f023 0203 	bic.w	r2, r3, #3
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	685b      	ldr	r3, [r3, #4]
 800672a:	4934      	ldr	r1, [pc, #208]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 800672c:	4313      	orrs	r3, r2
 800672e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006730:	f7fd ff86 	bl	8004640 <HAL_GetTick>
 8006734:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006736:	e00a      	b.n	800674e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006738:	f7fd ff82 	bl	8004640 <HAL_GetTick>
 800673c:	4602      	mov	r2, r0
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	1ad3      	subs	r3, r2, r3
 8006742:	f241 3288 	movw	r2, #5000	; 0x1388
 8006746:	4293      	cmp	r3, r2
 8006748:	d901      	bls.n	800674e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800674a:	2303      	movs	r3, #3
 800674c:	e04f      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800674e:	4b2b      	ldr	r3, [pc, #172]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006750:	689b      	ldr	r3, [r3, #8]
 8006752:	f003 020c 	and.w	r2, r3, #12
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	009b      	lsls	r3, r3, #2
 800675c:	429a      	cmp	r2, r3
 800675e:	d1eb      	bne.n	8006738 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006760:	4b25      	ldr	r3, [pc, #148]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f003 0307 	and.w	r3, r3, #7
 8006768:	683a      	ldr	r2, [r7, #0]
 800676a:	429a      	cmp	r2, r3
 800676c:	d20c      	bcs.n	8006788 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800676e:	4b22      	ldr	r3, [pc, #136]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006770:	683a      	ldr	r2, [r7, #0]
 8006772:	b2d2      	uxtb	r2, r2
 8006774:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006776:	4b20      	ldr	r3, [pc, #128]	; (80067f8 <HAL_RCC_ClockConfig+0x1b8>)
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	f003 0307 	and.w	r3, r3, #7
 800677e:	683a      	ldr	r2, [r7, #0]
 8006780:	429a      	cmp	r2, r3
 8006782:	d001      	beq.n	8006788 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	e032      	b.n	80067ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0304 	and.w	r3, r3, #4
 8006790:	2b00      	cmp	r3, #0
 8006792:	d008      	beq.n	80067a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006794:	4b19      	ldr	r3, [pc, #100]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 8006796:	689b      	ldr	r3, [r3, #8]
 8006798:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	68db      	ldr	r3, [r3, #12]
 80067a0:	4916      	ldr	r1, [pc, #88]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80067a2:	4313      	orrs	r3, r2
 80067a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 0308 	and.w	r3, r3, #8
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d009      	beq.n	80067c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80067b2:	4b12      	ldr	r3, [pc, #72]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80067b4:	689b      	ldr	r3, [r3, #8]
 80067b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	691b      	ldr	r3, [r3, #16]
 80067be:	00db      	lsls	r3, r3, #3
 80067c0:	490e      	ldr	r1, [pc, #56]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80067c2:	4313      	orrs	r3, r2
 80067c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80067c6:	f000 f821 	bl	800680c <HAL_RCC_GetSysClockFreq>
 80067ca:	4602      	mov	r2, r0
 80067cc:	4b0b      	ldr	r3, [pc, #44]	; (80067fc <HAL_RCC_ClockConfig+0x1bc>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	091b      	lsrs	r3, r3, #4
 80067d2:	f003 030f 	and.w	r3, r3, #15
 80067d6:	490a      	ldr	r1, [pc, #40]	; (8006800 <HAL_RCC_ClockConfig+0x1c0>)
 80067d8:	5ccb      	ldrb	r3, [r1, r3]
 80067da:	fa22 f303 	lsr.w	r3, r2, r3
 80067de:	4a09      	ldr	r2, [pc, #36]	; (8006804 <HAL_RCC_ClockConfig+0x1c4>)
 80067e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80067e2:	4b09      	ldr	r3, [pc, #36]	; (8006808 <HAL_RCC_ClockConfig+0x1c8>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	4618      	mov	r0, r3
 80067e8:	f7fd fee6 	bl	80045b8 <HAL_InitTick>

  return HAL_OK;
 80067ec:	2300      	movs	r3, #0
}
 80067ee:	4618      	mov	r0, r3
 80067f0:	3710      	adds	r7, #16
 80067f2:	46bd      	mov	sp, r7
 80067f4:	bd80      	pop	{r7, pc}
 80067f6:	bf00      	nop
 80067f8:	40023c00 	.word	0x40023c00
 80067fc:	40023800 	.word	0x40023800
 8006800:	08010528 	.word	0x08010528
 8006804:	20000228 	.word	0x20000228
 8006808:	2000022c 	.word	0x2000022c

0800680c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800680c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006810:	b094      	sub	sp, #80	; 0x50
 8006812:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006814:	2300      	movs	r3, #0
 8006816:	647b      	str	r3, [r7, #68]	; 0x44
 8006818:	2300      	movs	r3, #0
 800681a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800681c:	2300      	movs	r3, #0
 800681e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006820:	2300      	movs	r3, #0
 8006822:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006824:	4b79      	ldr	r3, [pc, #484]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006826:	689b      	ldr	r3, [r3, #8]
 8006828:	f003 030c 	and.w	r3, r3, #12
 800682c:	2b08      	cmp	r3, #8
 800682e:	d00d      	beq.n	800684c <HAL_RCC_GetSysClockFreq+0x40>
 8006830:	2b08      	cmp	r3, #8
 8006832:	f200 80e1 	bhi.w	80069f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006836:	2b00      	cmp	r3, #0
 8006838:	d002      	beq.n	8006840 <HAL_RCC_GetSysClockFreq+0x34>
 800683a:	2b04      	cmp	r3, #4
 800683c:	d003      	beq.n	8006846 <HAL_RCC_GetSysClockFreq+0x3a>
 800683e:	e0db      	b.n	80069f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006840:	4b73      	ldr	r3, [pc, #460]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x204>)
 8006842:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8006844:	e0db      	b.n	80069fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006846:	4b73      	ldr	r3, [pc, #460]	; (8006a14 <HAL_RCC_GetSysClockFreq+0x208>)
 8006848:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800684a:	e0d8      	b.n	80069fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800684c:	4b6f      	ldr	r3, [pc, #444]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006854:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006856:	4b6d      	ldr	r3, [pc, #436]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d063      	beq.n	800692a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006862:	4b6a      	ldr	r3, [pc, #424]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 8006864:	685b      	ldr	r3, [r3, #4]
 8006866:	099b      	lsrs	r3, r3, #6
 8006868:	2200      	movs	r2, #0
 800686a:	63bb      	str	r3, [r7, #56]	; 0x38
 800686c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800686e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006870:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006874:	633b      	str	r3, [r7, #48]	; 0x30
 8006876:	2300      	movs	r3, #0
 8006878:	637b      	str	r3, [r7, #52]	; 0x34
 800687a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800687e:	4622      	mov	r2, r4
 8006880:	462b      	mov	r3, r5
 8006882:	f04f 0000 	mov.w	r0, #0
 8006886:	f04f 0100 	mov.w	r1, #0
 800688a:	0159      	lsls	r1, r3, #5
 800688c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006890:	0150      	lsls	r0, r2, #5
 8006892:	4602      	mov	r2, r0
 8006894:	460b      	mov	r3, r1
 8006896:	4621      	mov	r1, r4
 8006898:	1a51      	subs	r1, r2, r1
 800689a:	6139      	str	r1, [r7, #16]
 800689c:	4629      	mov	r1, r5
 800689e:	eb63 0301 	sbc.w	r3, r3, r1
 80068a2:	617b      	str	r3, [r7, #20]
 80068a4:	f04f 0200 	mov.w	r2, #0
 80068a8:	f04f 0300 	mov.w	r3, #0
 80068ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80068b0:	4659      	mov	r1, fp
 80068b2:	018b      	lsls	r3, r1, #6
 80068b4:	4651      	mov	r1, sl
 80068b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80068ba:	4651      	mov	r1, sl
 80068bc:	018a      	lsls	r2, r1, #6
 80068be:	4651      	mov	r1, sl
 80068c0:	ebb2 0801 	subs.w	r8, r2, r1
 80068c4:	4659      	mov	r1, fp
 80068c6:	eb63 0901 	sbc.w	r9, r3, r1
 80068ca:	f04f 0200 	mov.w	r2, #0
 80068ce:	f04f 0300 	mov.w	r3, #0
 80068d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80068d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80068da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80068de:	4690      	mov	r8, r2
 80068e0:	4699      	mov	r9, r3
 80068e2:	4623      	mov	r3, r4
 80068e4:	eb18 0303 	adds.w	r3, r8, r3
 80068e8:	60bb      	str	r3, [r7, #8]
 80068ea:	462b      	mov	r3, r5
 80068ec:	eb49 0303 	adc.w	r3, r9, r3
 80068f0:	60fb      	str	r3, [r7, #12]
 80068f2:	f04f 0200 	mov.w	r2, #0
 80068f6:	f04f 0300 	mov.w	r3, #0
 80068fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80068fe:	4629      	mov	r1, r5
 8006900:	024b      	lsls	r3, r1, #9
 8006902:	4621      	mov	r1, r4
 8006904:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006908:	4621      	mov	r1, r4
 800690a:	024a      	lsls	r2, r1, #9
 800690c:	4610      	mov	r0, r2
 800690e:	4619      	mov	r1, r3
 8006910:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006912:	2200      	movs	r2, #0
 8006914:	62bb      	str	r3, [r7, #40]	; 0x28
 8006916:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006918:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800691c:	f7fa f9bc 	bl	8000c98 <__aeabi_uldivmod>
 8006920:	4602      	mov	r2, r0
 8006922:	460b      	mov	r3, r1
 8006924:	4613      	mov	r3, r2
 8006926:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006928:	e058      	b.n	80069dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800692a:	4b38      	ldr	r3, [pc, #224]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 800692c:	685b      	ldr	r3, [r3, #4]
 800692e:	099b      	lsrs	r3, r3, #6
 8006930:	2200      	movs	r2, #0
 8006932:	4618      	mov	r0, r3
 8006934:	4611      	mov	r1, r2
 8006936:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800693a:	623b      	str	r3, [r7, #32]
 800693c:	2300      	movs	r3, #0
 800693e:	627b      	str	r3, [r7, #36]	; 0x24
 8006940:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006944:	4642      	mov	r2, r8
 8006946:	464b      	mov	r3, r9
 8006948:	f04f 0000 	mov.w	r0, #0
 800694c:	f04f 0100 	mov.w	r1, #0
 8006950:	0159      	lsls	r1, r3, #5
 8006952:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006956:	0150      	lsls	r0, r2, #5
 8006958:	4602      	mov	r2, r0
 800695a:	460b      	mov	r3, r1
 800695c:	4641      	mov	r1, r8
 800695e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006962:	4649      	mov	r1, r9
 8006964:	eb63 0b01 	sbc.w	fp, r3, r1
 8006968:	f04f 0200 	mov.w	r2, #0
 800696c:	f04f 0300 	mov.w	r3, #0
 8006970:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006974:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006978:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800697c:	ebb2 040a 	subs.w	r4, r2, sl
 8006980:	eb63 050b 	sbc.w	r5, r3, fp
 8006984:	f04f 0200 	mov.w	r2, #0
 8006988:	f04f 0300 	mov.w	r3, #0
 800698c:	00eb      	lsls	r3, r5, #3
 800698e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006992:	00e2      	lsls	r2, r4, #3
 8006994:	4614      	mov	r4, r2
 8006996:	461d      	mov	r5, r3
 8006998:	4643      	mov	r3, r8
 800699a:	18e3      	adds	r3, r4, r3
 800699c:	603b      	str	r3, [r7, #0]
 800699e:	464b      	mov	r3, r9
 80069a0:	eb45 0303 	adc.w	r3, r5, r3
 80069a4:	607b      	str	r3, [r7, #4]
 80069a6:	f04f 0200 	mov.w	r2, #0
 80069aa:	f04f 0300 	mov.w	r3, #0
 80069ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80069b2:	4629      	mov	r1, r5
 80069b4:	028b      	lsls	r3, r1, #10
 80069b6:	4621      	mov	r1, r4
 80069b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80069bc:	4621      	mov	r1, r4
 80069be:	028a      	lsls	r2, r1, #10
 80069c0:	4610      	mov	r0, r2
 80069c2:	4619      	mov	r1, r3
 80069c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80069c6:	2200      	movs	r2, #0
 80069c8:	61bb      	str	r3, [r7, #24]
 80069ca:	61fa      	str	r2, [r7, #28]
 80069cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80069d0:	f7fa f962 	bl	8000c98 <__aeabi_uldivmod>
 80069d4:	4602      	mov	r2, r0
 80069d6:	460b      	mov	r3, r1
 80069d8:	4613      	mov	r3, r2
 80069da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80069dc:	4b0b      	ldr	r3, [pc, #44]	; (8006a0c <HAL_RCC_GetSysClockFreq+0x200>)
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	0c1b      	lsrs	r3, r3, #16
 80069e2:	f003 0303 	and.w	r3, r3, #3
 80069e6:	3301      	adds	r3, #1
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80069ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80069ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80069f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80069f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80069f6:	e002      	b.n	80069fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80069f8:	4b05      	ldr	r3, [pc, #20]	; (8006a10 <HAL_RCC_GetSysClockFreq+0x204>)
 80069fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80069fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80069fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006a00:	4618      	mov	r0, r3
 8006a02:	3750      	adds	r7, #80	; 0x50
 8006a04:	46bd      	mov	sp, r7
 8006a06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006a0a:	bf00      	nop
 8006a0c:	40023800 	.word	0x40023800
 8006a10:	00f42400 	.word	0x00f42400
 8006a14:	007a1200 	.word	0x007a1200

08006a18 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006a18:	b480      	push	{r7}
 8006a1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006a1c:	4b03      	ldr	r3, [pc, #12]	; (8006a2c <HAL_RCC_GetHCLKFreq+0x14>)
 8006a1e:	681b      	ldr	r3, [r3, #0]
}
 8006a20:	4618      	mov	r0, r3
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr
 8006a2a:	bf00      	nop
 8006a2c:	20000228 	.word	0x20000228

08006a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006a30:	b580      	push	{r7, lr}
 8006a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006a34:	f7ff fff0 	bl	8006a18 <HAL_RCC_GetHCLKFreq>
 8006a38:	4602      	mov	r2, r0
 8006a3a:	4b05      	ldr	r3, [pc, #20]	; (8006a50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006a3c:	689b      	ldr	r3, [r3, #8]
 8006a3e:	0a9b      	lsrs	r3, r3, #10
 8006a40:	f003 0307 	and.w	r3, r3, #7
 8006a44:	4903      	ldr	r1, [pc, #12]	; (8006a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006a46:	5ccb      	ldrb	r3, [r1, r3]
 8006a48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a4c:	4618      	mov	r0, r3
 8006a4e:	bd80      	pop	{r7, pc}
 8006a50:	40023800 	.word	0x40023800
 8006a54:	08010538 	.word	0x08010538

08006a58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006a5c:	f7ff ffdc 	bl	8006a18 <HAL_RCC_GetHCLKFreq>
 8006a60:	4602      	mov	r2, r0
 8006a62:	4b05      	ldr	r3, [pc, #20]	; (8006a78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006a64:	689b      	ldr	r3, [r3, #8]
 8006a66:	0b5b      	lsrs	r3, r3, #13
 8006a68:	f003 0307 	and.w	r3, r3, #7
 8006a6c:	4903      	ldr	r1, [pc, #12]	; (8006a7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006a6e:	5ccb      	ldrb	r3, [r1, r3]
 8006a70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006a74:	4618      	mov	r0, r3
 8006a76:	bd80      	pop	{r7, pc}
 8006a78:	40023800 	.word	0x40023800
 8006a7c:	08010538 	.word	0x08010538

08006a80 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b082      	sub	sp, #8
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d101      	bne.n	8006a92 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006a8e:	2301      	movs	r3, #1
 8006a90:	e04c      	b.n	8006b2c <HAL_TIM_Base_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a98:	b2db      	uxtb	r3, r3
 8006a9a:	2b00      	cmp	r3, #0
 8006a9c:	d111      	bne.n	8006ac2 <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f001 ff50 	bl	800894c <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d102      	bne.n	8006aba <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	4a1f      	ldr	r2, [pc, #124]	; (8006b34 <HAL_TIM_Base_Init+0xb4>)
 8006ab8:	649a      	str	r2, [r3, #72]	; 0x48
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2202      	movs	r2, #2
 8006ac6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681a      	ldr	r2, [r3, #0]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	f001 fc6d 	bl	80083b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	2201      	movs	r2, #1
 8006ade:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	2201      	movs	r2, #1
 8006ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2201      	movs	r2, #1
 8006aee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2201      	movs	r2, #1
 8006af6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	2201      	movs	r2, #1
 8006afe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2201      	movs	r2, #1
 8006b06:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2201      	movs	r2, #1
 8006b16:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2201      	movs	r2, #1
 8006b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	080039b1 	.word	0x080039b1

08006b38 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	b085      	sub	sp, #20
 8006b3c:	af00      	add	r7, sp, #0
 8006b3e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006b46:	b2db      	uxtb	r3, r3
 8006b48:	2b01      	cmp	r3, #1
 8006b4a:	d001      	beq.n	8006b50 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006b4c:	2301      	movs	r3, #1
 8006b4e:	e03c      	b.n	8006bca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	4a1e      	ldr	r2, [pc, #120]	; (8006bd8 <HAL_TIM_Base_Start+0xa0>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d018      	beq.n	8006b94 <HAL_TIM_Base_Start+0x5c>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b6a:	d013      	beq.n	8006b94 <HAL_TIM_Base_Start+0x5c>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	4a1a      	ldr	r2, [pc, #104]	; (8006bdc <HAL_TIM_Base_Start+0xa4>)
 8006b72:	4293      	cmp	r3, r2
 8006b74:	d00e      	beq.n	8006b94 <HAL_TIM_Base_Start+0x5c>
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	4a19      	ldr	r2, [pc, #100]	; (8006be0 <HAL_TIM_Base_Start+0xa8>)
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d009      	beq.n	8006b94 <HAL_TIM_Base_Start+0x5c>
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a17      	ldr	r2, [pc, #92]	; (8006be4 <HAL_TIM_Base_Start+0xac>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d004      	beq.n	8006b94 <HAL_TIM_Base_Start+0x5c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a16      	ldr	r2, [pc, #88]	; (8006be8 <HAL_TIM_Base_Start+0xb0>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d111      	bne.n	8006bb8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f003 0307 	and.w	r3, r3, #7
 8006b9e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	2b06      	cmp	r3, #6
 8006ba4:	d010      	beq.n	8006bc8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	681a      	ldr	r2, [r3, #0]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	f042 0201 	orr.w	r2, r2, #1
 8006bb4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bb6:	e007      	b.n	8006bc8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	681a      	ldr	r2, [r3, #0]
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	f042 0201 	orr.w	r2, r2, #1
 8006bc6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006bc8:	2300      	movs	r3, #0
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	3714      	adds	r7, #20
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd4:	4770      	bx	lr
 8006bd6:	bf00      	nop
 8006bd8:	40010000 	.word	0x40010000
 8006bdc:	40000400 	.word	0x40000400
 8006be0:	40000800 	.word	0x40000800
 8006be4:	40000c00 	.word	0x40000c00
 8006be8:	40014000 	.word	0x40014000

08006bec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006bec:	b480      	push	{r7}
 8006bee:	b085      	sub	sp, #20
 8006bf0:	af00      	add	r7, sp, #0
 8006bf2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bfa:	b2db      	uxtb	r3, r3
 8006bfc:	2b01      	cmp	r3, #1
 8006bfe:	d001      	beq.n	8006c04 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e044      	b.n	8006c8e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	2202      	movs	r2, #2
 8006c08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f042 0201 	orr.w	r2, r2, #1
 8006c1a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	4a1e      	ldr	r2, [pc, #120]	; (8006c9c <HAL_TIM_Base_Start_IT+0xb0>)
 8006c22:	4293      	cmp	r3, r2
 8006c24:	d018      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x6c>
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006c2e:	d013      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x6c>
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	4a1a      	ldr	r2, [pc, #104]	; (8006ca0 <HAL_TIM_Base_Start_IT+0xb4>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d00e      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x6c>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	4a19      	ldr	r2, [pc, #100]	; (8006ca4 <HAL_TIM_Base_Start_IT+0xb8>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d009      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x6c>
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	4a17      	ldr	r2, [pc, #92]	; (8006ca8 <HAL_TIM_Base_Start_IT+0xbc>)
 8006c4a:	4293      	cmp	r3, r2
 8006c4c:	d004      	beq.n	8006c58 <HAL_TIM_Base_Start_IT+0x6c>
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	4a16      	ldr	r2, [pc, #88]	; (8006cac <HAL_TIM_Base_Start_IT+0xc0>)
 8006c54:	4293      	cmp	r3, r2
 8006c56:	d111      	bne.n	8006c7c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	f003 0307 	and.w	r3, r3, #7
 8006c62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2b06      	cmp	r3, #6
 8006c68:	d010      	beq.n	8006c8c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	681a      	ldr	r2, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f042 0201 	orr.w	r2, r2, #1
 8006c78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006c7a:	e007      	b.n	8006c8c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	681a      	ldr	r2, [r3, #0]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f042 0201 	orr.w	r2, r2, #1
 8006c8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006c8c:	2300      	movs	r3, #0
}
 8006c8e:	4618      	mov	r0, r3
 8006c90:	3714      	adds	r7, #20
 8006c92:	46bd      	mov	sp, r7
 8006c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c98:	4770      	bx	lr
 8006c9a:	bf00      	nop
 8006c9c:	40010000 	.word	0x40010000
 8006ca0:	40000400 	.word	0x40000400
 8006ca4:	40000800 	.word	0x40000800
 8006ca8:	40000c00 	.word	0x40000c00
 8006cac:	40014000 	.word	0x40014000

08006cb0 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	b082      	sub	sp, #8
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2b00      	cmp	r3, #0
 8006cbc:	d101      	bne.n	8006cc2 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	e04c      	b.n	8006d5c <HAL_TIM_OC_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d111      	bne.n	8006cf2 <HAL_TIM_OC_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006cd6:	6878      	ldr	r0, [r7, #4]
 8006cd8:	f001 fe38 	bl	800894c <TIM_ResetCallback>

    if (htim->OC_MspInitCallback == NULL)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d102      	bne.n	8006cea <HAL_TIM_OC_Init+0x3a>
    {
      htim->OC_MspInitCallback = HAL_TIM_OC_MspInit;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	4a1f      	ldr	r2, [pc, #124]	; (8006d64 <HAL_TIM_OC_Init+0xb4>)
 8006ce8:	659a      	str	r2, [r3, #88]	; 0x58
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cee:	6878      	ldr	r0, [r7, #4]
 8006cf0:	4798      	blx	r3
    HAL_TIM_OC_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	2202      	movs	r2, #2
 8006cf6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681a      	ldr	r2, [r3, #0]
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	3304      	adds	r3, #4
 8006d02:	4619      	mov	r1, r3
 8006d04:	4610      	mov	r0, r2
 8006d06:	f001 fb55 	bl	80083b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	2201      	movs	r2, #1
 8006d0e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2201      	movs	r2, #1
 8006d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2201      	movs	r2, #1
 8006d1e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2201      	movs	r2, #1
 8006d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2201      	movs	r2, #1
 8006d3e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	2201      	movs	r2, #1
 8006d4e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	2201      	movs	r2, #1
 8006d56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006d5a:	2300      	movs	r3, #0
}
 8006d5c:	4618      	mov	r0, r3
 8006d5e:	3708      	adds	r7, #8
 8006d60:	46bd      	mov	sp, r7
 8006d62:	bd80      	pop	{r7, pc}
 8006d64:	08006d69 	.word	0x08006d69

08006d68 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006d68:	b480      	push	{r7}
 8006d6a:	b083      	sub	sp, #12
 8006d6c:	af00      	add	r7, sp, #0
 8006d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8006d70:	bf00      	nop
 8006d72:	370c      	adds	r7, #12
 8006d74:	46bd      	mov	sp, r7
 8006d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d7a:	4770      	bx	lr

08006d7c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b082      	sub	sp, #8
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e04c      	b.n	8006e28 <HAL_TIM_PWM_Init+0xac>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d111      	bne.n	8006dbe <HAL_TIM_PWM_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8006da2:	6878      	ldr	r0, [r7, #4]
 8006da4:	f001 fdd2 	bl	800894c <TIM_ResetCallback>

    if (htim->PWM_MspInitCallback == NULL)
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d102      	bne.n	8006db6 <HAL_TIM_PWM_Init+0x3a>
    {
      htim->PWM_MspInitCallback = HAL_TIM_PWM_MspInit;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	4a1f      	ldr	r2, [pc, #124]	; (8006e30 <HAL_TIM_PWM_Init+0xb4>)
 8006db4:	661a      	str	r2, [r3, #96]	; 0x60
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dba:	6878      	ldr	r0, [r7, #4]
 8006dbc:	4798      	blx	r3
    HAL_TIM_PWM_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	2202      	movs	r2, #2
 8006dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	681a      	ldr	r2, [r3, #0]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	3304      	adds	r3, #4
 8006dce:	4619      	mov	r1, r3
 8006dd0:	4610      	mov	r0, r2
 8006dd2:	f001 faef 	bl	80083b4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	2201      	movs	r2, #1
 8006dda:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2201      	movs	r2, #1
 8006de2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2201      	movs	r2, #1
 8006df2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2201      	movs	r2, #1
 8006dfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2201      	movs	r2, #1
 8006e0a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2201      	movs	r2, #1
 8006e12:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2201      	movs	r2, #1
 8006e1a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2201      	movs	r2, #1
 8006e22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e26:	2300      	movs	r3, #0
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	3708      	adds	r7, #8
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	bd80      	pop	{r7, pc}
 8006e30:	08006e35 	.word	0x08006e35

08006e34 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b083      	sub	sp, #12
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006e3c:	bf00      	nop
 8006e3e:	370c      	adds	r7, #12
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr

08006e48 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006e52:	683b      	ldr	r3, [r7, #0]
 8006e54:	2b00      	cmp	r3, #0
 8006e56:	d109      	bne.n	8006e6c <HAL_TIM_PWM_Start+0x24>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	bf14      	ite	ne
 8006e64:	2301      	movne	r3, #1
 8006e66:	2300      	moveq	r3, #0
 8006e68:	b2db      	uxtb	r3, r3
 8006e6a:	e022      	b.n	8006eb2 <HAL_TIM_PWM_Start+0x6a>
 8006e6c:	683b      	ldr	r3, [r7, #0]
 8006e6e:	2b04      	cmp	r3, #4
 8006e70:	d109      	bne.n	8006e86 <HAL_TIM_PWM_Start+0x3e>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006e78:	b2db      	uxtb	r3, r3
 8006e7a:	2b01      	cmp	r3, #1
 8006e7c:	bf14      	ite	ne
 8006e7e:	2301      	movne	r3, #1
 8006e80:	2300      	moveq	r3, #0
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	e015      	b.n	8006eb2 <HAL_TIM_PWM_Start+0x6a>
 8006e86:	683b      	ldr	r3, [r7, #0]
 8006e88:	2b08      	cmp	r3, #8
 8006e8a:	d109      	bne.n	8006ea0 <HAL_TIM_PWM_Start+0x58>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006e92:	b2db      	uxtb	r3, r3
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	bf14      	ite	ne
 8006e98:	2301      	movne	r3, #1
 8006e9a:	2300      	moveq	r3, #0
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	e008      	b.n	8006eb2 <HAL_TIM_PWM_Start+0x6a>
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	2b01      	cmp	r3, #1
 8006eaa:	bf14      	ite	ne
 8006eac:	2301      	movne	r3, #1
 8006eae:	2300      	moveq	r3, #0
 8006eb0:	b2db      	uxtb	r3, r3
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d001      	beq.n	8006eba <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006eb6:	2301      	movs	r3, #1
 8006eb8:	e068      	b.n	8006f8c <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006eba:	683b      	ldr	r3, [r7, #0]
 8006ebc:	2b00      	cmp	r3, #0
 8006ebe:	d104      	bne.n	8006eca <HAL_TIM_PWM_Start+0x82>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	2202      	movs	r2, #2
 8006ec4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006ec8:	e013      	b.n	8006ef2 <HAL_TIM_PWM_Start+0xaa>
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	2b04      	cmp	r3, #4
 8006ece:	d104      	bne.n	8006eda <HAL_TIM_PWM_Start+0x92>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2202      	movs	r2, #2
 8006ed4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006ed8:	e00b      	b.n	8006ef2 <HAL_TIM_PWM_Start+0xaa>
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	2b08      	cmp	r3, #8
 8006ede:	d104      	bne.n	8006eea <HAL_TIM_PWM_Start+0xa2>
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2202      	movs	r2, #2
 8006ee4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006ee8:	e003      	b.n	8006ef2 <HAL_TIM_PWM_Start+0xaa>
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	2202      	movs	r2, #2
 8006eee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	2201      	movs	r2, #1
 8006ef8:	6839      	ldr	r1, [r7, #0]
 8006efa:	4618      	mov	r0, r3
 8006efc:	f001 fd00 	bl	8008900 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	4a23      	ldr	r2, [pc, #140]	; (8006f94 <HAL_TIM_PWM_Start+0x14c>)
 8006f06:	4293      	cmp	r3, r2
 8006f08:	d107      	bne.n	8006f1a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f18:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4a1d      	ldr	r2, [pc, #116]	; (8006f94 <HAL_TIM_PWM_Start+0x14c>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d018      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x10e>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006f2c:	d013      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x10e>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4a19      	ldr	r2, [pc, #100]	; (8006f98 <HAL_TIM_PWM_Start+0x150>)
 8006f34:	4293      	cmp	r3, r2
 8006f36:	d00e      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x10e>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a17      	ldr	r2, [pc, #92]	; (8006f9c <HAL_TIM_PWM_Start+0x154>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d009      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x10e>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4a16      	ldr	r2, [pc, #88]	; (8006fa0 <HAL_TIM_PWM_Start+0x158>)
 8006f48:	4293      	cmp	r3, r2
 8006f4a:	d004      	beq.n	8006f56 <HAL_TIM_PWM_Start+0x10e>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	4a14      	ldr	r2, [pc, #80]	; (8006fa4 <HAL_TIM_PWM_Start+0x15c>)
 8006f52:	4293      	cmp	r3, r2
 8006f54:	d111      	bne.n	8006f7a <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	f003 0307 	and.w	r3, r3, #7
 8006f60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	2b06      	cmp	r3, #6
 8006f66:	d010      	beq.n	8006f8a <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681a      	ldr	r2, [r3, #0]
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f042 0201 	orr.w	r2, r2, #1
 8006f76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f78:	e007      	b.n	8006f8a <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	681a      	ldr	r2, [r3, #0]
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f042 0201 	orr.w	r2, r2, #1
 8006f88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f8a:	2300      	movs	r3, #0
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3710      	adds	r7, #16
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}
 8006f94:	40010000 	.word	0x40010000
 8006f98:	40000400 	.word	0x40000400
 8006f9c:	40000800 	.word	0x40000800
 8006fa0:	40000c00 	.word	0x40000c00
 8006fa4:	40014000 	.word	0x40014000

08006fa8 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8006fa8:	b580      	push	{r7, lr}
 8006faa:	b086      	sub	sp, #24
 8006fac:	af00      	add	r7, sp, #0
 8006fae:	60f8      	str	r0, [r7, #12]
 8006fb0:	60b9      	str	r1, [r7, #8]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8006fb6:	2300      	movs	r3, #0
 8006fb8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d109      	bne.n	8006fd4 <HAL_TIM_PWM_Start_DMA+0x2c>
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fc6:	b2db      	uxtb	r3, r3
 8006fc8:	2b02      	cmp	r3, #2
 8006fca:	bf0c      	ite	eq
 8006fcc:	2301      	moveq	r3, #1
 8006fce:	2300      	movne	r3, #0
 8006fd0:	b2db      	uxtb	r3, r3
 8006fd2:	e022      	b.n	800701a <HAL_TIM_PWM_Start_DMA+0x72>
 8006fd4:	68bb      	ldr	r3, [r7, #8]
 8006fd6:	2b04      	cmp	r3, #4
 8006fd8:	d109      	bne.n	8006fee <HAL_TIM_PWM_Start_DMA+0x46>
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006fe0:	b2db      	uxtb	r3, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	bf0c      	ite	eq
 8006fe6:	2301      	moveq	r3, #1
 8006fe8:	2300      	movne	r3, #0
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	e015      	b.n	800701a <HAL_TIM_PWM_Start_DMA+0x72>
 8006fee:	68bb      	ldr	r3, [r7, #8]
 8006ff0:	2b08      	cmp	r3, #8
 8006ff2:	d109      	bne.n	8007008 <HAL_TIM_PWM_Start_DMA+0x60>
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b02      	cmp	r3, #2
 8006ffe:	bf0c      	ite	eq
 8007000:	2301      	moveq	r3, #1
 8007002:	2300      	movne	r3, #0
 8007004:	b2db      	uxtb	r3, r3
 8007006:	e008      	b.n	800701a <HAL_TIM_PWM_Start_DMA+0x72>
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800700e:	b2db      	uxtb	r3, r3
 8007010:	2b02      	cmp	r3, #2
 8007012:	bf0c      	ite	eq
 8007014:	2301      	moveq	r3, #1
 8007016:	2300      	movne	r3, #0
 8007018:	b2db      	uxtb	r3, r3
 800701a:	2b00      	cmp	r3, #0
 800701c:	d001      	beq.n	8007022 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800701e:	2302      	movs	r3, #2
 8007020:	e15d      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8007022:	68bb      	ldr	r3, [r7, #8]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d109      	bne.n	800703c <HAL_TIM_PWM_Start_DMA+0x94>
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	bf0c      	ite	eq
 8007034:	2301      	moveq	r3, #1
 8007036:	2300      	movne	r3, #0
 8007038:	b2db      	uxtb	r3, r3
 800703a:	e022      	b.n	8007082 <HAL_TIM_PWM_Start_DMA+0xda>
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2b04      	cmp	r3, #4
 8007040:	d109      	bne.n	8007056 <HAL_TIM_PWM_Start_DMA+0xae>
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007048:	b2db      	uxtb	r3, r3
 800704a:	2b01      	cmp	r3, #1
 800704c:	bf0c      	ite	eq
 800704e:	2301      	moveq	r3, #1
 8007050:	2300      	movne	r3, #0
 8007052:	b2db      	uxtb	r3, r3
 8007054:	e015      	b.n	8007082 <HAL_TIM_PWM_Start_DMA+0xda>
 8007056:	68bb      	ldr	r3, [r7, #8]
 8007058:	2b08      	cmp	r3, #8
 800705a:	d109      	bne.n	8007070 <HAL_TIM_PWM_Start_DMA+0xc8>
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007062:	b2db      	uxtb	r3, r3
 8007064:	2b01      	cmp	r3, #1
 8007066:	bf0c      	ite	eq
 8007068:	2301      	moveq	r3, #1
 800706a:	2300      	movne	r3, #0
 800706c:	b2db      	uxtb	r3, r3
 800706e:	e008      	b.n	8007082 <HAL_TIM_PWM_Start_DMA+0xda>
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b01      	cmp	r3, #1
 800707a:	bf0c      	ite	eq
 800707c:	2301      	moveq	r3, #1
 800707e:	2300      	movne	r3, #0
 8007080:	b2db      	uxtb	r3, r3
 8007082:	2b00      	cmp	r3, #0
 8007084:	d024      	beq.n	80070d0 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) && (Length > 0U))
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d104      	bne.n	8007096 <HAL_TIM_PWM_Start_DMA+0xee>
 800708c:	887b      	ldrh	r3, [r7, #2]
 800708e:	2b00      	cmp	r3, #0
 8007090:	d001      	beq.n	8007096 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8007092:	2301      	movs	r3, #1
 8007094:	e123      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d104      	bne.n	80070a6 <HAL_TIM_PWM_Start_DMA+0xfe>
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	2202      	movs	r2, #2
 80070a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80070a4:	e016      	b.n	80070d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80070a6:	68bb      	ldr	r3, [r7, #8]
 80070a8:	2b04      	cmp	r3, #4
 80070aa:	d104      	bne.n	80070b6 <HAL_TIM_PWM_Start_DMA+0x10e>
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	2202      	movs	r2, #2
 80070b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80070b4:	e00e      	b.n	80070d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80070b6:	68bb      	ldr	r3, [r7, #8]
 80070b8:	2b08      	cmp	r3, #8
 80070ba:	d104      	bne.n	80070c6 <HAL_TIM_PWM_Start_DMA+0x11e>
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	2202      	movs	r2, #2
 80070c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070c4:	e006      	b.n	80070d4 <HAL_TIM_PWM_Start_DMA+0x12c>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2202      	movs	r2, #2
 80070ca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070ce:	e001      	b.n	80070d4 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e104      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
  }

  switch (Channel)
 80070d4:	68bb      	ldr	r3, [r7, #8]
 80070d6:	2b0c      	cmp	r3, #12
 80070d8:	f200 80ae 	bhi.w	8007238 <HAL_TIM_PWM_Start_DMA+0x290>
 80070dc:	a201      	add	r2, pc, #4	; (adr r2, 80070e4 <HAL_TIM_PWM_Start_DMA+0x13c>)
 80070de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070e2:	bf00      	nop
 80070e4:	08007119 	.word	0x08007119
 80070e8:	08007239 	.word	0x08007239
 80070ec:	08007239 	.word	0x08007239
 80070f0:	08007239 	.word	0x08007239
 80070f4:	08007161 	.word	0x08007161
 80070f8:	08007239 	.word	0x08007239
 80070fc:	08007239 	.word	0x08007239
 8007100:	08007239 	.word	0x08007239
 8007104:	080071a9 	.word	0x080071a9
 8007108:	08007239 	.word	0x08007239
 800710c:	08007239 	.word	0x08007239
 8007110:	08007239 	.word	0x08007239
 8007114:	080071f1 	.word	0x080071f1
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800711c:	4a72      	ldr	r2, [pc, #456]	; (80072e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 800711e:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007124:	4a71      	ldr	r2, [pc, #452]	; (80072ec <HAL_TIM_PWM_Start_DMA+0x344>)
 8007126:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800712c:	4a70      	ldr	r2, [pc, #448]	; (80072f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 800712e:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8007134:	6879      	ldr	r1, [r7, #4]
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	3334      	adds	r3, #52	; 0x34
 800713c:	461a      	mov	r2, r3
 800713e:	887b      	ldrh	r3, [r7, #2]
 8007140:	f7fd febc 	bl	8004ebc <HAL_DMA_Start_IT>
 8007144:	4603      	mov	r3, r0
 8007146:	2b00      	cmp	r3, #0
 8007148:	d001      	beq.n	800714e <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800714a:	2301      	movs	r3, #1
 800714c:	e0c7      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	68da      	ldr	r2, [r3, #12]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800715c:	60da      	str	r2, [r3, #12]
      break;
 800715e:	e06e      	b.n	800723e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007164:	4a60      	ldr	r2, [pc, #384]	; (80072e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 8007166:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800716c:	4a5f      	ldr	r2, [pc, #380]	; (80072ec <HAL_TIM_PWM_Start_DMA+0x344>)
 800716e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007174:	4a5e      	ldr	r2, [pc, #376]	; (80072f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 8007176:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	6a98      	ldr	r0, [r3, #40]	; 0x28
 800717c:	6879      	ldr	r1, [r7, #4]
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	3338      	adds	r3, #56	; 0x38
 8007184:	461a      	mov	r2, r3
 8007186:	887b      	ldrh	r3, [r7, #2]
 8007188:	f7fd fe98 	bl	8004ebc <HAL_DMA_Start_IT>
 800718c:	4603      	mov	r3, r0
 800718e:	2b00      	cmp	r3, #0
 8007190:	d001      	beq.n	8007196 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007192:	2301      	movs	r3, #1
 8007194:	e0a3      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	68da      	ldr	r2, [r3, #12]
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80071a4:	60da      	str	r2, [r3, #12]
      break;
 80071a6:	e04a      	b.n	800723e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ac:	4a4e      	ldr	r2, [pc, #312]	; (80072e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80071ae:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b4:	4a4d      	ldr	r2, [pc, #308]	; (80072ec <HAL_TIM_PWM_Start_DMA+0x344>)
 80071b6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80071b8:	68fb      	ldr	r3, [r7, #12]
 80071ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071bc:	4a4c      	ldr	r2, [pc, #304]	; (80072f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 80071be:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80071c0:	68fb      	ldr	r3, [r7, #12]
 80071c2:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80071c4:	6879      	ldr	r1, [r7, #4]
 80071c6:	68fb      	ldr	r3, [r7, #12]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	333c      	adds	r3, #60	; 0x3c
 80071cc:	461a      	mov	r2, r3
 80071ce:	887b      	ldrh	r3, [r7, #2]
 80071d0:	f7fd fe74 	bl	8004ebc <HAL_DMA_Start_IT>
 80071d4:	4603      	mov	r3, r0
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80071da:	2301      	movs	r3, #1
 80071dc:	e07f      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68da      	ldr	r2, [r3, #12]
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80071ec:	60da      	str	r2, [r3, #12]
      break;
 80071ee:	e026      	b.n	800723e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f4:	4a3c      	ldr	r2, [pc, #240]	; (80072e8 <HAL_TIM_PWM_Start_DMA+0x340>)
 80071f6:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071fc:	4a3b      	ldr	r2, [pc, #236]	; (80072ec <HAL_TIM_PWM_Start_DMA+0x344>)
 80071fe:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007204:	4a3a      	ldr	r2, [pc, #232]	; (80072f0 <HAL_TIM_PWM_Start_DMA+0x348>)
 8007206:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800720c:	6879      	ldr	r1, [r7, #4]
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	3340      	adds	r3, #64	; 0x40
 8007214:	461a      	mov	r2, r3
 8007216:	887b      	ldrh	r3, [r7, #2]
 8007218:	f7fd fe50 	bl	8004ebc <HAL_DMA_Start_IT>
 800721c:	4603      	mov	r3, r0
 800721e:	2b00      	cmp	r3, #0
 8007220:	d001      	beq.n	8007226 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8007222:	2301      	movs	r3, #1
 8007224:	e05b      	b.n	80072de <HAL_TIM_PWM_Start_DMA+0x336>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	68da      	ldr	r2, [r3, #12]
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007234:	60da      	str	r2, [r3, #12]
      break;
 8007236:	e002      	b.n	800723e <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8007238:	2301      	movs	r3, #1
 800723a:	75fb      	strb	r3, [r7, #23]
      break;
 800723c:	bf00      	nop
  }

  if (status == HAL_OK)
 800723e:	7dfb      	ldrb	r3, [r7, #23]
 8007240:	2b00      	cmp	r3, #0
 8007242:	d14b      	bne.n	80072dc <HAL_TIM_PWM_Start_DMA+0x334>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007244:	68fb      	ldr	r3, [r7, #12]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	2201      	movs	r2, #1
 800724a:	68b9      	ldr	r1, [r7, #8]
 800724c:	4618      	mov	r0, r3
 800724e:	f001 fb57 	bl	8008900 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	4a27      	ldr	r2, [pc, #156]	; (80072f4 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d107      	bne.n	800726c <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800726a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	4a20      	ldr	r2, [pc, #128]	; (80072f4 <HAL_TIM_PWM_Start_DMA+0x34c>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d018      	beq.n	80072a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800727e:	d013      	beq.n	80072a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	4a1c      	ldr	r2, [pc, #112]	; (80072f8 <HAL_TIM_PWM_Start_DMA+0x350>)
 8007286:	4293      	cmp	r3, r2
 8007288:	d00e      	beq.n	80072a8 <HAL_TIM_PWM_Start_DMA+0x300>
 800728a:	68fb      	ldr	r3, [r7, #12]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a1b      	ldr	r2, [pc, #108]	; (80072fc <HAL_TIM_PWM_Start_DMA+0x354>)
 8007290:	4293      	cmp	r3, r2
 8007292:	d009      	beq.n	80072a8 <HAL_TIM_PWM_Start_DMA+0x300>
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a19      	ldr	r2, [pc, #100]	; (8007300 <HAL_TIM_PWM_Start_DMA+0x358>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d004      	beq.n	80072a8 <HAL_TIM_PWM_Start_DMA+0x300>
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a18      	ldr	r2, [pc, #96]	; (8007304 <HAL_TIM_PWM_Start_DMA+0x35c>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d111      	bne.n	80072cc <HAL_TIM_PWM_Start_DMA+0x324>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	689b      	ldr	r3, [r3, #8]
 80072ae:	f003 0307 	and.w	r3, r3, #7
 80072b2:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072b4:	693b      	ldr	r3, [r7, #16]
 80072b6:	2b06      	cmp	r3, #6
 80072b8:	d010      	beq.n	80072dc <HAL_TIM_PWM_Start_DMA+0x334>
      {
        __HAL_TIM_ENABLE(htim);
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	681a      	ldr	r2, [r3, #0]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f042 0201 	orr.w	r2, r2, #1
 80072c8:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072ca:	e007      	b.n	80072dc <HAL_TIM_PWM_Start_DMA+0x334>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	681a      	ldr	r2, [r3, #0]
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f042 0201 	orr.w	r2, r2, #1
 80072da:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 80072dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80072de:	4618      	mov	r0, r3
 80072e0:	3718      	adds	r7, #24
 80072e2:	46bd      	mov	sp, r7
 80072e4:	bd80      	pop	{r7, pc}
 80072e6:	bf00      	nop
 80072e8:	0800829b 	.word	0x0800829b
 80072ec:	08008347 	.word	0x08008347
 80072f0:	08008205 	.word	0x08008205
 80072f4:	40010000 	.word	0x40010000
 80072f8:	40000400 	.word	0x40000400
 80072fc:	40000800 	.word	0x40000800
 8007300:	40000c00 	.word	0x40000c00
 8007304:	40014000 	.word	0x40014000

08007308 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007308:	b580      	push	{r7, lr}
 800730a:	b084      	sub	sp, #16
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007312:	2300      	movs	r3, #0
 8007314:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	2b0c      	cmp	r3, #12
 800731a:	d855      	bhi.n	80073c8 <HAL_TIM_PWM_Stop_DMA+0xc0>
 800731c:	a201      	add	r2, pc, #4	; (adr r2, 8007324 <HAL_TIM_PWM_Stop_DMA+0x1c>)
 800731e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007322:	bf00      	nop
 8007324:	08007359 	.word	0x08007359
 8007328:	080073c9 	.word	0x080073c9
 800732c:	080073c9 	.word	0x080073c9
 8007330:	080073c9 	.word	0x080073c9
 8007334:	08007375 	.word	0x08007375
 8007338:	080073c9 	.word	0x080073c9
 800733c:	080073c9 	.word	0x080073c9
 8007340:	080073c9 	.word	0x080073c9
 8007344:	08007391 	.word	0x08007391
 8007348:	080073c9 	.word	0x080073c9
 800734c:	080073c9 	.word	0x080073c9
 8007350:	080073c9 	.word	0x080073c9
 8007354:	080073ad 	.word	0x080073ad
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	68da      	ldr	r2, [r3, #12]
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007366:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800736c:	4618      	mov	r0, r3
 800736e:	f7fd fe6d 	bl	800504c <HAL_DMA_Abort_IT>
      break;
 8007372:	e02c      	b.n	80073ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	68da      	ldr	r2, [r3, #12]
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007382:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007388:	4618      	mov	r0, r3
 800738a:	f7fd fe5f 	bl	800504c <HAL_DMA_Abort_IT>
      break;
 800738e:	e01e      	b.n	80073ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	68da      	ldr	r2, [r3, #12]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800739e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073a4:	4618      	mov	r0, r3
 80073a6:	f7fd fe51 	bl	800504c <HAL_DMA_Abort_IT>
      break;
 80073aa:	e010      	b.n	80073ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	68da      	ldr	r2, [r3, #12]
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80073ba:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073c0:	4618      	mov	r0, r3
 80073c2:	f7fd fe43 	bl	800504c <HAL_DMA_Abort_IT>
      break;
 80073c6:	e002      	b.n	80073ce <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 80073c8:	2301      	movs	r3, #1
 80073ca:	73fb      	strb	r3, [r7, #15]
      break;
 80073cc:	bf00      	nop
  }

  if (status == HAL_OK)
 80073ce:	7bfb      	ldrb	r3, [r7, #15]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d157      	bne.n	8007484 <HAL_TIM_PWM_Stop_DMA+0x17c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	2200      	movs	r2, #0
 80073da:	6839      	ldr	r1, [r7, #0]
 80073dc:	4618      	mov	r0, r3
 80073de:	f001 fa8f 	bl	8008900 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a2a      	ldr	r2, [pc, #168]	; (8007490 <HAL_TIM_PWM_Stop_DMA+0x188>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d117      	bne.n	800741c <HAL_TIM_PWM_Stop_DMA+0x114>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	6a1a      	ldr	r2, [r3, #32]
 80073f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80073f6:	4013      	ands	r3, r2
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d10f      	bne.n	800741c <HAL_TIM_PWM_Stop_DMA+0x114>
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	6a1a      	ldr	r2, [r3, #32]
 8007402:	f240 4344 	movw	r3, #1092	; 0x444
 8007406:	4013      	ands	r3, r2
 8007408:	2b00      	cmp	r3, #0
 800740a:	d107      	bne.n	800741c <HAL_TIM_PWM_Stop_DMA+0x114>
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800741a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	6a1a      	ldr	r2, [r3, #32]
 8007422:	f241 1311 	movw	r3, #4369	; 0x1111
 8007426:	4013      	ands	r3, r2
 8007428:	2b00      	cmp	r3, #0
 800742a:	d10f      	bne.n	800744c <HAL_TIM_PWM_Stop_DMA+0x144>
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	6a1a      	ldr	r2, [r3, #32]
 8007432:	f240 4344 	movw	r3, #1092	; 0x444
 8007436:	4013      	ands	r3, r2
 8007438:	2b00      	cmp	r3, #0
 800743a:	d107      	bne.n	800744c <HAL_TIM_PWM_Stop_DMA+0x144>
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	681a      	ldr	r2, [r3, #0]
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	f022 0201 	bic.w	r2, r2, #1
 800744a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d104      	bne.n	800745c <HAL_TIM_PWM_Stop_DMA+0x154>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	2201      	movs	r2, #1
 8007456:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800745a:	e013      	b.n	8007484 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800745c:	683b      	ldr	r3, [r7, #0]
 800745e:	2b04      	cmp	r3, #4
 8007460:	d104      	bne.n	800746c <HAL_TIM_PWM_Stop_DMA+0x164>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2201      	movs	r2, #1
 8007466:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800746a:	e00b      	b.n	8007484 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	2b08      	cmp	r3, #8
 8007470:	d104      	bne.n	800747c <HAL_TIM_PWM_Stop_DMA+0x174>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2201      	movs	r2, #1
 8007476:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800747a:	e003      	b.n	8007484 <HAL_TIM_PWM_Stop_DMA+0x17c>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2201      	movs	r2, #1
 8007480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 8007484:	7bfb      	ldrb	r3, [r7, #15]
}
 8007486:	4618      	mov	r0, r3
 8007488:	3710      	adds	r7, #16
 800748a:	46bd      	mov	sp, r7
 800748c:	bd80      	pop	{r7, pc}
 800748e:	bf00      	nop
 8007490:	40010000 	.word	0x40010000

08007494 <HAL_TIM_OnePulse_Init>:
  *            @arg TIM_OPMODE_SINGLE: Only one pulse will be generated.
  *            @arg TIM_OPMODE_REPETITIVE: Repetitive pulses will be generated.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Init(TIM_HandleTypeDef *htim, uint32_t OnePulseMode)
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
 800749c:	6039      	str	r1, [r7, #0]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d101      	bne.n	80074a8 <HAL_TIM_OnePulse_Init+0x14>
  {
    return HAL_ERROR;
 80074a4:	2301      	movs	r3, #1
 80074a6:	e04c      	b.n	8007542 <HAL_TIM_OnePulse_Init+0xae>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_OPM_MODE(OnePulseMode));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074ae:	b2db      	uxtb	r3, r3
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d111      	bne.n	80074d8 <HAL_TIM_OnePulse_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f001 fa45 	bl	800894c <TIM_ResetCallback>

    if (htim->OnePulse_MspInitCallback == NULL)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	d102      	bne.n	80074d0 <HAL_TIM_OnePulse_Init+0x3c>
    {
      htim->OnePulse_MspInitCallback = HAL_TIM_OnePulse_MspInit;
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a1f      	ldr	r2, [pc, #124]	; (800754c <HAL_TIM_OnePulse_Init+0xb8>)
 80074ce:	669a      	str	r2, [r3, #104]	; 0x68
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OnePulse_MspInitCallback(htim);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074d4:	6878      	ldr	r0, [r7, #4]
 80074d6:	4798      	blx	r3
    HAL_TIM_OnePulse_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	2202      	movs	r2, #2
 80074dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Configure the Time base in the One Pulse Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681a      	ldr	r2, [r3, #0]
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3304      	adds	r3, #4
 80074e8:	4619      	mov	r1, r3
 80074ea:	4610      	mov	r0, r2
 80074ec:	f000 ff62 	bl	80083b4 <TIM_Base_SetConfig>

  /* Reset the OPM Bit */
  htim->Instance->CR1 &= ~TIM_CR1_OPM;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f022 0208 	bic.w	r2, r2, #8
 80074fe:	601a      	str	r2, [r3, #0]

  /* Configure the OPM Mode */
  htim->Instance->CR1 |= OnePulseMode;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	6819      	ldr	r1, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	683a      	ldr	r2, [r7, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	601a      	str	r2, [r3, #0]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2201      	movs	r2, #1
 8007514:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007540:	2300      	movs	r3, #0
}
 8007542:	4618      	mov	r0, r3
 8007544:	3708      	adds	r7, #8
 8007546:	46bd      	mov	sp, r7
 8007548:	bd80      	pop	{r7, pc}
 800754a:	bf00      	nop
 800754c:	08007551 	.word	0x08007551

08007550 <HAL_TIM_OnePulse_MspInit>:
  * @brief  Initializes the TIM One Pulse MSP.
  * @param  htim TIM One Pulse handle
  * @retval None
  */
__weak void HAL_TIM_OnePulse_MspInit(TIM_HandleTypeDef *htim)
{
 8007550:	b480      	push	{r7}
 8007552:	b083      	sub	sp, #12
 8007554:	af00      	add	r7, sp, #0
 8007556:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OnePulse_MspInit could be implemented in the user file
   */
}
 8007558:	bf00      	nop
 800755a:	370c      	adds	r7, #12
 800755c:	46bd      	mov	sp, r7
 800755e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007562:	4770      	bx	lr

08007564 <HAL_TIM_OnePulse_Start_IT>:
  * @param  htim TIM One Pulse handle
  * @param  OutputChannel See note above
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OnePulse_Start_IT(TIM_HandleTypeDef *htim, uint32_t OutputChannel)
{
 8007564:	b580      	push	{r7, lr}
 8007566:	b084      	sub	sp, #16
 8007568:	af00      	add	r7, sp, #0
 800756a:	6078      	str	r0, [r7, #4]
 800756c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007574:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800757c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007584:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800758c:	733b      	strb	r3, [r7, #12]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(OutputChannel);

  /* Check the TIM channels state */
  if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800758e:	7bfb      	ldrb	r3, [r7, #15]
 8007590:	2b01      	cmp	r3, #1
 8007592:	d108      	bne.n	80075a6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007594:	7bbb      	ldrb	r3, [r7, #14]
 8007596:	2b01      	cmp	r3, #1
 8007598:	d105      	bne.n	80075a6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800759a:	7b7b      	ldrb	r3, [r7, #13]
 800759c:	2b01      	cmp	r3, #1
 800759e:	d102      	bne.n	80075a6 <HAL_TIM_OnePulse_Start_IT+0x42>
      || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80075a0:	7b3b      	ldrb	r3, [r7, #12]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d001      	beq.n	80075aa <HAL_TIM_OnePulse_Start_IT+0x46>
  {
    return HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	e03b      	b.n	8007622 <HAL_TIM_OnePulse_Start_IT+0xbe>
  }

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2202      	movs	r2, #2
 80075ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	2202      	movs	r2, #2
 80075b6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	2202      	movs	r2, #2
 80075be:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2202      	movs	r2, #2
 80075c6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

    No need to enable the counter, it's enabled automatically by hardware
    (the counter starts in response to a stimulus and generate a pulse */

  /* Enable the TIM Capture/Compare 1 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	68da      	ldr	r2, [r3, #12]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f042 0202 	orr.w	r2, r2, #2
 80075d8:	60da      	str	r2, [r3, #12]

  /* Enable the TIM Capture/Compare 2 interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	68da      	ldr	r2, [r3, #12]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f042 0204 	orr.w	r2, r2, #4
 80075e8:	60da      	str	r2, [r3, #12]

  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	2201      	movs	r2, #1
 80075f0:	2100      	movs	r1, #0
 80075f2:	4618      	mov	r0, r3
 80075f4:	f001 f984 	bl	8008900 <TIM_CCxChannelCmd>
  TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2201      	movs	r2, #1
 80075fe:	2104      	movs	r1, #4
 8007600:	4618      	mov	r0, r3
 8007602:	f001 f97d 	bl	8008900 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	4a08      	ldr	r2, [pc, #32]	; (800762c <HAL_TIM_OnePulse_Start_IT+0xc8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d107      	bne.n	8007620 <HAL_TIM_OnePulse_Start_IT+0xbc>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800761e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 8007620:	2300      	movs	r3, #0
}
 8007622:	4618      	mov	r0, r3
 8007624:	3710      	adds	r7, #16
 8007626:	46bd      	mov	sp, r7
 8007628:	bd80      	pop	{r7, pc}
 800762a:	bf00      	nop
 800762c:	40010000 	.word	0x40010000

08007630 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b086      	sub	sp, #24
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2b00      	cmp	r3, #0
 800763e:	d101      	bne.n	8007644 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007640:	2301      	movs	r3, #1
 8007642:	e0a2      	b.n	800778a <HAL_TIM_Encoder_Init+0x15a>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800764a:	b2db      	uxtb	r3, r3
 800764c:	2b00      	cmp	r3, #0
 800764e:	d111      	bne.n	8007674 <HAL_TIM_Encoder_Init+0x44>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	2200      	movs	r2, #0
 8007654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 8007658:	6878      	ldr	r0, [r7, #4]
 800765a:	f001 f977 	bl	800894c <TIM_ResetCallback>

    if (htim->Encoder_MspInitCallback == NULL)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007662:	2b00      	cmp	r3, #0
 8007664:	d102      	bne.n	800766c <HAL_TIM_Encoder_Init+0x3c>
    {
      htim->Encoder_MspInitCallback = HAL_TIM_Encoder_MspInit;
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	4a4a      	ldr	r2, [pc, #296]	; (8007794 <HAL_TIM_Encoder_Init+0x164>)
 800766a:	671a      	str	r2, [r3, #112]	; 0x70
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007670:	6878      	ldr	r0, [r7, #4]
 8007672:	4798      	blx	r3
    HAL_TIM_Encoder_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	687a      	ldr	r2, [r7, #4]
 8007684:	6812      	ldr	r2, [r2, #0]
 8007686:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800768a:	f023 0307 	bic.w	r3, r3, #7
 800768e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681a      	ldr	r2, [r3, #0]
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	3304      	adds	r3, #4
 8007698:	4619      	mov	r1, r3
 800769a:	4610      	mov	r0, r2
 800769c:	f000 fe8a 	bl	80083b4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	689b      	ldr	r3, [r3, #8]
 80076a6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	699b      	ldr	r3, [r3, #24]
 80076ae:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6a1b      	ldr	r3, [r3, #32]
 80076b6:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	697a      	ldr	r2, [r7, #20]
 80076be:	4313      	orrs	r3, r2
 80076c0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076c8:	f023 0303 	bic.w	r3, r3, #3
 80076cc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80076ce:	683b      	ldr	r3, [r7, #0]
 80076d0:	689a      	ldr	r2, [r3, #8]
 80076d2:	683b      	ldr	r3, [r7, #0]
 80076d4:	699b      	ldr	r3, [r3, #24]
 80076d6:	021b      	lsls	r3, r3, #8
 80076d8:	4313      	orrs	r3, r2
 80076da:	693a      	ldr	r2, [r7, #16]
 80076dc:	4313      	orrs	r3, r2
 80076de:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80076e0:	693b      	ldr	r3, [r7, #16]
 80076e2:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80076e6:	f023 030c 	bic.w	r3, r3, #12
 80076ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80076ec:	693b      	ldr	r3, [r7, #16]
 80076ee:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80076f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80076f8:	683b      	ldr	r3, [r7, #0]
 80076fa:	68da      	ldr	r2, [r3, #12]
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	69db      	ldr	r3, [r3, #28]
 8007700:	021b      	lsls	r3, r3, #8
 8007702:	4313      	orrs	r3, r2
 8007704:	693a      	ldr	r2, [r7, #16]
 8007706:	4313      	orrs	r3, r2
 8007708:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800770a:	683b      	ldr	r3, [r7, #0]
 800770c:	691b      	ldr	r3, [r3, #16]
 800770e:	011a      	lsls	r2, r3, #4
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	6a1b      	ldr	r3, [r3, #32]
 8007714:	031b      	lsls	r3, r3, #12
 8007716:	4313      	orrs	r3, r2
 8007718:	693a      	ldr	r2, [r7, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007724:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 800772c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	685a      	ldr	r2, [r3, #4]
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	011b      	lsls	r3, r3, #4
 8007738:	4313      	orrs	r3, r2
 800773a:	68fa      	ldr	r2, [r7, #12]
 800773c:	4313      	orrs	r3, r2
 800773e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	697a      	ldr	r2, [r7, #20]
 8007746:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	693a      	ldr	r2, [r7, #16]
 800774e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	68fa      	ldr	r2, [r7, #12]
 8007756:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	2201      	movs	r2, #1
 800775c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2201      	movs	r2, #1
 8007764:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	2201      	movs	r2, #1
 8007774:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	2201      	movs	r2, #1
 800777c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	2201      	movs	r2, #1
 8007784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007788:	2300      	movs	r3, #0
}
 800778a:	4618      	mov	r0, r3
 800778c:	3718      	adds	r7, #24
 800778e:	46bd      	mov	sp, r7
 8007790:	bd80      	pop	{r7, pc}
 8007792:	bf00      	nop
 8007794:	08003b29 	.word	0x08003b29

08007798 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
 80077a0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80077a8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80077b0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80077b8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80077c0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	2b00      	cmp	r3, #0
 80077c6:	d110      	bne.n	80077ea <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80077c8:	7bfb      	ldrb	r3, [r7, #15]
 80077ca:	2b01      	cmp	r3, #1
 80077cc:	d102      	bne.n	80077d4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80077ce:	7b7b      	ldrb	r3, [r7, #13]
 80077d0:	2b01      	cmp	r3, #1
 80077d2:	d001      	beq.n	80077d8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80077d4:	2301      	movs	r3, #1
 80077d6:	e069      	b.n	80078ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2202      	movs	r2, #2
 80077dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	2202      	movs	r2, #2
 80077e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077e8:	e031      	b.n	800784e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	2b04      	cmp	r3, #4
 80077ee:	d110      	bne.n	8007812 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80077f0:	7bbb      	ldrb	r3, [r7, #14]
 80077f2:	2b01      	cmp	r3, #1
 80077f4:	d102      	bne.n	80077fc <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80077f6:	7b3b      	ldrb	r3, [r7, #12]
 80077f8:	2b01      	cmp	r3, #1
 80077fa:	d001      	beq.n	8007800 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80077fc:	2301      	movs	r3, #1
 80077fe:	e055      	b.n	80078ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2202      	movs	r2, #2
 8007804:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2202      	movs	r2, #2
 800780c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007810:	e01d      	b.n	800784e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8007812:	7bfb      	ldrb	r3, [r7, #15]
 8007814:	2b01      	cmp	r3, #1
 8007816:	d108      	bne.n	800782a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8007818:	7bbb      	ldrb	r3, [r7, #14]
 800781a:	2b01      	cmp	r3, #1
 800781c:	d105      	bne.n	800782a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800781e:	7b7b      	ldrb	r3, [r7, #13]
 8007820:	2b01      	cmp	r3, #1
 8007822:	d102      	bne.n	800782a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8007824:	7b3b      	ldrb	r3, [r7, #12]
 8007826:	2b01      	cmp	r3, #1
 8007828:	d001      	beq.n	800782e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800782a:	2301      	movs	r3, #1
 800782c:	e03e      	b.n	80078ac <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	2202      	movs	r2, #2
 8007832:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2202      	movs	r2, #2
 800783a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2202      	movs	r2, #2
 8007842:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	2202      	movs	r2, #2
 800784a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800784e:	683b      	ldr	r3, [r7, #0]
 8007850:	2b00      	cmp	r3, #0
 8007852:	d003      	beq.n	800785c <HAL_TIM_Encoder_Start+0xc4>
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	2b04      	cmp	r3, #4
 8007858:	d008      	beq.n	800786c <HAL_TIM_Encoder_Start+0xd4>
 800785a:	e00f      	b.n	800787c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	2201      	movs	r2, #1
 8007862:	2100      	movs	r1, #0
 8007864:	4618      	mov	r0, r3
 8007866:	f001 f84b 	bl	8008900 <TIM_CCxChannelCmd>
      break;
 800786a:	e016      	b.n	800789a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2201      	movs	r2, #1
 8007872:	2104      	movs	r1, #4
 8007874:	4618      	mov	r0, r3
 8007876:	f001 f843 	bl	8008900 <TIM_CCxChannelCmd>
      break;
 800787a:	e00e      	b.n	800789a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	2201      	movs	r2, #1
 8007882:	2100      	movs	r1, #0
 8007884:	4618      	mov	r0, r3
 8007886:	f001 f83b 	bl	8008900 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	2201      	movs	r2, #1
 8007890:	2104      	movs	r1, #4
 8007892:	4618      	mov	r0, r3
 8007894:	f001 f834 	bl	8008900 <TIM_CCxChannelCmd>
      break;
 8007898:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	681a      	ldr	r2, [r3, #0]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f042 0201 	orr.w	r2, r2, #1
 80078a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80078aa:	2300      	movs	r3, #0
}
 80078ac:	4618      	mov	r0, r3
 80078ae:	3710      	adds	r7, #16
 80078b0:	46bd      	mov	sp, r7
 80078b2:	bd80      	pop	{r7, pc}

080078b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b082      	sub	sp, #8
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	691b      	ldr	r3, [r3, #16]
 80078c2:	f003 0302 	and.w	r3, r3, #2
 80078c6:	2b02      	cmp	r3, #2
 80078c8:	d128      	bne.n	800791c <HAL_TIM_IRQHandler+0x68>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68db      	ldr	r3, [r3, #12]
 80078d0:	f003 0302 	and.w	r3, r3, #2
 80078d4:	2b02      	cmp	r3, #2
 80078d6:	d121      	bne.n	800791c <HAL_TIM_IRQHandler+0x68>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	f06f 0202 	mvn.w	r2, #2
 80078e0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2201      	movs	r2, #1
 80078e6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	699b      	ldr	r3, [r3, #24]
 80078ee:	f003 0303 	and.w	r3, r3, #3
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d005      	beq.n	8007902 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80078fc:	6878      	ldr	r0, [r7, #4]
 80078fe:	4798      	blx	r3
 8007900:	e009      	b.n	8007916 <HAL_TIM_IRQHandler+0x62>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007908:	6878      	ldr	r0, [r7, #4]
 800790a:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007912:	6878      	ldr	r0, [r7, #4]
 8007914:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	691b      	ldr	r3, [r3, #16]
 8007922:	f003 0304 	and.w	r3, r3, #4
 8007926:	2b04      	cmp	r3, #4
 8007928:	d128      	bne.n	800797c <HAL_TIM_IRQHandler+0xc8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	68db      	ldr	r3, [r3, #12]
 8007930:	f003 0304 	and.w	r3, r3, #4
 8007934:	2b04      	cmp	r3, #4
 8007936:	d121      	bne.n	800797c <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f06f 0204 	mvn.w	r2, #4
 8007940:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	2202      	movs	r2, #2
 8007946:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	699b      	ldr	r3, [r3, #24]
 800794e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007952:	2b00      	cmp	r3, #0
 8007954:	d005      	beq.n	8007962 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800795c:	6878      	ldr	r0, [r7, #4]
 800795e:	4798      	blx	r3
 8007960:	e009      	b.n	8007976 <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007968:	6878      	ldr	r0, [r7, #4]
 800796a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	2200      	movs	r2, #0
 800797a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	691b      	ldr	r3, [r3, #16]
 8007982:	f003 0308 	and.w	r3, r3, #8
 8007986:	2b08      	cmp	r3, #8
 8007988:	d128      	bne.n	80079dc <HAL_TIM_IRQHandler+0x128>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	68db      	ldr	r3, [r3, #12]
 8007990:	f003 0308 	and.w	r3, r3, #8
 8007994:	2b08      	cmp	r3, #8
 8007996:	d121      	bne.n	80079dc <HAL_TIM_IRQHandler+0x128>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f06f 0208 	mvn.w	r2, #8
 80079a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2204      	movs	r2, #4
 80079a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	69db      	ldr	r3, [r3, #28]
 80079ae:	f003 0303 	and.w	r3, r3, #3
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d005      	beq.n	80079c2 <HAL_TIM_IRQHandler+0x10e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	4798      	blx	r3
 80079c0:	e009      	b.n	80079d6 <HAL_TIM_IRQHandler+0x122>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	691b      	ldr	r3, [r3, #16]
 80079e2:	f003 0310 	and.w	r3, r3, #16
 80079e6:	2b10      	cmp	r3, #16
 80079e8:	d128      	bne.n	8007a3c <HAL_TIM_IRQHandler+0x188>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
 80079f0:	f003 0310 	and.w	r3, r3, #16
 80079f4:	2b10      	cmp	r3, #16
 80079f6:	d121      	bne.n	8007a3c <HAL_TIM_IRQHandler+0x188>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	f06f 0210 	mvn.w	r2, #16
 8007a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	2208      	movs	r2, #8
 8007a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	69db      	ldr	r3, [r3, #28]
 8007a0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d005      	beq.n	8007a22 <HAL_TIM_IRQHandler+0x16e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	4798      	blx	r3
 8007a20:	e009      	b.n	8007a36 <HAL_TIM_IRQHandler+0x182>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8007a28:	6878      	ldr	r0, [r7, #4]
 8007a2a:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	2200      	movs	r2, #0
 8007a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	691b      	ldr	r3, [r3, #16]
 8007a42:	f003 0301 	and.w	r3, r3, #1
 8007a46:	2b01      	cmp	r3, #1
 8007a48:	d110      	bne.n	8007a6c <HAL_TIM_IRQHandler+0x1b8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	68db      	ldr	r3, [r3, #12]
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	2b01      	cmp	r3, #1
 8007a56:	d109      	bne.n	8007a6c <HAL_TIM_IRQHandler+0x1b8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	f06f 0201 	mvn.w	r2, #1
 8007a60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a76:	2b80      	cmp	r3, #128	; 0x80
 8007a78:	d110      	bne.n	8007a9c <HAL_TIM_IRQHandler+0x1e8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	68db      	ldr	r3, [r3, #12]
 8007a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007a84:	2b80      	cmp	r3, #128	; 0x80
 8007a86:	d109      	bne.n	8007a9c <HAL_TIM_IRQHandler+0x1e8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8007a98:	6878      	ldr	r0, [r7, #4]
 8007a9a:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	691b      	ldr	r3, [r3, #16]
 8007aa2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007aa6:	2b40      	cmp	r3, #64	; 0x40
 8007aa8:	d110      	bne.n	8007acc <HAL_TIM_IRQHandler+0x218>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	68db      	ldr	r3, [r3, #12]
 8007ab0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ab4:	2b40      	cmp	r3, #64	; 0x40
 8007ab6:	d109      	bne.n	8007acc <HAL_TIM_IRQHandler+0x218>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007ac0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	691b      	ldr	r3, [r3, #16]
 8007ad2:	f003 0320 	and.w	r3, r3, #32
 8007ad6:	2b20      	cmp	r3, #32
 8007ad8:	d110      	bne.n	8007afc <HAL_TIM_IRQHandler+0x248>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	68db      	ldr	r3, [r3, #12]
 8007ae0:	f003 0320 	and.w	r3, r3, #32
 8007ae4:	2b20      	cmp	r3, #32
 8007ae6:	d109      	bne.n	8007afc <HAL_TIM_IRQHandler+0x248>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f06f 0220 	mvn.w	r2, #32
 8007af0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007afc:	bf00      	nop
 8007afe:	3708      	adds	r7, #8
 8007b00:	46bd      	mov	sp, r7
 8007b02:	bd80      	pop	{r7, pc}

08007b04 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b086      	sub	sp, #24
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	60f8      	str	r0, [r7, #12]
 8007b0c:	60b9      	str	r1, [r7, #8]
 8007b0e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b10:	2300      	movs	r3, #0
 8007b12:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b1a:	2b01      	cmp	r3, #1
 8007b1c:	d101      	bne.n	8007b22 <HAL_TIM_OC_ConfigChannel+0x1e>
 8007b1e:	2302      	movs	r3, #2
 8007b20:	e048      	b.n	8007bb4 <HAL_TIM_OC_ConfigChannel+0xb0>
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2201      	movs	r2, #1
 8007b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	2b0c      	cmp	r3, #12
 8007b2e:	d839      	bhi.n	8007ba4 <HAL_TIM_OC_ConfigChannel+0xa0>
 8007b30:	a201      	add	r2, pc, #4	; (adr r2, 8007b38 <HAL_TIM_OC_ConfigChannel+0x34>)
 8007b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b36:	bf00      	nop
 8007b38:	08007b6d 	.word	0x08007b6d
 8007b3c:	08007ba5 	.word	0x08007ba5
 8007b40:	08007ba5 	.word	0x08007ba5
 8007b44:	08007ba5 	.word	0x08007ba5
 8007b48:	08007b7b 	.word	0x08007b7b
 8007b4c:	08007ba5 	.word	0x08007ba5
 8007b50:	08007ba5 	.word	0x08007ba5
 8007b54:	08007ba5 	.word	0x08007ba5
 8007b58:	08007b89 	.word	0x08007b89
 8007b5c:	08007ba5 	.word	0x08007ba5
 8007b60:	08007ba5 	.word	0x08007ba5
 8007b64:	08007ba5 	.word	0x08007ba5
 8007b68:	08007b97 	.word	0x08007b97
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	68b9      	ldr	r1, [r7, #8]
 8007b72:	4618      	mov	r0, r3
 8007b74:	f000 fc9e 	bl	80084b4 <TIM_OC1_SetConfig>
      break;
 8007b78:	e017      	b.n	8007baa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	681b      	ldr	r3, [r3, #0]
 8007b7e:	68b9      	ldr	r1, [r7, #8]
 8007b80:	4618      	mov	r0, r3
 8007b82:	f000 fcfd 	bl	8008580 <TIM_OC2_SetConfig>
      break;
 8007b86:	e010      	b.n	8007baa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	68b9      	ldr	r1, [r7, #8]
 8007b8e:	4618      	mov	r0, r3
 8007b90:	f000 fd62 	bl	8008658 <TIM_OC3_SetConfig>
      break;
 8007b94:	e009      	b.n	8007baa <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007b96:	68fb      	ldr	r3, [r7, #12]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	68b9      	ldr	r1, [r7, #8]
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f000 fdc5 	bl	800872c <TIM_OC4_SetConfig>
      break;
 8007ba2:	e002      	b.n	8007baa <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8007ba4:	2301      	movs	r3, #1
 8007ba6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ba8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	2200      	movs	r2, #0
 8007bae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007bb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3718      	adds	r7, #24
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bd80      	pop	{r7, pc}

08007bbc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007bbc:	b580      	push	{r7, lr}
 8007bbe:	b086      	sub	sp, #24
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	60f8      	str	r0, [r7, #12]
 8007bc4:	60b9      	str	r1, [r7, #8]
 8007bc6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d101      	bne.n	8007bda <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007bd6:	2302      	movs	r3, #2
 8007bd8:	e0ae      	b.n	8007d38 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	2b0c      	cmp	r3, #12
 8007be6:	f200 809f 	bhi.w	8007d28 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007bea:	a201      	add	r2, pc, #4	; (adr r2, 8007bf0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007bec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bf0:	08007c25 	.word	0x08007c25
 8007bf4:	08007d29 	.word	0x08007d29
 8007bf8:	08007d29 	.word	0x08007d29
 8007bfc:	08007d29 	.word	0x08007d29
 8007c00:	08007c65 	.word	0x08007c65
 8007c04:	08007d29 	.word	0x08007d29
 8007c08:	08007d29 	.word	0x08007d29
 8007c0c:	08007d29 	.word	0x08007d29
 8007c10:	08007ca7 	.word	0x08007ca7
 8007c14:	08007d29 	.word	0x08007d29
 8007c18:	08007d29 	.word	0x08007d29
 8007c1c:	08007d29 	.word	0x08007d29
 8007c20:	08007ce7 	.word	0x08007ce7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	68b9      	ldr	r1, [r7, #8]
 8007c2a:	4618      	mov	r0, r3
 8007c2c:	f000 fc42 	bl	80084b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	699a      	ldr	r2, [r3, #24]
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f042 0208 	orr.w	r2, r2, #8
 8007c3e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	699a      	ldr	r2, [r3, #24]
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f022 0204 	bic.w	r2, r2, #4
 8007c4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	6999      	ldr	r1, [r3, #24]
 8007c56:	68bb      	ldr	r3, [r7, #8]
 8007c58:	691a      	ldr	r2, [r3, #16]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	619a      	str	r2, [r3, #24]
      break;
 8007c62:	e064      	b.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	68b9      	ldr	r1, [r7, #8]
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f000 fc88 	bl	8008580 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	699a      	ldr	r2, [r3, #24]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007c7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	699a      	ldr	r2, [r3, #24]
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	6999      	ldr	r1, [r3, #24]
 8007c96:	68bb      	ldr	r3, [r7, #8]
 8007c98:	691b      	ldr	r3, [r3, #16]
 8007c9a:	021a      	lsls	r2, r3, #8
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	430a      	orrs	r2, r1
 8007ca2:	619a      	str	r2, [r3, #24]
      break;
 8007ca4:	e043      	b.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	68b9      	ldr	r1, [r7, #8]
 8007cac:	4618      	mov	r0, r3
 8007cae:	f000 fcd3 	bl	8008658 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	69da      	ldr	r2, [r3, #28]
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	f042 0208 	orr.w	r2, r2, #8
 8007cc0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	69da      	ldr	r2, [r3, #28]
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	f022 0204 	bic.w	r2, r2, #4
 8007cd0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	69d9      	ldr	r1, [r3, #28]
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	691a      	ldr	r2, [r3, #16]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	430a      	orrs	r2, r1
 8007ce2:	61da      	str	r2, [r3, #28]
      break;
 8007ce4:	e023      	b.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68b9      	ldr	r1, [r7, #8]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 fd1d 	bl	800872c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	69da      	ldr	r2, [r3, #28]
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	69da      	ldr	r2, [r3, #28]
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007d12:	68fb      	ldr	r3, [r7, #12]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	69d9      	ldr	r1, [r3, #28]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	021a      	lsls	r2, r3, #8
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	430a      	orrs	r2, r1
 8007d24:	61da      	str	r2, [r3, #28]
      break;
 8007d26:	e002      	b.n	8007d2e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	75fb      	strb	r3, [r7, #23]
      break;
 8007d2c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2200      	movs	r2, #0
 8007d32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3718      	adds	r7, #24
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
 8007d48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d54:	2b01      	cmp	r3, #1
 8007d56:	d101      	bne.n	8007d5c <HAL_TIM_ConfigClockSource+0x1c>
 8007d58:	2302      	movs	r3, #2
 8007d5a:	e0b4      	b.n	8007ec6 <HAL_TIM_ConfigClockSource+0x186>
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2202      	movs	r2, #2
 8007d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	689b      	ldr	r3, [r3, #8]
 8007d72:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007d74:	68bb      	ldr	r3, [r7, #8]
 8007d76:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007d7a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d7c:	68bb      	ldr	r3, [r7, #8]
 8007d7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007d82:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	68ba      	ldr	r2, [r7, #8]
 8007d8a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d8c:	683b      	ldr	r3, [r7, #0]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d94:	d03e      	beq.n	8007e14 <HAL_TIM_ConfigClockSource+0xd4>
 8007d96:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007d9a:	f200 8087 	bhi.w	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007da2:	f000 8086 	beq.w	8007eb2 <HAL_TIM_ConfigClockSource+0x172>
 8007da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007daa:	d87f      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007dac:	2b70      	cmp	r3, #112	; 0x70
 8007dae:	d01a      	beq.n	8007de6 <HAL_TIM_ConfigClockSource+0xa6>
 8007db0:	2b70      	cmp	r3, #112	; 0x70
 8007db2:	d87b      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007db4:	2b60      	cmp	r3, #96	; 0x60
 8007db6:	d050      	beq.n	8007e5a <HAL_TIM_ConfigClockSource+0x11a>
 8007db8:	2b60      	cmp	r3, #96	; 0x60
 8007dba:	d877      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007dbc:	2b50      	cmp	r3, #80	; 0x50
 8007dbe:	d03c      	beq.n	8007e3a <HAL_TIM_ConfigClockSource+0xfa>
 8007dc0:	2b50      	cmp	r3, #80	; 0x50
 8007dc2:	d873      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007dc4:	2b40      	cmp	r3, #64	; 0x40
 8007dc6:	d058      	beq.n	8007e7a <HAL_TIM_ConfigClockSource+0x13a>
 8007dc8:	2b40      	cmp	r3, #64	; 0x40
 8007dca:	d86f      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007dcc:	2b30      	cmp	r3, #48	; 0x30
 8007dce:	d064      	beq.n	8007e9a <HAL_TIM_ConfigClockSource+0x15a>
 8007dd0:	2b30      	cmp	r3, #48	; 0x30
 8007dd2:	d86b      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007dd4:	2b20      	cmp	r3, #32
 8007dd6:	d060      	beq.n	8007e9a <HAL_TIM_ConfigClockSource+0x15a>
 8007dd8:	2b20      	cmp	r3, #32
 8007dda:	d867      	bhi.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d05c      	beq.n	8007e9a <HAL_TIM_ConfigClockSource+0x15a>
 8007de0:	2b10      	cmp	r3, #16
 8007de2:	d05a      	beq.n	8007e9a <HAL_TIM_ConfigClockSource+0x15a>
 8007de4:	e062      	b.n	8007eac <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	6818      	ldr	r0, [r3, #0]
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	6899      	ldr	r1, [r3, #8]
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	685a      	ldr	r2, [r3, #4]
 8007df2:	683b      	ldr	r3, [r7, #0]
 8007df4:	68db      	ldr	r3, [r3, #12]
 8007df6:	f000 fd63 	bl	80088c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	689b      	ldr	r3, [r3, #8]
 8007e00:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007e02:	68bb      	ldr	r3, [r7, #8]
 8007e04:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007e08:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	68ba      	ldr	r2, [r7, #8]
 8007e10:	609a      	str	r2, [r3, #8]
      break;
 8007e12:	e04f      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	6818      	ldr	r0, [r3, #0]
 8007e18:	683b      	ldr	r3, [r7, #0]
 8007e1a:	6899      	ldr	r1, [r3, #8]
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	685a      	ldr	r2, [r3, #4]
 8007e20:	683b      	ldr	r3, [r7, #0]
 8007e22:	68db      	ldr	r3, [r3, #12]
 8007e24:	f000 fd4c 	bl	80088c0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	689a      	ldr	r2, [r3, #8]
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007e36:	609a      	str	r2, [r3, #8]
      break;
 8007e38:	e03c      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6818      	ldr	r0, [r3, #0]
 8007e3e:	683b      	ldr	r3, [r7, #0]
 8007e40:	6859      	ldr	r1, [r3, #4]
 8007e42:	683b      	ldr	r3, [r7, #0]
 8007e44:	68db      	ldr	r3, [r3, #12]
 8007e46:	461a      	mov	r2, r3
 8007e48:	f000 fcc0 	bl	80087cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	2150      	movs	r1, #80	; 0x50
 8007e52:	4618      	mov	r0, r3
 8007e54:	f000 fd19 	bl	800888a <TIM_ITRx_SetConfig>
      break;
 8007e58:	e02c      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	6818      	ldr	r0, [r3, #0]
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	6859      	ldr	r1, [r3, #4]
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	68db      	ldr	r3, [r3, #12]
 8007e66:	461a      	mov	r2, r3
 8007e68:	f000 fcdf 	bl	800882a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	2160      	movs	r1, #96	; 0x60
 8007e72:	4618      	mov	r0, r3
 8007e74:	f000 fd09 	bl	800888a <TIM_ITRx_SetConfig>
      break;
 8007e78:	e01c      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	6818      	ldr	r0, [r3, #0]
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	6859      	ldr	r1, [r3, #4]
 8007e82:	683b      	ldr	r3, [r7, #0]
 8007e84:	68db      	ldr	r3, [r3, #12]
 8007e86:	461a      	mov	r2, r3
 8007e88:	f000 fca0 	bl	80087cc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	2140      	movs	r1, #64	; 0x40
 8007e92:	4618      	mov	r0, r3
 8007e94:	f000 fcf9 	bl	800888a <TIM_ITRx_SetConfig>
      break;
 8007e98:	e00c      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681a      	ldr	r2, [r3, #0]
 8007e9e:	683b      	ldr	r3, [r7, #0]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	4619      	mov	r1, r3
 8007ea4:	4610      	mov	r0, r2
 8007ea6:	f000 fcf0 	bl	800888a <TIM_ITRx_SetConfig>
      break;
 8007eaa:	e003      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007eac:	2301      	movs	r3, #1
 8007eae:	73fb      	strb	r3, [r7, #15]
      break;
 8007eb0:	e000      	b.n	8007eb4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007eb2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2201      	movs	r2, #1
 8007eb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	2200      	movs	r2, #0
 8007ec0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3710      	adds	r7, #16
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}

08007ece <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007ece:	b480      	push	{r7}
 8007ed0:	b083      	sub	sp, #12
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8007ed6:	bf00      	nop
 8007ed8:	370c      	adds	r7, #12
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	b083      	sub	sp, #12
 8007ee6:	af00      	add	r7, sp, #0
 8007ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007eea:	bf00      	nop
 8007eec:	370c      	adds	r7, #12
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef4:	4770      	bx	lr

08007ef6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ef6:	b480      	push	{r7}
 8007ef8:	b083      	sub	sp, #12
 8007efa:	af00      	add	r7, sp, #0
 8007efc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007efe:	bf00      	nop
 8007f00:	370c      	adds	r7, #12
 8007f02:	46bd      	mov	sp, r7
 8007f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f08:	4770      	bx	lr

08007f0a <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007f0a:	b480      	push	{r7}
 8007f0c:	b083      	sub	sp, #12
 8007f0e:	af00      	add	r7, sp, #0
 8007f10:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8007f12:	bf00      	nop
 8007f14:	370c      	adds	r7, #12
 8007f16:	46bd      	mov	sp, r7
 8007f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1c:	4770      	bx	lr

08007f1e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007f1e:	b480      	push	{r7}
 8007f20:	b083      	sub	sp, #12
 8007f22:	af00      	add	r7, sp, #0
 8007f24:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8007f26:	bf00      	nop
 8007f28:	370c      	adds	r7, #12
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr

08007f32 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007f32:	b480      	push	{r7}
 8007f34:	b083      	sub	sp, #12
 8007f36:	af00      	add	r7, sp, #0
 8007f38:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007f3a:	bf00      	nop
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8007f4e:	bf00      	nop
 8007f50:	370c      	adds	r7, #12
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b083      	sub	sp, #12
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8007f62:	bf00      	nop
 8007f64:	370c      	adds	r7, #12
 8007f66:	46bd      	mov	sp, r7
 8007f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6c:	4770      	bx	lr
	...

08007f70 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b087      	sub	sp, #28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	60f8      	str	r0, [r7, #12]
 8007f78:	460b      	mov	r3, r1
 8007f7a:	607a      	str	r2, [r7, #4]
 8007f7c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007f7e:	2300      	movs	r3, #0
 8007f80:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d101      	bne.n	8007f8c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e135      	b.n	80081f8 <HAL_TIM_RegisterCallback+0x288>
  }
  /* Process locked */
  __HAL_LOCK(htim);
 8007f8c:	68fb      	ldr	r3, [r7, #12]
 8007f8e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f92:	2b01      	cmp	r3, #1
 8007f94:	d101      	bne.n	8007f9a <HAL_TIM_RegisterCallback+0x2a>
 8007f96:	2302      	movs	r3, #2
 8007f98:	e12e      	b.n	80081f8 <HAL_TIM_RegisterCallback+0x288>
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	2201      	movs	r2, #1
 8007f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (htim->State == HAL_TIM_STATE_READY)
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007fa8:	b2db      	uxtb	r3, r3
 8007faa:	2b01      	cmp	r3, #1
 8007fac:	f040 80ba 	bne.w	8008124 <HAL_TIM_RegisterCallback+0x1b4>
  {
    switch (CallbackID)
 8007fb0:	7afb      	ldrb	r3, [r7, #11]
 8007fb2:	2b1a      	cmp	r3, #26
 8007fb4:	f200 80b3 	bhi.w	800811e <HAL_TIM_RegisterCallback+0x1ae>
 8007fb8:	a201      	add	r2, pc, #4	; (adr r2, 8007fc0 <HAL_TIM_RegisterCallback+0x50>)
 8007fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fbe:	bf00      	nop
 8007fc0:	0800802d 	.word	0x0800802d
 8007fc4:	08008035 	.word	0x08008035
 8007fc8:	0800803d 	.word	0x0800803d
 8007fcc:	08008045 	.word	0x08008045
 8007fd0:	0800804d 	.word	0x0800804d
 8007fd4:	08008055 	.word	0x08008055
 8007fd8:	0800805d 	.word	0x0800805d
 8007fdc:	08008065 	.word	0x08008065
 8007fe0:	0800806d 	.word	0x0800806d
 8007fe4:	08008075 	.word	0x08008075
 8007fe8:	0800807d 	.word	0x0800807d
 8007fec:	08008085 	.word	0x08008085
 8007ff0:	0800808d 	.word	0x0800808d
 8007ff4:	08008095 	.word	0x08008095
 8007ff8:	0800809d 	.word	0x0800809d
 8007ffc:	080080a7 	.word	0x080080a7
 8008000:	080080b1 	.word	0x080080b1
 8008004:	080080bb 	.word	0x080080bb
 8008008:	080080c5 	.word	0x080080c5
 800800c:	080080cf 	.word	0x080080cf
 8008010:	080080d9 	.word	0x080080d9
 8008014:	080080e3 	.word	0x080080e3
 8008018:	080080ed 	.word	0x080080ed
 800801c:	080080f7 	.word	0x080080f7
 8008020:	08008101 	.word	0x08008101
 8008024:	0800810b 	.word	0x0800810b
 8008028:	08008115 	.word	0x08008115
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	687a      	ldr	r2, [r7, #4]
 8008030:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008032:	e0dc      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	687a      	ldr	r2, [r7, #4]
 8008038:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 800803a:	e0d8      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	687a      	ldr	r2, [r7, #4]
 8008040:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008042:	e0d4      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	687a      	ldr	r2, [r7, #4]
 8008048:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 800804a:	e0d0      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	687a      	ldr	r2, [r7, #4]
 8008050:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008052:	e0cc      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 800805a:	e0c8      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008062:	e0c4      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	687a      	ldr	r2, [r7, #4]
 8008068:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 800806a:	e0c0      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	687a      	ldr	r2, [r7, #4]
 8008070:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 8008072:	e0bc      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	687a      	ldr	r2, [r7, #4]
 8008078:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 800807a:	e0b8      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	687a      	ldr	r2, [r7, #4]
 8008080:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008082:	e0b4      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 800808a:	e0b0      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 8008092:	e0ac      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	687a      	ldr	r2, [r7, #4]
 8008098:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 800809a:	e0a8      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        break;
 80080a4:	e0a3      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	687a      	ldr	r2, [r7, #4]
 80080aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        break;
 80080ae:	e09e      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 80080b0:	68fb      	ldr	r3, [r7, #12]
 80080b2:	687a      	ldr	r2, [r7, #4]
 80080b4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        break;
 80080b8:	e099      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 80080ba:	68fb      	ldr	r3, [r7, #12]
 80080bc:	687a      	ldr	r2, [r7, #4]
 80080be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        break;
 80080c2:	e094      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        break;
 80080cc:	e08f      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	687a      	ldr	r2, [r7, #4]
 80080d2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
        break;
 80080d6:	e08a      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 80080d8:	68fb      	ldr	r3, [r7, #12]
 80080da:	687a      	ldr	r2, [r7, #4]
 80080dc:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
        break;
 80080e0:	e085      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	687a      	ldr	r2, [r7, #4]
 80080e6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
        break;
 80080ea:	e080      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	687a      	ldr	r2, [r7, #4]
 80080f0:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
        break;
 80080f4:	e07b      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
        break;
 80080fe:	e076      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	687a      	ldr	r2, [r7, #4]
 8008104:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
        break;
 8008108:	e071      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	687a      	ldr	r2, [r7, #4]
 800810e:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        break;
 8008112:	e06c      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	687a      	ldr	r2, [r7, #4]
 8008118:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        break;
 800811c:	e067      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 800811e:	2301      	movs	r3, #1
 8008120:	75fb      	strb	r3, [r7, #23]
        break;
 8008122:	e064      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800812a:	b2db      	uxtb	r3, r3
 800812c:	2b00      	cmp	r3, #0
 800812e:	d15c      	bne.n	80081ea <HAL_TIM_RegisterCallback+0x27a>
  {
    switch (CallbackID)
 8008130:	7afb      	ldrb	r3, [r7, #11]
 8008132:	2b0d      	cmp	r3, #13
 8008134:	d856      	bhi.n	80081e4 <HAL_TIM_RegisterCallback+0x274>
 8008136:	a201      	add	r2, pc, #4	; (adr r2, 800813c <HAL_TIM_RegisterCallback+0x1cc>)
 8008138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800813c:	08008175 	.word	0x08008175
 8008140:	0800817d 	.word	0x0800817d
 8008144:	08008185 	.word	0x08008185
 8008148:	0800818d 	.word	0x0800818d
 800814c:	08008195 	.word	0x08008195
 8008150:	0800819d 	.word	0x0800819d
 8008154:	080081a5 	.word	0x080081a5
 8008158:	080081ad 	.word	0x080081ad
 800815c:	080081b5 	.word	0x080081b5
 8008160:	080081bd 	.word	0x080081bd
 8008164:	080081c5 	.word	0x080081c5
 8008168:	080081cd 	.word	0x080081cd
 800816c:	080081d5 	.word	0x080081d5
 8008170:	080081dd 	.word	0x080081dd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	687a      	ldr	r2, [r7, #4]
 8008178:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 800817a:	e038      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	687a      	ldr	r2, [r7, #4]
 8008180:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8008182:	e034      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	687a      	ldr	r2, [r7, #4]
 8008188:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 800818a:	e030      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	687a      	ldr	r2, [r7, #4]
 8008190:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8008192:	e02c      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	687a      	ldr	r2, [r7, #4]
 8008198:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 800819a:	e028      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 80081a2:	e024      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	687a      	ldr	r2, [r7, #4]
 80081a8:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 80081aa:	e020      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	687a      	ldr	r2, [r7, #4]
 80081b0:	665a      	str	r2, [r3, #100]	; 0x64
        break;
 80081b2:	e01c      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	687a      	ldr	r2, [r7, #4]
 80081b8:	669a      	str	r2, [r3, #104]	; 0x68
        break;
 80081ba:	e018      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	687a      	ldr	r2, [r7, #4]
 80081c0:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 80081c2:	e014      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	687a      	ldr	r2, [r7, #4]
 80081c8:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 80081ca:	e010      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	687a      	ldr	r2, [r7, #4]
 80081d0:	675a      	str	r2, [r3, #116]	; 0x74
        break;
 80081d2:	e00c      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	687a      	ldr	r2, [r7, #4]
 80081d8:	679a      	str	r2, [r3, #120]	; 0x78
        break;
 80081da:	e008      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	687a      	ldr	r2, [r7, #4]
 80081e0:	67da      	str	r2, [r3, #124]	; 0x7c
        break;
 80081e2:	e004      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>

      default :
        /* Return error status */
        status = HAL_ERROR;
 80081e4:	2301      	movs	r3, #1
 80081e6:	75fb      	strb	r3, [r7, #23]
        break;
 80081e8:	e001      	b.n	80081ee <HAL_TIM_RegisterCallback+0x27e>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 80081ea:	2301      	movs	r3, #1
 80081ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(htim);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80081f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80081f8:	4618      	mov	r0, r3
 80081fa:	371c      	adds	r7, #28
 80081fc:	46bd      	mov	sp, r7
 80081fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008202:	4770      	bx	lr

08008204 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8008204:	b580      	push	{r7, lr}
 8008206:	b084      	sub	sp, #16
 8008208:	af00      	add	r7, sp, #0
 800820a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008210:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008216:	687a      	ldr	r2, [r7, #4]
 8008218:	429a      	cmp	r2, r3
 800821a:	d107      	bne.n	800822c <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2201      	movs	r2, #1
 8008220:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008222:	68fb      	ldr	r3, [r7, #12]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800822a:	e02a      	b.n	8008282 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	429a      	cmp	r2, r3
 8008234:	d107      	bne.n	8008246 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	2202      	movs	r2, #2
 800823a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800823c:	68fb      	ldr	r3, [r7, #12]
 800823e:	2201      	movs	r2, #1
 8008240:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8008244:	e01d      	b.n	8008282 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800824a:	687a      	ldr	r2, [r7, #4]
 800824c:	429a      	cmp	r2, r3
 800824e:	d107      	bne.n	8008260 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	2204      	movs	r2, #4
 8008254:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	2201      	movs	r2, #1
 800825a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800825e:	e010      	b.n	8008282 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	429a      	cmp	r2, r3
 8008268:	d107      	bne.n	800827a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	2208      	movs	r2, #8
 800826e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2201      	movs	r2, #1
 8008274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8008278:	e003      	b.n	8008282 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2201      	movs	r2, #1
 800827e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8008288:	68f8      	ldr	r0, [r7, #12]
 800828a:	4798      	blx	r3
#else
  HAL_TIM_ErrorCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2200      	movs	r2, #0
 8008290:	771a      	strb	r2, [r3, #28]
}
 8008292:	bf00      	nop
 8008294:	3710      	adds	r7, #16
 8008296:	46bd      	mov	sp, r7
 8008298:	bd80      	pop	{r7, pc}

0800829a <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 800829a:	b580      	push	{r7, lr}
 800829c:	b084      	sub	sp, #16
 800829e:	af00      	add	r7, sp, #0
 80082a0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082a6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082ac:	687a      	ldr	r2, [r7, #4]
 80082ae:	429a      	cmp	r2, r3
 80082b0:	d10b      	bne.n	80082ca <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	2201      	movs	r2, #1
 80082b6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d136      	bne.n	800832e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	2201      	movs	r2, #1
 80082c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80082c8:	e031      	b.n	800832e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082ce:	687a      	ldr	r2, [r7, #4]
 80082d0:	429a      	cmp	r2, r3
 80082d2:	d10b      	bne.n	80082ec <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	2202      	movs	r2, #2
 80082d8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d125      	bne.n	800832e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2201      	movs	r2, #1
 80082e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80082ea:	e020      	b.n	800832e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082f0:	687a      	ldr	r2, [r7, #4]
 80082f2:	429a      	cmp	r2, r3
 80082f4:	d10b      	bne.n	800830e <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	2204      	movs	r2, #4
 80082fa:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	69db      	ldr	r3, [r3, #28]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d114      	bne.n	800832e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2201      	movs	r2, #1
 8008308:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800830c:	e00f      	b.n	800832e <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008312:	687a      	ldr	r2, [r7, #4]
 8008314:	429a      	cmp	r2, r3
 8008316:	d10a      	bne.n	800832e <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2208      	movs	r2, #8
 800831c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	69db      	ldr	r3, [r3, #28]
 8008322:	2b00      	cmp	r3, #0
 8008324:	d103      	bne.n	800832e <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	2201      	movs	r2, #1
 800832a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8008334:	68f8      	ldr	r0, [r7, #12]
 8008336:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	2200      	movs	r2, #0
 800833c:	771a      	strb	r2, [r3, #28]
}
 800833e:	bf00      	nop
 8008340:	3710      	adds	r7, #16
 8008342:	46bd      	mov	sp, r7
 8008344:	bd80      	pop	{r7, pc}

08008346 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008346:	b580      	push	{r7, lr}
 8008348:	b084      	sub	sp, #16
 800834a:	af00      	add	r7, sp, #0
 800834c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008352:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008358:	687a      	ldr	r2, [r7, #4]
 800835a:	429a      	cmp	r2, r3
 800835c:	d103      	bne.n	8008366 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	2201      	movs	r2, #1
 8008362:	771a      	strb	r2, [r3, #28]
 8008364:	e019      	b.n	800839a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8008366:	68fb      	ldr	r3, [r7, #12]
 8008368:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800836a:	687a      	ldr	r2, [r7, #4]
 800836c:	429a      	cmp	r2, r3
 800836e:	d103      	bne.n	8008378 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	2202      	movs	r2, #2
 8008374:	771a      	strb	r2, [r3, #28]
 8008376:	e010      	b.n	800839a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800837c:	687a      	ldr	r2, [r7, #4]
 800837e:	429a      	cmp	r2, r3
 8008380:	d103      	bne.n	800838a <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	2204      	movs	r2, #4
 8008386:	771a      	strb	r2, [r3, #28]
 8008388:	e007      	b.n	800839a <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800838e:	687a      	ldr	r2, [r7, #4]
 8008390:	429a      	cmp	r2, r3
 8008392:	d102      	bne.n	800839a <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	2208      	movs	r2, #8
 8008398:	771a      	strb	r2, [r3, #28]
  {
    /* nothing to do */
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	4798      	blx	r3
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	2200      	movs	r2, #0
 80083a8:	771a      	strb	r2, [r3, #28]
}
 80083aa:	bf00      	nop
 80083ac:	3710      	adds	r7, #16
 80083ae:	46bd      	mov	sp, r7
 80083b0:	bd80      	pop	{r7, pc}
	...

080083b4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b085      	sub	sp, #20
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	4a34      	ldr	r2, [pc, #208]	; (8008498 <TIM_Base_SetConfig+0xe4>)
 80083c8:	4293      	cmp	r3, r2
 80083ca:	d00f      	beq.n	80083ec <TIM_Base_SetConfig+0x38>
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80083d2:	d00b      	beq.n	80083ec <TIM_Base_SetConfig+0x38>
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	4a31      	ldr	r2, [pc, #196]	; (800849c <TIM_Base_SetConfig+0xe8>)
 80083d8:	4293      	cmp	r3, r2
 80083da:	d007      	beq.n	80083ec <TIM_Base_SetConfig+0x38>
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	4a30      	ldr	r2, [pc, #192]	; (80084a0 <TIM_Base_SetConfig+0xec>)
 80083e0:	4293      	cmp	r3, r2
 80083e2:	d003      	beq.n	80083ec <TIM_Base_SetConfig+0x38>
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	4a2f      	ldr	r2, [pc, #188]	; (80084a4 <TIM_Base_SetConfig+0xf0>)
 80083e8:	4293      	cmp	r3, r2
 80083ea:	d108      	bne.n	80083fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80083f4:	683b      	ldr	r3, [r7, #0]
 80083f6:	685b      	ldr	r3, [r3, #4]
 80083f8:	68fa      	ldr	r2, [r7, #12]
 80083fa:	4313      	orrs	r3, r2
 80083fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a25      	ldr	r2, [pc, #148]	; (8008498 <TIM_Base_SetConfig+0xe4>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d01b      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800840c:	d017      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a22      	ldr	r2, [pc, #136]	; (800849c <TIM_Base_SetConfig+0xe8>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d013      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a21      	ldr	r2, [pc, #132]	; (80084a0 <TIM_Base_SetConfig+0xec>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d00f      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a20      	ldr	r2, [pc, #128]	; (80084a4 <TIM_Base_SetConfig+0xf0>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d00b      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a1f      	ldr	r2, [pc, #124]	; (80084a8 <TIM_Base_SetConfig+0xf4>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d007      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a1e      	ldr	r2, [pc, #120]	; (80084ac <TIM_Base_SetConfig+0xf8>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d003      	beq.n	800843e <TIM_Base_SetConfig+0x8a>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a1d      	ldr	r2, [pc, #116]	; (80084b0 <TIM_Base_SetConfig+0xfc>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d108      	bne.n	8008450 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008444:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	68db      	ldr	r3, [r3, #12]
 800844a:	68fa      	ldr	r2, [r7, #12]
 800844c:	4313      	orrs	r3, r2
 800844e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	695b      	ldr	r3, [r3, #20]
 800845a:	4313      	orrs	r3, r2
 800845c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	68fa      	ldr	r2, [r7, #12]
 8008462:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008464:	683b      	ldr	r3, [r7, #0]
 8008466:	689a      	ldr	r2, [r3, #8]
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	681a      	ldr	r2, [r3, #0]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	4a08      	ldr	r2, [pc, #32]	; (8008498 <TIM_Base_SetConfig+0xe4>)
 8008478:	4293      	cmp	r3, r2
 800847a:	d103      	bne.n	8008484 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800847c:	683b      	ldr	r3, [r7, #0]
 800847e:	691a      	ldr	r2, [r3, #16]
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	2201      	movs	r2, #1
 8008488:	615a      	str	r2, [r3, #20]
}
 800848a:	bf00      	nop
 800848c:	3714      	adds	r7, #20
 800848e:	46bd      	mov	sp, r7
 8008490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008494:	4770      	bx	lr
 8008496:	bf00      	nop
 8008498:	40010000 	.word	0x40010000
 800849c:	40000400 	.word	0x40000400
 80084a0:	40000800 	.word	0x40000800
 80084a4:	40000c00 	.word	0x40000c00
 80084a8:	40014000 	.word	0x40014000
 80084ac:	40014400 	.word	0x40014400
 80084b0:	40014800 	.word	0x40014800

080084b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084b4:	b480      	push	{r7}
 80084b6:	b087      	sub	sp, #28
 80084b8:	af00      	add	r7, sp, #0
 80084ba:	6078      	str	r0, [r7, #4]
 80084bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a1b      	ldr	r3, [r3, #32]
 80084c2:	f023 0201 	bic.w	r2, r3, #1
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	6a1b      	ldr	r3, [r3, #32]
 80084ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	685b      	ldr	r3, [r3, #4]
 80084d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	699b      	ldr	r3, [r3, #24]
 80084da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80084dc:	68fb      	ldr	r3, [r7, #12]
 80084de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80084e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	f023 0303 	bic.w	r3, r3, #3
 80084ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80084ec:	683b      	ldr	r3, [r7, #0]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	68fa      	ldr	r2, [r7, #12]
 80084f2:	4313      	orrs	r3, r2
 80084f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	f023 0302 	bic.w	r3, r3, #2
 80084fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80084fe:	683b      	ldr	r3, [r7, #0]
 8008500:	689b      	ldr	r3, [r3, #8]
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	4313      	orrs	r3, r2
 8008506:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	4a1c      	ldr	r2, [pc, #112]	; (800857c <TIM_OC1_SetConfig+0xc8>)
 800850c:	4293      	cmp	r3, r2
 800850e:	d10c      	bne.n	800852a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008510:	697b      	ldr	r3, [r7, #20]
 8008512:	f023 0308 	bic.w	r3, r3, #8
 8008516:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008518:	683b      	ldr	r3, [r7, #0]
 800851a:	68db      	ldr	r3, [r3, #12]
 800851c:	697a      	ldr	r2, [r7, #20]
 800851e:	4313      	orrs	r3, r2
 8008520:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008522:	697b      	ldr	r3, [r7, #20]
 8008524:	f023 0304 	bic.w	r3, r3, #4
 8008528:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4a13      	ldr	r2, [pc, #76]	; (800857c <TIM_OC1_SetConfig+0xc8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d111      	bne.n	8008556 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008532:	693b      	ldr	r3, [r7, #16]
 8008534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008542:	683b      	ldr	r3, [r7, #0]
 8008544:	695b      	ldr	r3, [r3, #20]
 8008546:	693a      	ldr	r2, [r7, #16]
 8008548:	4313      	orrs	r3, r2
 800854a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	699b      	ldr	r3, [r3, #24]
 8008550:	693a      	ldr	r2, [r7, #16]
 8008552:	4313      	orrs	r3, r2
 8008554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	693a      	ldr	r2, [r7, #16]
 800855a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	68fa      	ldr	r2, [r7, #12]
 8008560:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008562:	683b      	ldr	r3, [r7, #0]
 8008564:	685a      	ldr	r2, [r3, #4]
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	697a      	ldr	r2, [r7, #20]
 800856e:	621a      	str	r2, [r3, #32]
}
 8008570:	bf00      	nop
 8008572:	371c      	adds	r7, #28
 8008574:	46bd      	mov	sp, r7
 8008576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857a:	4770      	bx	lr
 800857c:	40010000 	.word	0x40010000

08008580 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008580:	b480      	push	{r7}
 8008582:	b087      	sub	sp, #28
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6a1b      	ldr	r3, [r3, #32]
 800858e:	f023 0210 	bic.w	r2, r3, #16
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	6a1b      	ldr	r3, [r3, #32]
 800859a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	685b      	ldr	r3, [r3, #4]
 80085a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	699b      	ldr	r3, [r3, #24]
 80085a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80085ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80085b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80085b8:	683b      	ldr	r3, [r7, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	021b      	lsls	r3, r3, #8
 80085be:	68fa      	ldr	r2, [r7, #12]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	f023 0320 	bic.w	r3, r3, #32
 80085ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	689b      	ldr	r3, [r3, #8]
 80085d0:	011b      	lsls	r3, r3, #4
 80085d2:	697a      	ldr	r2, [r7, #20]
 80085d4:	4313      	orrs	r3, r2
 80085d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	4a1e      	ldr	r2, [pc, #120]	; (8008654 <TIM_OC2_SetConfig+0xd4>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d10d      	bne.n	80085fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80085e0:	697b      	ldr	r3, [r7, #20]
 80085e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80085e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	011b      	lsls	r3, r3, #4
 80085ee:	697a      	ldr	r2, [r7, #20]
 80085f0:	4313      	orrs	r3, r2
 80085f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80085f4:	697b      	ldr	r3, [r7, #20]
 80085f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	4a15      	ldr	r2, [pc, #84]	; (8008654 <TIM_OC2_SetConfig+0xd4>)
 8008600:	4293      	cmp	r3, r2
 8008602:	d113      	bne.n	800862c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008604:	693b      	ldr	r3, [r7, #16]
 8008606:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800860a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008612:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008614:	683b      	ldr	r3, [r7, #0]
 8008616:	695b      	ldr	r3, [r3, #20]
 8008618:	009b      	lsls	r3, r3, #2
 800861a:	693a      	ldr	r2, [r7, #16]
 800861c:	4313      	orrs	r3, r2
 800861e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008620:	683b      	ldr	r3, [r7, #0]
 8008622:	699b      	ldr	r3, [r3, #24]
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	693a      	ldr	r2, [r7, #16]
 8008628:	4313      	orrs	r3, r2
 800862a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	693a      	ldr	r2, [r7, #16]
 8008630:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008638:	683b      	ldr	r3, [r7, #0]
 800863a:	685a      	ldr	r2, [r3, #4]
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	697a      	ldr	r2, [r7, #20]
 8008644:	621a      	str	r2, [r3, #32]
}
 8008646:	bf00      	nop
 8008648:	371c      	adds	r7, #28
 800864a:	46bd      	mov	sp, r7
 800864c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	40010000 	.word	0x40010000

08008658 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008658:	b480      	push	{r7}
 800865a:	b087      	sub	sp, #28
 800865c:	af00      	add	r7, sp, #0
 800865e:	6078      	str	r0, [r7, #4]
 8008660:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	6a1b      	ldr	r3, [r3, #32]
 8008666:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a1b      	ldr	r3, [r3, #32]
 8008672:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	685b      	ldr	r3, [r3, #4]
 8008678:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	69db      	ldr	r3, [r3, #28]
 800867e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008680:	68fb      	ldr	r3, [r7, #12]
 8008682:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008686:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	f023 0303 	bic.w	r3, r3, #3
 800868e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008690:	683b      	ldr	r3, [r7, #0]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68fa      	ldr	r2, [r7, #12]
 8008696:	4313      	orrs	r3, r2
 8008698:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800869a:	697b      	ldr	r3, [r7, #20]
 800869c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80086a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	689b      	ldr	r3, [r3, #8]
 80086a6:	021b      	lsls	r3, r3, #8
 80086a8:	697a      	ldr	r2, [r7, #20]
 80086aa:	4313      	orrs	r3, r2
 80086ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	4a1d      	ldr	r2, [pc, #116]	; (8008728 <TIM_OC3_SetConfig+0xd0>)
 80086b2:	4293      	cmp	r3, r2
 80086b4:	d10d      	bne.n	80086d2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80086b6:	697b      	ldr	r3, [r7, #20]
 80086b8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80086bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	68db      	ldr	r3, [r3, #12]
 80086c2:	021b      	lsls	r3, r3, #8
 80086c4:	697a      	ldr	r2, [r7, #20]
 80086c6:	4313      	orrs	r3, r2
 80086c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80086d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	4a14      	ldr	r2, [pc, #80]	; (8008728 <TIM_OC3_SetConfig+0xd0>)
 80086d6:	4293      	cmp	r3, r2
 80086d8:	d113      	bne.n	8008702 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80086da:	693b      	ldr	r3, [r7, #16]
 80086dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80086e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80086e2:	693b      	ldr	r3, [r7, #16]
 80086e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80086e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80086ea:	683b      	ldr	r3, [r7, #0]
 80086ec:	695b      	ldr	r3, [r3, #20]
 80086ee:	011b      	lsls	r3, r3, #4
 80086f0:	693a      	ldr	r2, [r7, #16]
 80086f2:	4313      	orrs	r3, r2
 80086f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80086f6:	683b      	ldr	r3, [r7, #0]
 80086f8:	699b      	ldr	r3, [r3, #24]
 80086fa:	011b      	lsls	r3, r3, #4
 80086fc:	693a      	ldr	r2, [r7, #16]
 80086fe:	4313      	orrs	r3, r2
 8008700:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	693a      	ldr	r2, [r7, #16]
 8008706:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	68fa      	ldr	r2, [r7, #12]
 800870c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800870e:	683b      	ldr	r3, [r7, #0]
 8008710:	685a      	ldr	r2, [r3, #4]
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	697a      	ldr	r2, [r7, #20]
 800871a:	621a      	str	r2, [r3, #32]
}
 800871c:	bf00      	nop
 800871e:	371c      	adds	r7, #28
 8008720:	46bd      	mov	sp, r7
 8008722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008726:	4770      	bx	lr
 8008728:	40010000 	.word	0x40010000

0800872c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800872c:	b480      	push	{r7}
 800872e:	b087      	sub	sp, #28
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a1b      	ldr	r3, [r3, #32]
 8008746:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	69db      	ldr	r3, [r3, #28]
 8008752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800875a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008762:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008764:	683b      	ldr	r3, [r7, #0]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	021b      	lsls	r3, r3, #8
 800876a:	68fa      	ldr	r2, [r7, #12]
 800876c:	4313      	orrs	r3, r2
 800876e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008770:	693b      	ldr	r3, [r7, #16]
 8008772:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008776:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	689b      	ldr	r3, [r3, #8]
 800877c:	031b      	lsls	r3, r3, #12
 800877e:	693a      	ldr	r2, [r7, #16]
 8008780:	4313      	orrs	r3, r2
 8008782:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a10      	ldr	r2, [pc, #64]	; (80087c8 <TIM_OC4_SetConfig+0x9c>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d109      	bne.n	80087a0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008792:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	019b      	lsls	r3, r3, #6
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	4313      	orrs	r3, r2
 800879e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	621a      	str	r2, [r3, #32]
}
 80087ba:	bf00      	nop
 80087bc:	371c      	adds	r7, #28
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	40010000 	.word	0x40010000

080087cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80087cc:	b480      	push	{r7}
 80087ce:	b087      	sub	sp, #28
 80087d0:	af00      	add	r7, sp, #0
 80087d2:	60f8      	str	r0, [r7, #12]
 80087d4:	60b9      	str	r1, [r7, #8]
 80087d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	6a1b      	ldr	r3, [r3, #32]
 80087e2:	f023 0201 	bic.w	r2, r3, #1
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	699b      	ldr	r3, [r3, #24]
 80087ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80087f0:	693b      	ldr	r3, [r7, #16]
 80087f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80087f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	011b      	lsls	r3, r3, #4
 80087fc:	693a      	ldr	r2, [r7, #16]
 80087fe:	4313      	orrs	r3, r2
 8008800:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008802:	697b      	ldr	r3, [r7, #20]
 8008804:	f023 030a 	bic.w	r3, r3, #10
 8008808:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800880a:	697a      	ldr	r2, [r7, #20]
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	4313      	orrs	r3, r2
 8008810:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	693a      	ldr	r2, [r7, #16]
 8008816:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	697a      	ldr	r2, [r7, #20]
 800881c:	621a      	str	r2, [r3, #32]
}
 800881e:	bf00      	nop
 8008820:	371c      	adds	r7, #28
 8008822:	46bd      	mov	sp, r7
 8008824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008828:	4770      	bx	lr

0800882a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800882a:	b480      	push	{r7}
 800882c:	b087      	sub	sp, #28
 800882e:	af00      	add	r7, sp, #0
 8008830:	60f8      	str	r0, [r7, #12]
 8008832:	60b9      	str	r1, [r7, #8]
 8008834:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	6a1b      	ldr	r3, [r3, #32]
 800883a:	f023 0210 	bic.w	r2, r3, #16
 800883e:	68fb      	ldr	r3, [r7, #12]
 8008840:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	6a1b      	ldr	r3, [r3, #32]
 800884c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008854:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	031b      	lsls	r3, r3, #12
 800885a:	697a      	ldr	r2, [r7, #20]
 800885c:	4313      	orrs	r3, r2
 800885e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008860:	693b      	ldr	r3, [r7, #16]
 8008862:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008866:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	011b      	lsls	r3, r3, #4
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	4313      	orrs	r3, r2
 8008870:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	697a      	ldr	r2, [r7, #20]
 8008876:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	693a      	ldr	r2, [r7, #16]
 800887c:	621a      	str	r2, [r3, #32]
}
 800887e:	bf00      	nop
 8008880:	371c      	adds	r7, #28
 8008882:	46bd      	mov	sp, r7
 8008884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008888:	4770      	bx	lr

0800888a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800888a:	b480      	push	{r7}
 800888c:	b085      	sub	sp, #20
 800888e:	af00      	add	r7, sp, #0
 8008890:	6078      	str	r0, [r7, #4]
 8008892:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80088a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80088a2:	683a      	ldr	r2, [r7, #0]
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	4313      	orrs	r3, r2
 80088a8:	f043 0307 	orr.w	r3, r3, #7
 80088ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	68fa      	ldr	r2, [r7, #12]
 80088b2:	609a      	str	r2, [r3, #8]
}
 80088b4:	bf00      	nop
 80088b6:	3714      	adds	r7, #20
 80088b8:	46bd      	mov	sp, r7
 80088ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088be:	4770      	bx	lr

080088c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80088c0:	b480      	push	{r7}
 80088c2:	b087      	sub	sp, #28
 80088c4:	af00      	add	r7, sp, #0
 80088c6:	60f8      	str	r0, [r7, #12]
 80088c8:	60b9      	str	r1, [r7, #8]
 80088ca:	607a      	str	r2, [r7, #4]
 80088cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	689b      	ldr	r3, [r3, #8]
 80088d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80088da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	021a      	lsls	r2, r3, #8
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	431a      	orrs	r2, r3
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	4313      	orrs	r3, r2
 80088e8:	697a      	ldr	r2, [r7, #20]
 80088ea:	4313      	orrs	r3, r2
 80088ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	697a      	ldr	r2, [r7, #20]
 80088f2:	609a      	str	r2, [r3, #8]
}
 80088f4:	bf00      	nop
 80088f6:	371c      	adds	r7, #28
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008900:	b480      	push	{r7}
 8008902:	b087      	sub	sp, #28
 8008904:	af00      	add	r7, sp, #0
 8008906:	60f8      	str	r0, [r7, #12]
 8008908:	60b9      	str	r1, [r7, #8]
 800890a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800890c:	68bb      	ldr	r3, [r7, #8]
 800890e:	f003 031f 	and.w	r3, r3, #31
 8008912:	2201      	movs	r2, #1
 8008914:	fa02 f303 	lsl.w	r3, r2, r3
 8008918:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	6a1a      	ldr	r2, [r3, #32]
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	43db      	mvns	r3, r3
 8008922:	401a      	ands	r2, r3
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6a1a      	ldr	r2, [r3, #32]
 800892c:	68bb      	ldr	r3, [r7, #8]
 800892e:	f003 031f 	and.w	r3, r3, #31
 8008932:	6879      	ldr	r1, [r7, #4]
 8008934:	fa01 f303 	lsl.w	r3, r1, r3
 8008938:	431a      	orrs	r2, r3
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	621a      	str	r2, [r3, #32]
}
 800893e:	bf00      	nop
 8008940:	371c      	adds	r7, #28
 8008942:	46bd      	mov	sp, r7
 8008944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008948:	4770      	bx	lr
	...

0800894c <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 800894c:	b480      	push	{r7}
 800894e:	b083      	sub	sp, #12
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	4a1c      	ldr	r2, [pc, #112]	; (80089c8 <TIM_ResetCallback+0x7c>)
 8008958:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	4a1b      	ldr	r2, [pc, #108]	; (80089cc <TIM_ResetCallback+0x80>)
 8008960:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a1a      	ldr	r2, [pc, #104]	; (80089d0 <TIM_ResetCallback+0x84>)
 8008968:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a19      	ldr	r2, [pc, #100]	; (80089d4 <TIM_ResetCallback+0x88>)
 8008970:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	4a18      	ldr	r2, [pc, #96]	; (80089d8 <TIM_ResetCallback+0x8c>)
 8008978:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	4a17      	ldr	r2, [pc, #92]	; (80089dc <TIM_ResetCallback+0x90>)
 8008980:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	4a16      	ldr	r2, [pc, #88]	; (80089e0 <TIM_ResetCallback+0x94>)
 8008988:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	4a15      	ldr	r2, [pc, #84]	; (80089e4 <TIM_ResetCallback+0x98>)
 8008990:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	4a14      	ldr	r2, [pc, #80]	; (80089e8 <TIM_ResetCallback+0x9c>)
 8008998:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	4a13      	ldr	r2, [pc, #76]	; (80089ec <TIM_ResetCallback+0xa0>)
 80089a0:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	4a12      	ldr	r2, [pc, #72]	; (80089f0 <TIM_ResetCallback+0xa4>)
 80089a8:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	4a11      	ldr	r2, [pc, #68]	; (80089f4 <TIM_ResetCallback+0xa8>)
 80089b0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	4a10      	ldr	r2, [pc, #64]	; (80089f8 <TIM_ResetCallback+0xac>)
 80089b8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 80089bc:	bf00      	nop
 80089be:	370c      	adds	r7, #12
 80089c0:	46bd      	mov	sp, r7
 80089c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c6:	4770      	bx	lr
 80089c8:	080032cd 	.word	0x080032cd
 80089cc:	08007ecf 	.word	0x08007ecf
 80089d0:	08007f33 	.word	0x08007f33
 80089d4:	08007f47 	.word	0x08007f47
 80089d8:	08007ef7 	.word	0x08007ef7
 80089dc:	08007f0b 	.word	0x08007f0b
 80089e0:	08007ee3 	.word	0x08007ee3
 80089e4:	08002ff5 	.word	0x08002ff5
 80089e8:	08007f1f 	.word	0x08007f1f
 80089ec:	08007f5b 	.word	0x08007f5b
 80089f0:	08008b7d 	.word	0x08008b7d
 80089f4:	08008b91 	.word	0x08008b91
 80089f8:	08008ba5 	.word	0x08008ba5

080089fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089fc:	b480      	push	{r7}
 80089fe:	b085      	sub	sp, #20
 8008a00:	af00      	add	r7, sp, #0
 8008a02:	6078      	str	r0, [r7, #4]
 8008a04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008a0c:	2b01      	cmp	r3, #1
 8008a0e:	d101      	bne.n	8008a14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008a10:	2302      	movs	r3, #2
 8008a12:	e050      	b.n	8008ab6 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	2201      	movs	r2, #1
 8008a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	2202      	movs	r2, #2
 8008a20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	689b      	ldr	r3, [r3, #8]
 8008a32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a3c:	683b      	ldr	r3, [r7, #0]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	68fa      	ldr	r2, [r7, #12]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	68fa      	ldr	r2, [r7, #12]
 8008a4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a1c      	ldr	r2, [pc, #112]	; (8008ac4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d018      	beq.n	8008a8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a60:	d013      	beq.n	8008a8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a18      	ldr	r2, [pc, #96]	; (8008ac8 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d00e      	beq.n	8008a8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a16      	ldr	r2, [pc, #88]	; (8008acc <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d009      	beq.n	8008a8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	4a15      	ldr	r2, [pc, #84]	; (8008ad0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008a7c:	4293      	cmp	r3, r2
 8008a7e:	d004      	beq.n	8008a8a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	4a13      	ldr	r2, [pc, #76]	; (8008ad4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d10c      	bne.n	8008aa4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a8a:	68bb      	ldr	r3, [r7, #8]
 8008a8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008a90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	4313      	orrs	r3, r2
 8008a9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	68ba      	ldr	r2, [r7, #8]
 8008aa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	2201      	movs	r2, #1
 8008aa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008aac:	687b      	ldr	r3, [r7, #4]
 8008aae:	2200      	movs	r2, #0
 8008ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008ab4:	2300      	movs	r3, #0
}
 8008ab6:	4618      	mov	r0, r3
 8008ab8:	3714      	adds	r7, #20
 8008aba:	46bd      	mov	sp, r7
 8008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac0:	4770      	bx	lr
 8008ac2:	bf00      	nop
 8008ac4:	40010000 	.word	0x40010000
 8008ac8:	40000400 	.word	0x40000400
 8008acc:	40000800 	.word	0x40000800
 8008ad0:	40000c00 	.word	0x40000c00
 8008ad4:	40014000 	.word	0x40014000

08008ad8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b085      	sub	sp, #20
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
 8008ae0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008aec:	2b01      	cmp	r3, #1
 8008aee:	d101      	bne.n	8008af4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008af0:	2302      	movs	r3, #2
 8008af2:	e03d      	b.n	8008b70 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008b02:	683b      	ldr	r3, [r7, #0]
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	4313      	orrs	r3, r2
 8008b08:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	4313      	orrs	r3, r2
 8008b16:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008b18:	68fb      	ldr	r3, [r7, #12]
 8008b1a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	685b      	ldr	r3, [r3, #4]
 8008b22:	4313      	orrs	r3, r2
 8008b24:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008b26:	68fb      	ldr	r3, [r7, #12]
 8008b28:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008b2c:	683b      	ldr	r3, [r7, #0]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	4313      	orrs	r3, r2
 8008b32:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008b34:	68fb      	ldr	r3, [r7, #12]
 8008b36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008b3a:	683b      	ldr	r3, [r7, #0]
 8008b3c:	691b      	ldr	r3, [r3, #16]
 8008b3e:	4313      	orrs	r3, r2
 8008b40:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	695b      	ldr	r3, [r3, #20]
 8008b4c:	4313      	orrs	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008b56:	683b      	ldr	r3, [r7, #0]
 8008b58:	69db      	ldr	r3, [r3, #28]
 8008b5a:	4313      	orrs	r3, r2
 8008b5c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	68fa      	ldr	r2, [r7, #12]
 8008b64:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008b6e:	2300      	movs	r3, #0
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3714      	adds	r7, #20
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b083      	sub	sp, #12
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Hall commutation changed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8008b90:	b480      	push	{r7}
 8008b92:	b083      	sub	sp, #12
 8008b94:	af00      	add	r7, sp, #0
 8008b96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 8008b98:	bf00      	nop
 8008b9a:	370c      	adds	r7, #12
 8008b9c:	46bd      	mov	sp, r7
 8008b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba2:	4770      	bx	lr

08008ba4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008bac:	bf00      	nop
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b082      	sub	sp, #8
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d101      	bne.n	8008bca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e04a      	b.n	8008c60 <HAL_UART_Init+0xa8>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bd0:	b2db      	uxtb	r3, r3
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d111      	bne.n	8008bfa <HAL_UART_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2200      	movs	r2, #0
 8008bda:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f000 fd2c 	bl	800963c <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d102      	bne.n	8008bf2 <HAL_UART_Init+0x3a>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	4a1e      	ldr	r2, [pc, #120]	; (8008c68 <HAL_UART_Init+0xb0>)
 8008bf0:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	2224      	movs	r2, #36	; 0x24
 8008bfe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	68da      	ldr	r2, [r3, #12]
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008c10:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008c12:	6878      	ldr	r0, [r7, #4]
 8008c14:	f000 fff6 	bl	8009c04 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	691a      	ldr	r2, [r3, #16]
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008c26:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	695a      	ldr	r2, [r3, #20]
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008c36:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	68da      	ldr	r2, [r3, #12]
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008c46:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	2220      	movs	r2, #32
 8008c52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2220      	movs	r2, #32
 8008c5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008c5e:	2300      	movs	r3, #0
}
 8008c60:	4618      	mov	r0, r3
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}
 8008c68:	080043b5 	.word	0x080043b5

08008c6c <HAL_UART_RegisterCallback>:
  * @param  pCallback pointer to the Callback function
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_RegisterCallback(UART_HandleTypeDef *huart, HAL_UART_CallbackIDTypeDef CallbackID,
                                            pUART_CallbackTypeDef pCallback)
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b087      	sub	sp, #28
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	60f8      	str	r0, [r7, #12]
 8008c74:	460b      	mov	r3, r1
 8008c76:	607a      	str	r2, [r7, #4]
 8008c78:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d107      	bne.n	8008c94 <HAL_UART_RegisterCallback+0x28>
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c88:	f043 0220 	orr.w	r2, r3, #32
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	641a      	str	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8008c90:	2301      	movs	r3, #1
 8008c92:	e08c      	b.n	8008dae <HAL_UART_RegisterCallback+0x142>
  }
  /* Process locked */
  __HAL_LOCK(huart);
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d101      	bne.n	8008ca2 <HAL_UART_RegisterCallback+0x36>
 8008c9e:	2302      	movs	r3, #2
 8008ca0:	e085      	b.n	8008dae <HAL_UART_RegisterCallback+0x142>
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	2201      	movs	r2, #1
 8008ca6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->gState == HAL_UART_STATE_READY)
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008cb0:	b2db      	uxtb	r3, r3
 8008cb2:	2b20      	cmp	r3, #32
 8008cb4:	d151      	bne.n	8008d5a <HAL_UART_RegisterCallback+0xee>
  {
    switch (CallbackID)
 8008cb6:	7afb      	ldrb	r3, [r7, #11]
 8008cb8:	2b0c      	cmp	r3, #12
 8008cba:	d845      	bhi.n	8008d48 <HAL_UART_RegisterCallback+0xdc>
 8008cbc:	a201      	add	r2, pc, #4	; (adr r2, 8008cc4 <HAL_UART_RegisterCallback+0x58>)
 8008cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cc2:	bf00      	nop
 8008cc4:	08008cf9 	.word	0x08008cf9
 8008cc8:	08008d01 	.word	0x08008d01
 8008ccc:	08008d09 	.word	0x08008d09
 8008cd0:	08008d11 	.word	0x08008d11
 8008cd4:	08008d19 	.word	0x08008d19
 8008cd8:	08008d21 	.word	0x08008d21
 8008cdc:	08008d29 	.word	0x08008d29
 8008ce0:	08008d31 	.word	0x08008d31
 8008ce4:	08008d49 	.word	0x08008d49
 8008ce8:	08008d49 	.word	0x08008d49
 8008cec:	08008d49 	.word	0x08008d49
 8008cf0:	08008d39 	.word	0x08008d39
 8008cf4:	08008d41 	.word	0x08008d41
    {
      case HAL_UART_TX_HALFCOMPLETE_CB_ID :
        huart->TxHalfCpltCallback = pCallback;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	687a      	ldr	r2, [r7, #4]
 8008cfc:	645a      	str	r2, [r3, #68]	; 0x44
        break;
 8008cfe:	e051      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_TX_COMPLETE_CB_ID :
        huart->TxCpltCallback = pCallback;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	687a      	ldr	r2, [r7, #4]
 8008d04:	649a      	str	r2, [r3, #72]	; 0x48
        break;
 8008d06:	e04d      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_HALFCOMPLETE_CB_ID :
        huart->RxHalfCpltCallback = pCallback;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	687a      	ldr	r2, [r7, #4]
 8008d0c:	64da      	str	r2, [r3, #76]	; 0x4c
        break;
 8008d0e:	e049      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_RX_COMPLETE_CB_ID :
        huart->RxCpltCallback = pCallback;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	687a      	ldr	r2, [r7, #4]
 8008d14:	651a      	str	r2, [r3, #80]	; 0x50
        break;
 8008d16:	e045      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ERROR_CB_ID :
        huart->ErrorCallback = pCallback;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	687a      	ldr	r2, [r7, #4]
 8008d1c:	655a      	str	r2, [r3, #84]	; 0x54
        break;
 8008d1e:	e041      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_COMPLETE_CB_ID :
        huart->AbortCpltCallback = pCallback;
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	687a      	ldr	r2, [r7, #4]
 8008d24:	659a      	str	r2, [r3, #88]	; 0x58
        break;
 8008d26:	e03d      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_TRANSMIT_COMPLETE_CB_ID :
        huart->AbortTransmitCpltCallback = pCallback;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	687a      	ldr	r2, [r7, #4]
 8008d2c:	65da      	str	r2, [r3, #92]	; 0x5c
        break;
 8008d2e:	e039      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_ABORT_RECEIVE_COMPLETE_CB_ID :
        huart->AbortReceiveCpltCallback = pCallback;
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	687a      	ldr	r2, [r7, #4]
 8008d34:	661a      	str	r2, [r3, #96]	; 0x60
        break;
 8008d36:	e035      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	687a      	ldr	r2, [r7, #4]
 8008d3c:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008d3e:	e031      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008d46:	e02d      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d4c:	f043 0220 	orr.w	r2, r3, #32
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8008d54:	2301      	movs	r3, #1
 8008d56:	75fb      	strb	r3, [r7, #23]
        break;
 8008d58:	e024      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else if (huart->gState == HAL_UART_STATE_RESET)
 8008d5a:	68fb      	ldr	r3, [r7, #12]
 8008d5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d60:	b2db      	uxtb	r3, r3
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d116      	bne.n	8008d94 <HAL_UART_RegisterCallback+0x128>
  {
    switch (CallbackID)
 8008d66:	7afb      	ldrb	r3, [r7, #11]
 8008d68:	2b0b      	cmp	r3, #11
 8008d6a:	d002      	beq.n	8008d72 <HAL_UART_RegisterCallback+0x106>
 8008d6c:	2b0c      	cmp	r3, #12
 8008d6e:	d004      	beq.n	8008d7a <HAL_UART_RegisterCallback+0x10e>
 8008d70:	e007      	b.n	8008d82 <HAL_UART_RegisterCallback+0x116>
    {
      case HAL_UART_MSPINIT_CB_ID :
        huart->MspInitCallback = pCallback;
 8008d72:	68fb      	ldr	r3, [r7, #12]
 8008d74:	687a      	ldr	r2, [r7, #4]
 8008d76:	66da      	str	r2, [r3, #108]	; 0x6c
        break;
 8008d78:	e014      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      case HAL_UART_MSPDEINIT_CB_ID :
        huart->MspDeInitCallback = pCallback;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	687a      	ldr	r2, [r7, #4]
 8008d7e:	671a      	str	r2, [r3, #112]	; 0x70
        break;
 8008d80:	e010      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>

      default :
        /* Update the error code */
        huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d86:	f043 0220 	orr.w	r2, r3, #32
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Return error status */
        status =  HAL_ERROR;
 8008d8e:	2301      	movs	r3, #1
 8008d90:	75fb      	strb	r3, [r7, #23]
        break;
 8008d92:	e007      	b.n	8008da4 <HAL_UART_RegisterCallback+0x138>
    }
  }
  else
  {
    /* Update the error code */
    huart->ErrorCode |= HAL_UART_ERROR_INVALID_CALLBACK;
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d98:	f043 0220 	orr.w	r2, r3, #32
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Return error status */
    status =  HAL_ERROR;
 8008da0:	2301      	movs	r3, #1
 8008da2:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(huart);
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8008dac:	7dfb      	ldrb	r3, [r7, #23]
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	371c      	adds	r7, #28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop

08008dbc <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b084      	sub	sp, #16
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	60f8      	str	r0, [r7, #12]
 8008dc4:	60b9      	str	r1, [r7, #8]
 8008dc6:	4613      	mov	r3, r2
 8008dc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	2b20      	cmp	r3, #32
 8008dd4:	d11d      	bne.n	8008e12 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008dd6:	68bb      	ldr	r3, [r7, #8]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d002      	beq.n	8008de2 <HAL_UART_Receive_IT+0x26>
 8008ddc:	88fb      	ldrh	r3, [r7, #6]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	d101      	bne.n	8008de6 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8008de2:	2301      	movs	r3, #1
 8008de4:	e016      	b.n	8008e14 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008dec:	2b01      	cmp	r3, #1
 8008dee:	d101      	bne.n	8008df4 <HAL_UART_Receive_IT+0x38>
 8008df0:	2302      	movs	r3, #2
 8008df2:	e00f      	b.n	8008e14 <HAL_UART_Receive_IT+0x58>
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	2201      	movs	r2, #1
 8008df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008e02:	88fb      	ldrh	r3, [r7, #6]
 8008e04:	461a      	mov	r2, r3
 8008e06:	68b9      	ldr	r1, [r7, #8]
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f000 fcf7 	bl	80097fc <UART_Start_Receive_IT>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	e000      	b.n	8008e14 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008e12:	2302      	movs	r3, #2
  }
}
 8008e14:	4618      	mov	r0, r3
 8008e16:	3710      	adds	r7, #16
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bd80      	pop	{r7, pc}

08008e1c <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b08c      	sub	sp, #48	; 0x30
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	60f8      	str	r0, [r7, #12]
 8008e24:	60b9      	str	r1, [r7, #8]
 8008e26:	4613      	mov	r3, r2
 8008e28:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e30:	b2db      	uxtb	r3, r3
 8008e32:	2b20      	cmp	r3, #32
 8008e34:	d165      	bne.n	8008f02 <HAL_UART_Transmit_DMA+0xe6>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e36:	68bb      	ldr	r3, [r7, #8]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d002      	beq.n	8008e42 <HAL_UART_Transmit_DMA+0x26>
 8008e3c:	88fb      	ldrh	r3, [r7, #6]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d101      	bne.n	8008e46 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e42:	2301      	movs	r3, #1
 8008e44:	e05e      	b.n	8008f04 <HAL_UART_Transmit_DMA+0xe8>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e4c:	2b01      	cmp	r3, #1
 8008e4e:	d101      	bne.n	8008e54 <HAL_UART_Transmit_DMA+0x38>
 8008e50:	2302      	movs	r3, #2
 8008e52:	e057      	b.n	8008f04 <HAL_UART_Transmit_DMA+0xe8>
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2201      	movs	r2, #1
 8008e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008e5c:	68ba      	ldr	r2, [r7, #8]
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	88fa      	ldrh	r2, [r7, #6]
 8008e66:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	88fa      	ldrh	r2, [r7, #6]
 8008e6c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2221      	movs	r2, #33	; 0x21
 8008e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e80:	4a22      	ldr	r2, [pc, #136]	; (8008f0c <HAL_UART_Transmit_DMA+0xf0>)
 8008e82:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e88:	4a21      	ldr	r2, [pc, #132]	; (8008f10 <HAL_UART_Transmit_DMA+0xf4>)
 8008e8a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e90:	4a20      	ldr	r2, [pc, #128]	; (8008f14 <HAL_UART_Transmit_DMA+0xf8>)
 8008e92:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e98:	2200      	movs	r2, #0
 8008e9a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8008e9c:	f107 0308 	add.w	r3, r7, #8
 8008ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ea8:	6819      	ldr	r1, [r3, #0]
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	3304      	adds	r3, #4
 8008eb0:	461a      	mov	r2, r3
 8008eb2:	88fb      	ldrh	r3, [r7, #6]
 8008eb4:	f7fc f802 	bl	8004ebc <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ec0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008eca:	68fb      	ldr	r3, [r7, #12]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	3314      	adds	r3, #20
 8008ed0:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ed2:	69bb      	ldr	r3, [r7, #24]
 8008ed4:	e853 3f00 	ldrex	r3, [r3]
 8008ed8:	617b      	str	r3, [r7, #20]
   return(result);
 8008eda:	697b      	ldr	r3, [r7, #20]
 8008edc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008ee0:	62bb      	str	r3, [r7, #40]	; 0x28
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	3314      	adds	r3, #20
 8008ee8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008eea:	627a      	str	r2, [r7, #36]	; 0x24
 8008eec:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eee:	6a39      	ldr	r1, [r7, #32]
 8008ef0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ef2:	e841 2300 	strex	r3, r2, [r1]
 8008ef6:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ef8:	69fb      	ldr	r3, [r7, #28]
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d1e5      	bne.n	8008eca <HAL_UART_Transmit_DMA+0xae>

    return HAL_OK;
 8008efe:	2300      	movs	r3, #0
 8008f00:	e000      	b.n	8008f04 <HAL_UART_Transmit_DMA+0xe8>
  }
  else
  {
    return HAL_BUSY;
 8008f02:	2302      	movs	r3, #2
  }
}
 8008f04:	4618      	mov	r0, r3
 8008f06:	3730      	adds	r7, #48	; 0x30
 8008f08:	46bd      	mov	sp, r7
 8008f0a:	bd80      	pop	{r7, pc}
 8008f0c:	080096ad 	.word	0x080096ad
 8008f10:	08009749 	.word	0x08009749
 8008f14:	08009767 	.word	0x08009767

08008f18 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b09a      	sub	sp, #104	; 0x68
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	330c      	adds	r3, #12
 8008f26:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f28:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008f2a:	e853 3f00 	ldrex	r3, [r3]
 8008f2e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8008f30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008f32:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008f36:	667b      	str	r3, [r7, #100]	; 0x64
 8008f38:	687b      	ldr	r3, [r7, #4]
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	330c      	adds	r3, #12
 8008f3e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8008f40:	657a      	str	r2, [r7, #84]	; 0x54
 8008f42:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f44:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008f46:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008f48:	e841 2300 	strex	r3, r2, [r1]
 8008f4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008f4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d1e5      	bne.n	8008f20 <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	681b      	ldr	r3, [r3, #0]
 8008f58:	3314      	adds	r3, #20
 8008f5a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f5c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008f5e:	e853 3f00 	ldrex	r3, [r3]
 8008f62:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008f64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008f66:	f023 0301 	bic.w	r3, r3, #1
 8008f6a:	663b      	str	r3, [r7, #96]	; 0x60
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	3314      	adds	r3, #20
 8008f72:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008f74:	643a      	str	r2, [r7, #64]	; 0x40
 8008f76:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f78:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008f7a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008f7c:	e841 2300 	strex	r3, r2, [r1]
 8008f80:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d1e5      	bne.n	8008f54 <HAL_UART_AbortReceive+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008f88:	687b      	ldr	r3, [r7, #4]
 8008f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f8c:	2b01      	cmp	r3, #1
 8008f8e:	d119      	bne.n	8008fc4 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	330c      	adds	r3, #12
 8008f96:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	e853 3f00 	ldrex	r3, [r3]
 8008f9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008fa0:	69fb      	ldr	r3, [r7, #28]
 8008fa2:	f023 0310 	bic.w	r3, r3, #16
 8008fa6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	681b      	ldr	r3, [r3, #0]
 8008fac:	330c      	adds	r3, #12
 8008fae:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008fb0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008fb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fb4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008fb6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fb8:	e841 2300 	strex	r3, r2, [r1]
 8008fbc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008fbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d1e5      	bne.n	8008f90 <HAL_UART_AbortReceive+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	695b      	ldr	r3, [r3, #20]
 8008fca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008fce:	2b40      	cmp	r3, #64	; 0x40
 8008fd0:	d136      	bne.n	8009040 <HAL_UART_AbortReceive+0x128>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3314      	adds	r3, #20
 8008fd8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	e853 3f00 	ldrex	r3, [r3]
 8008fe0:	60bb      	str	r3, [r7, #8]
   return(result);
 8008fe2:	68bb      	ldr	r3, [r7, #8]
 8008fe4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fe8:	65bb      	str	r3, [r7, #88]	; 0x58
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	3314      	adds	r3, #20
 8008ff0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008ff2:	61ba      	str	r2, [r7, #24]
 8008ff4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff6:	6979      	ldr	r1, [r7, #20]
 8008ff8:	69ba      	ldr	r2, [r7, #24]
 8008ffa:	e841 2300 	strex	r3, r2, [r1]
 8008ffe:	613b      	str	r3, [r7, #16]
   return(result);
 8009000:	693b      	ldr	r3, [r7, #16]
 8009002:	2b00      	cmp	r3, #0
 8009004:	d1e5      	bne.n	8008fd2 <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800900a:	2b00      	cmp	r3, #0
 800900c:	d018      	beq.n	8009040 <HAL_UART_AbortReceive+0x128>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009012:	2200      	movs	r2, #0
 8009014:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800901a:	4618      	mov	r0, r3
 800901c:	f7fb ffa6 	bl	8004f6c <HAL_DMA_Abort>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d00c      	beq.n	8009040 <HAL_UART_AbortReceive+0x128>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800902a:	4618      	mov	r0, r3
 800902c:	f7fc f9ba 	bl	80053a4 <HAL_DMA_GetError>
 8009030:	4603      	mov	r3, r0
 8009032:	2b20      	cmp	r3, #32
 8009034:	d104      	bne.n	8009040 <HAL_UART_AbortReceive+0x128>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	2210      	movs	r2, #16
 800903a:	641a      	str	r2, [r3, #64]	; 0x40

          return HAL_TIMEOUT;
 800903c:	2303      	movs	r3, #3
 800903e:	e00a      	b.n	8009056 <HAL_UART_AbortReceive+0x13e>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0x00U;
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	2200      	movs	r2, #0
 8009044:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	2220      	movs	r2, #32
 800904a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2200      	movs	r2, #0
 8009052:	631a      	str	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8009054:	2300      	movs	r3, #0
}
 8009056:	4618      	mov	r0, r3
 8009058:	3768      	adds	r7, #104	; 0x68
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
	...

08009060 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009060:	b580      	push	{r7, lr}
 8009062:	b0ba      	sub	sp, #232	; 0xe8
 8009064:	af00      	add	r7, sp, #0
 8009066:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009072:	687b      	ldr	r3, [r7, #4]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	68db      	ldr	r3, [r3, #12]
 8009078:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	695b      	ldr	r3, [r3, #20]
 8009082:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8009086:	2300      	movs	r3, #0
 8009088:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800908c:	2300      	movs	r3, #0
 800908e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009092:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009096:	f003 030f 	and.w	r3, r3, #15
 800909a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800909e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d10f      	bne.n	80090c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80090a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090aa:	f003 0320 	and.w	r3, r3, #32
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d009      	beq.n	80090c6 <HAL_UART_IRQHandler+0x66>
 80090b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090b6:	f003 0320 	and.w	r3, r3, #32
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d003      	beq.n	80090c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80090be:	6878      	ldr	r0, [r7, #4]
 80090c0:	f000 fce3 	bl	8009a8a <UART_Receive_IT>
      return;
 80090c4:	e25b      	b.n	800957e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80090c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	f000 80e1 	beq.w	8009292 <HAL_UART_IRQHandler+0x232>
 80090d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80090d4:	f003 0301 	and.w	r3, r3, #1
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d106      	bne.n	80090ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80090dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	f000 80d4 	beq.w	8009292 <HAL_UART_IRQHandler+0x232>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80090ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80090ee:	f003 0301 	and.w	r3, r3, #1
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d00b      	beq.n	800910e <HAL_UART_IRQHandler+0xae>
 80090f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80090fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d005      	beq.n	800910e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009106:	f043 0201 	orr.w	r2, r3, #1
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800910e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009112:	f003 0304 	and.w	r3, r3, #4
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00b      	beq.n	8009132 <HAL_UART_IRQHandler+0xd2>
 800911a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800911e:	f003 0301 	and.w	r3, r3, #1
 8009122:	2b00      	cmp	r3, #0
 8009124:	d005      	beq.n	8009132 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800912a:	f043 0202 	orr.w	r2, r3, #2
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009136:	f003 0302 	and.w	r3, r3, #2
 800913a:	2b00      	cmp	r3, #0
 800913c:	d00b      	beq.n	8009156 <HAL_UART_IRQHandler+0xf6>
 800913e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009142:	f003 0301 	and.w	r3, r3, #1
 8009146:	2b00      	cmp	r3, #0
 8009148:	d005      	beq.n	8009156 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800914e:	f043 0204 	orr.w	r2, r3, #4
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800915a:	f003 0308 	and.w	r3, r3, #8
 800915e:	2b00      	cmp	r3, #0
 8009160:	d011      	beq.n	8009186 <HAL_UART_IRQHandler+0x126>
 8009162:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009166:	f003 0320 	and.w	r3, r3, #32
 800916a:	2b00      	cmp	r3, #0
 800916c:	d105      	bne.n	800917a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800916e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8009172:	f003 0301 	and.w	r3, r3, #1
 8009176:	2b00      	cmp	r3, #0
 8009178:	d005      	beq.n	8009186 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800917e:	f043 0208 	orr.w	r2, r3, #8
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800918a:	2b00      	cmp	r3, #0
 800918c:	f000 81f2 	beq.w	8009574 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009194:	f003 0320 	and.w	r3, r3, #32
 8009198:	2b00      	cmp	r3, #0
 800919a:	d008      	beq.n	80091ae <HAL_UART_IRQHandler+0x14e>
 800919c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80091a0:	f003 0320 	and.w	r3, r3, #32
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d002      	beq.n	80091ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80091a8:	6878      	ldr	r0, [r7, #4]
 80091aa:	f000 fc6e 	bl	8009a8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	695b      	ldr	r3, [r3, #20]
 80091b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091b8:	2b40      	cmp	r3, #64	; 0x40
 80091ba:	bf0c      	ite	eq
 80091bc:	2301      	moveq	r3, #1
 80091be:	2300      	movne	r3, #0
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ca:	f003 0308 	and.w	r3, r3, #8
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d103      	bne.n	80091da <HAL_UART_IRQHandler+0x17a>
 80091d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d051      	beq.n	800927e <HAL_UART_IRQHandler+0x21e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80091da:	6878      	ldr	r0, [r7, #4]
 80091dc:	f000 fb74 	bl	80098c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	695b      	ldr	r3, [r3, #20]
 80091e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091ea:	2b40      	cmp	r3, #64	; 0x40
 80091ec:	d142      	bne.n	8009274 <HAL_UART_IRQHandler+0x214>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	3314      	adds	r3, #20
 80091f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80091fc:	e853 3f00 	ldrex	r3, [r3]
 8009200:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8009204:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800920c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	3314      	adds	r3, #20
 8009216:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800921a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800921e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009222:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8009226:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800922a:	e841 2300 	strex	r3, r2, [r1]
 800922e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8009232:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8009236:	2b00      	cmp	r3, #0
 8009238:	d1d9      	bne.n	80091ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800923e:	2b00      	cmp	r3, #0
 8009240:	d013      	beq.n	800926a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009246:	4a7f      	ldr	r2, [pc, #508]	; (8009444 <HAL_UART_IRQHandler+0x3e4>)
 8009248:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800924e:	4618      	mov	r0, r3
 8009250:	f7fb fefc 	bl	800504c <HAL_DMA_Abort_IT>
 8009254:	4603      	mov	r3, r0
 8009256:	2b00      	cmp	r3, #0
 8009258:	d019      	beq.n	800928e <HAL_UART_IRQHandler+0x22e>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800925e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009260:	687a      	ldr	r2, [r7, #4]
 8009262:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009264:	4610      	mov	r0, r2
 8009266:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009268:	e011      	b.n	800928e <HAL_UART_IRQHandler+0x22e>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009272:	e00c      	b.n	800928e <HAL_UART_IRQHandler+0x22e>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009278:	6878      	ldr	r0, [r7, #4]
 800927a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800927c:	e007      	b.n	800928e <HAL_UART_IRQHandler+0x22e>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009282:	6878      	ldr	r0, [r7, #4]
 8009284:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800928c:	e172      	b.n	8009574 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800928e:	bf00      	nop
    return;
 8009290:	e170      	b.n	8009574 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009296:	2b01      	cmp	r3, #1
 8009298:	f040 814c 	bne.w	8009534 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800929c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80092a0:	f003 0310 	and.w	r3, r3, #16
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	f000 8145 	beq.w	8009534 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80092aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80092ae:	f003 0310 	and.w	r3, r3, #16
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	f000 813e 	beq.w	8009534 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092b8:	2300      	movs	r3, #0
 80092ba:	60bb      	str	r3, [r7, #8]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	60bb      	str	r3, [r7, #8]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	685b      	ldr	r3, [r3, #4]
 80092ca:	60bb      	str	r3, [r7, #8]
 80092cc:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092d8:	2b40      	cmp	r3, #64	; 0x40
 80092da:	f040 80b5 	bne.w	8009448 <HAL_UART_IRQHandler+0x3e8>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80092ea:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80092ee:	2b00      	cmp	r3, #0
 80092f0:	f000 8142 	beq.w	8009578 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092f8:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80092fc:	429a      	cmp	r2, r3
 80092fe:	f080 813b 	bcs.w	8009578 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8009308:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800930e:	69db      	ldr	r3, [r3, #28]
 8009310:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009314:	f000 8088 	beq.w	8009428 <HAL_UART_IRQHandler+0x3c8>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	330c      	adds	r3, #12
 800931e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009322:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009326:	e853 3f00 	ldrex	r3, [r3]
 800932a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800932e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8009332:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009336:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	330c      	adds	r3, #12
 8009340:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8009344:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009348:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800934c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8009350:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8009354:	e841 2300 	strex	r3, r2, [r1]
 8009358:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800935c:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8009360:	2b00      	cmp	r3, #0
 8009362:	d1d9      	bne.n	8009318 <HAL_UART_IRQHandler+0x2b8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	3314      	adds	r3, #20
 800936a:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800936e:	e853 3f00 	ldrex	r3, [r3]
 8009372:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8009374:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8009376:	f023 0301 	bic.w	r3, r3, #1
 800937a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	3314      	adds	r3, #20
 8009384:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8009388:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800938c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009390:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009394:	e841 2300 	strex	r3, r2, [r1]
 8009398:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800939a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800939c:	2b00      	cmp	r3, #0
 800939e:	d1e1      	bne.n	8009364 <HAL_UART_IRQHandler+0x304>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	3314      	adds	r3, #20
 80093a6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80093aa:	e853 3f00 	ldrex	r3, [r3]
 80093ae:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80093b0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80093b2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80093b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	3314      	adds	r3, #20
 80093c0:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80093c4:	66fa      	str	r2, [r7, #108]	; 0x6c
 80093c6:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c8:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80093ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80093cc:	e841 2300 	strex	r3, r2, [r1]
 80093d0:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80093d2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d1e3      	bne.n	80093a0 <HAL_UART_IRQHandler+0x340>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	2220      	movs	r2, #32
 80093dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	2200      	movs	r2, #0
 80093e4:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	330c      	adds	r3, #12
 80093ec:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80093f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80093f8:	f023 0310 	bic.w	r3, r3, #16
 80093fc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	330c      	adds	r3, #12
 8009406:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800940a:	65ba      	str	r2, [r7, #88]	; 0x58
 800940c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009410:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009412:	e841 2300 	strex	r3, r2, [r1]
 8009416:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009418:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800941a:	2b00      	cmp	r3, #0
 800941c:	d1e3      	bne.n	80093e6 <HAL_UART_IRQHandler+0x386>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009422:	4618      	mov	r0, r3
 8009424:	f7fb fda2 	bl	8004f6c <HAL_DMA_Abort>
        }
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800942c:	687a      	ldr	r2, [r7, #4]
 800942e:	8d91      	ldrh	r1, [r2, #44]	; 0x2c
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	8dd2      	ldrh	r2, [r2, #46]	; 0x2e
 8009434:	b292      	uxth	r2, r2
 8009436:	1a8a      	subs	r2, r1, r2
 8009438:	b292      	uxth	r2, r2
 800943a:	4611      	mov	r1, r2
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009440:	e09a      	b.n	8009578 <HAL_UART_IRQHandler+0x518>
 8009442:	bf00      	nop
 8009444:	0800998f 	.word	0x0800998f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009450:	b29b      	uxth	r3, r3
 8009452:	1ad3      	subs	r3, r2, r3
 8009454:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800945c:	b29b      	uxth	r3, r3
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 808c 	beq.w	800957c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8009464:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8009468:	2b00      	cmp	r3, #0
 800946a:	f000 8087 	beq.w	800957c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	330c      	adds	r3, #12
 8009474:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009476:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009478:	e853 3f00 	ldrex	r3, [r3]
 800947c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800947e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009480:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009484:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	330c      	adds	r3, #12
 800948e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8009492:	647a      	str	r2, [r7, #68]	; 0x44
 8009494:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009496:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009498:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800949a:	e841 2300 	strex	r3, r2, [r1]
 800949e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80094a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d1e3      	bne.n	800946e <HAL_UART_IRQHandler+0x40e>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	681b      	ldr	r3, [r3, #0]
 80094aa:	3314      	adds	r3, #20
 80094ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094b0:	e853 3f00 	ldrex	r3, [r3]
 80094b4:	623b      	str	r3, [r7, #32]
   return(result);
 80094b6:	6a3b      	ldr	r3, [r7, #32]
 80094b8:	f023 0301 	bic.w	r3, r3, #1
 80094bc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	3314      	adds	r3, #20
 80094c6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80094ca:	633a      	str	r2, [r7, #48]	; 0x30
 80094cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80094d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80094d2:	e841 2300 	strex	r3, r2, [r1]
 80094d6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80094d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d1e3      	bne.n	80094a6 <HAL_UART_IRQHandler+0x446>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2220      	movs	r2, #32
 80094e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	330c      	adds	r3, #12
 80094f2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f4:	693b      	ldr	r3, [r7, #16]
 80094f6:	e853 3f00 	ldrex	r3, [r3]
 80094fa:	60fb      	str	r3, [r7, #12]
   return(result);
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	f023 0310 	bic.w	r3, r3, #16
 8009502:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	330c      	adds	r3, #12
 800950c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8009510:	61fa      	str	r2, [r7, #28]
 8009512:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009514:	69b9      	ldr	r1, [r7, #24]
 8009516:	69fa      	ldr	r2, [r7, #28]
 8009518:	e841 2300 	strex	r3, r2, [r1]
 800951c:	617b      	str	r3, [r7, #20]
   return(result);
 800951e:	697b      	ldr	r3, [r7, #20]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d1e3      	bne.n	80094ec <HAL_UART_IRQHandler+0x48c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009528:	f8b7 20ce 	ldrh.w	r2, [r7, #206]	; 0xce
 800952c:	4611      	mov	r1, r2
 800952e:	6878      	ldr	r0, [r7, #4]
 8009530:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009532:	e023      	b.n	800957c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009534:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009538:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800953c:	2b00      	cmp	r3, #0
 800953e:	d009      	beq.n	8009554 <HAL_UART_IRQHandler+0x4f4>
 8009540:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009544:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009548:	2b00      	cmp	r3, #0
 800954a:	d003      	beq.n	8009554 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f000 fa33 	bl	80099b8 <UART_Transmit_IT>
    return;
 8009552:	e014      	b.n	800957e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009554:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8009558:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800955c:	2b00      	cmp	r3, #0
 800955e:	d00e      	beq.n	800957e <HAL_UART_IRQHandler+0x51e>
 8009560:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009564:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009568:	2b00      	cmp	r3, #0
 800956a:	d008      	beq.n	800957e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800956c:	6878      	ldr	r0, [r7, #4]
 800956e:	f000 fa73 	bl	8009a58 <UART_EndTransmit_IT>
    return;
 8009572:	e004      	b.n	800957e <HAL_UART_IRQHandler+0x51e>
    return;
 8009574:	bf00      	nop
 8009576:	e002      	b.n	800957e <HAL_UART_IRQHandler+0x51e>
      return;
 8009578:	bf00      	nop
 800957a:	e000      	b.n	800957e <HAL_UART_IRQHandler+0x51e>
      return;
 800957c:	bf00      	nop
  }
}
 800957e:	37e8      	adds	r7, #232	; 0xe8
 8009580:	46bd      	mov	sp, r7
 8009582:	bd80      	pop	{r7, pc}

08009584 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800958c:	bf00      	nop
 800958e:	370c      	adds	r7, #12
 8009590:	46bd      	mov	sp, r7
 8009592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009596:	4770      	bx	lr

08009598 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009598:	b480      	push	{r7}
 800959a:	b083      	sub	sp, #12
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80095a0:	bf00      	nop
 80095a2:	370c      	adds	r7, #12
 80095a4:	46bd      	mov	sp, r7
 80095a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095aa:	4770      	bx	lr

080095ac <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80095ac:	b480      	push	{r7}
 80095ae:	b083      	sub	sp, #12
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80095b4:	bf00      	nop
 80095b6:	370c      	adds	r7, #12
 80095b8:	46bd      	mov	sp, r7
 80095ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095be:	4770      	bx	lr

080095c0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80095c0:	b480      	push	{r7}
 80095c2:	b083      	sub	sp, #12
 80095c4:	af00      	add	r7, sp, #0
 80095c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80095c8:	bf00      	nop
 80095ca:	370c      	adds	r7, #12
 80095cc:	46bd      	mov	sp, r7
 80095ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095d2:	4770      	bx	lr

080095d4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80095d4:	b480      	push	{r7}
 80095d6:	b083      	sub	sp, #12
 80095d8:	af00      	add	r7, sp, #0
 80095da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80095dc:	bf00      	nop
 80095de:	370c      	adds	r7, #12
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	4770      	bx	lr

080095e8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80095e8:	b480      	push	{r7}
 80095ea:	b083      	sub	sp, #12
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80095f0:	bf00      	nop
 80095f2:	370c      	adds	r7, #12
 80095f4:	46bd      	mov	sp, r7
 80095f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fa:	4770      	bx	lr

080095fc <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80095fc:	b480      	push	{r7}
 80095fe:	b083      	sub	sp, #12
 8009600:	af00      	add	r7, sp, #0
 8009602:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8009604:	bf00      	nop
 8009606:	370c      	adds	r7, #12
 8009608:	46bd      	mov	sp, r7
 800960a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960e:	4770      	bx	lr

08009610 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8009610:	b480      	push	{r7}
 8009612:	b083      	sub	sp, #12
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8009618:	bf00      	nop
 800961a:	370c      	adds	r7, #12
 800961c:	46bd      	mov	sp, r7
 800961e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009622:	4770      	bx	lr

08009624 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009624:	b480      	push	{r7}
 8009626:	b083      	sub	sp, #12
 8009628:	af00      	add	r7, sp, #0
 800962a:	6078      	str	r0, [r7, #4]
 800962c:	460b      	mov	r3, r1
 800962e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8009630:	bf00      	nop
 8009632:	370c      	adds	r7, #12
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 800963c:	b480      	push	{r7}
 800963e:	b083      	sub	sp, #12
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	4a10      	ldr	r2, [pc, #64]	; (8009688 <UART_InitCallbacksToDefault+0x4c>)
 8009648:	645a      	str	r2, [r3, #68]	; 0x44
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	4a0f      	ldr	r2, [pc, #60]	; (800968c <UART_InitCallbacksToDefault+0x50>)
 800964e:	649a      	str	r2, [r3, #72]	; 0x48
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4a0f      	ldr	r2, [pc, #60]	; (8009690 <UART_InitCallbacksToDefault+0x54>)
 8009654:	64da      	str	r2, [r3, #76]	; 0x4c
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	4a0e      	ldr	r2, [pc, #56]	; (8009694 <UART_InitCallbacksToDefault+0x58>)
 800965a:	651a      	str	r2, [r3, #80]	; 0x50
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	4a0e      	ldr	r2, [pc, #56]	; (8009698 <UART_InitCallbacksToDefault+0x5c>)
 8009660:	655a      	str	r2, [r3, #84]	; 0x54
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	4a0d      	ldr	r2, [pc, #52]	; (800969c <UART_InitCallbacksToDefault+0x60>)
 8009666:	659a      	str	r2, [r3, #88]	; 0x58
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	4a0d      	ldr	r2, [pc, #52]	; (80096a0 <UART_InitCallbacksToDefault+0x64>)
 800966c:	65da      	str	r2, [r3, #92]	; 0x5c
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	4a0c      	ldr	r2, [pc, #48]	; (80096a4 <UART_InitCallbacksToDefault+0x68>)
 8009672:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	4a0c      	ldr	r2, [pc, #48]	; (80096a8 <UART_InitCallbacksToDefault+0x6c>)
 8009678:	669a      	str	r2, [r3, #104]	; 0x68

}
 800967a:	bf00      	nop
 800967c:	370c      	adds	r7, #12
 800967e:	46bd      	mov	sp, r7
 8009680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009684:	4770      	bx	lr
 8009686:	bf00      	nop
 8009688:	08009599 	.word	0x08009599
 800968c:	08009585 	.word	0x08009585
 8009690:	080095c1 	.word	0x080095c1
 8009694:	080095ad 	.word	0x080095ad
 8009698:	080095d5 	.word	0x080095d5
 800969c:	080095e9 	.word	0x080095e9
 80096a0:	080095fd 	.word	0x080095fd
 80096a4:	08009611 	.word	0x08009611
 80096a8:	08009625 	.word	0x08009625

080096ac <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80096ac:	b580      	push	{r7, lr}
 80096ae:	b090      	sub	sp, #64	; 0x40
 80096b0:	af00      	add	r7, sp, #0
 80096b2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80096b4:	687b      	ldr	r3, [r7, #4]
 80096b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096b8:	63fb      	str	r3, [r7, #60]	; 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80096ba:	687b      	ldr	r3, [r7, #4]
 80096bc:	681b      	ldr	r3, [r3, #0]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d137      	bne.n	8009738 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80096c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096ca:	2200      	movs	r2, #0
 80096cc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80096ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	3314      	adds	r3, #20
 80096d4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d8:	e853 3f00 	ldrex	r3, [r3]
 80096dc:	623b      	str	r3, [r7, #32]
   return(result);
 80096de:	6a3b      	ldr	r3, [r7, #32]
 80096e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80096e4:	63bb      	str	r3, [r7, #56]	; 0x38
 80096e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	3314      	adds	r3, #20
 80096ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80096ee:	633a      	str	r2, [r7, #48]	; 0x30
 80096f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80096f4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80096f6:	e841 2300 	strex	r3, r2, [r1]
 80096fa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80096fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d1e5      	bne.n	80096ce <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009702:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	330c      	adds	r3, #12
 8009708:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800970a:	693b      	ldr	r3, [r7, #16]
 800970c:	e853 3f00 	ldrex	r3, [r3]
 8009710:	60fb      	str	r3, [r7, #12]
   return(result);
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009718:	637b      	str	r3, [r7, #52]	; 0x34
 800971a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	330c      	adds	r3, #12
 8009720:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009722:	61fa      	str	r2, [r7, #28]
 8009724:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009726:	69b9      	ldr	r1, [r7, #24]
 8009728:	69fa      	ldr	r2, [r7, #28]
 800972a:	e841 2300 	strex	r3, r2, [r1]
 800972e:	617b      	str	r3, [r7, #20]
   return(result);
 8009730:	697b      	ldr	r3, [r7, #20]
 8009732:	2b00      	cmp	r3, #0
 8009734:	d1e5      	bne.n	8009702 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009736:	e003      	b.n	8009740 <UART_DMATransmitCplt+0x94>
    huart->TxCpltCallback(huart);
 8009738:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800973a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800973c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800973e:	4798      	blx	r3
}
 8009740:	bf00      	nop
 8009742:	3740      	adds	r7, #64	; 0x40
 8009744:	46bd      	mov	sp, r7
 8009746:	bd80      	pop	{r7, pc}

08009748 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009754:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800975a:	68f8      	ldr	r0, [r7, #12]
 800975c:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800975e:	bf00      	nop
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b084      	sub	sp, #16
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800976e:	2300      	movs	r3, #0
 8009770:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009776:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009778:	68bb      	ldr	r3, [r7, #8]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	695b      	ldr	r3, [r3, #20]
 800977e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009782:	2b80      	cmp	r3, #128	; 0x80
 8009784:	bf0c      	ite	eq
 8009786:	2301      	moveq	r3, #1
 8009788:	2300      	movne	r3, #0
 800978a:	b2db      	uxtb	r3, r3
 800978c:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009794:	b2db      	uxtb	r3, r3
 8009796:	2b21      	cmp	r3, #33	; 0x21
 8009798:	d108      	bne.n	80097ac <UART_DMAError+0x46>
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d005      	beq.n	80097ac <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80097a0:	68bb      	ldr	r3, [r7, #8]
 80097a2:	2200      	movs	r2, #0
 80097a4:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80097a6:	68b8      	ldr	r0, [r7, #8]
 80097a8:	f000 f866 	bl	8009878 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80097ac:	68bb      	ldr	r3, [r7, #8]
 80097ae:	681b      	ldr	r3, [r3, #0]
 80097b0:	695b      	ldr	r3, [r3, #20]
 80097b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80097b6:	2b40      	cmp	r3, #64	; 0x40
 80097b8:	bf0c      	ite	eq
 80097ba:	2301      	moveq	r3, #1
 80097bc:	2300      	movne	r3, #0
 80097be:	b2db      	uxtb	r3, r3
 80097c0:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80097c2:	68bb      	ldr	r3, [r7, #8]
 80097c4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80097c8:	b2db      	uxtb	r3, r3
 80097ca:	2b22      	cmp	r3, #34	; 0x22
 80097cc:	d108      	bne.n	80097e0 <UART_DMAError+0x7a>
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d005      	beq.n	80097e0 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	2200      	movs	r2, #0
 80097d8:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80097da:	68b8      	ldr	r0, [r7, #8]
 80097dc:	f000 f874 	bl	80098c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80097e0:	68bb      	ldr	r3, [r7, #8]
 80097e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80097e4:	f043 0210 	orr.w	r2, r3, #16
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80097ec:	68bb      	ldr	r3, [r7, #8]
 80097ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80097f0:	68b8      	ldr	r0, [r7, #8]
 80097f2:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80097f4:	bf00      	nop
 80097f6:	3710      	adds	r7, #16
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80097fc:	b480      	push	{r7}
 80097fe:	b085      	sub	sp, #20
 8009800:	af00      	add	r7, sp, #0
 8009802:	60f8      	str	r0, [r7, #12]
 8009804:	60b9      	str	r1, [r7, #8]
 8009806:	4613      	mov	r3, r2
 8009808:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	68ba      	ldr	r2, [r7, #8]
 800980e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	88fa      	ldrh	r2, [r7, #6]
 8009814:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	88fa      	ldrh	r2, [r7, #6]
 800981a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	2200      	movs	r2, #0
 8009820:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	2222      	movs	r2, #34	; 0x22
 8009826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	2200      	movs	r2, #0
 800982e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8009832:	68fb      	ldr	r3, [r7, #12]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	2b00      	cmp	r3, #0
 8009838:	d007      	beq.n	800984a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	68da      	ldr	r2, [r3, #12]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009848:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	695a      	ldr	r2, [r3, #20]
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f042 0201 	orr.w	r2, r2, #1
 8009858:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	68da      	ldr	r2, [r3, #12]
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f042 0220 	orr.w	r2, r2, #32
 8009868:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800986a:	2300      	movs	r3, #0
}
 800986c:	4618      	mov	r0, r3
 800986e:	3714      	adds	r7, #20
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr

08009878 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009878:	b480      	push	{r7}
 800987a:	b089      	sub	sp, #36	; 0x24
 800987c:	af00      	add	r7, sp, #0
 800987e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	330c      	adds	r3, #12
 8009886:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	e853 3f00 	ldrex	r3, [r3]
 800988e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009896:	61fb      	str	r3, [r7, #28]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	330c      	adds	r3, #12
 800989e:	69fa      	ldr	r2, [r7, #28]
 80098a0:	61ba      	str	r2, [r7, #24]
 80098a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098a4:	6979      	ldr	r1, [r7, #20]
 80098a6:	69ba      	ldr	r2, [r7, #24]
 80098a8:	e841 2300 	strex	r3, r2, [r1]
 80098ac:	613b      	str	r3, [r7, #16]
   return(result);
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d1e5      	bne.n	8009880 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	2220      	movs	r2, #32
 80098b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80098bc:	bf00      	nop
 80098be:	3724      	adds	r7, #36	; 0x24
 80098c0:	46bd      	mov	sp, r7
 80098c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c6:	4770      	bx	lr

080098c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80098c8:	b480      	push	{r7}
 80098ca:	b095      	sub	sp, #84	; 0x54
 80098cc:	af00      	add	r7, sp, #0
 80098ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	330c      	adds	r3, #12
 80098d6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80098d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80098da:	e853 3f00 	ldrex	r3, [r3]
 80098de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80098e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098e2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80098e6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	681b      	ldr	r3, [r3, #0]
 80098ec:	330c      	adds	r3, #12
 80098ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80098f0:	643a      	str	r2, [r7, #64]	; 0x40
 80098f2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098f4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80098f6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80098f8:	e841 2300 	strex	r3, r2, [r1]
 80098fc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80098fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009900:	2b00      	cmp	r3, #0
 8009902:	d1e5      	bne.n	80098d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	3314      	adds	r3, #20
 800990a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800990c:	6a3b      	ldr	r3, [r7, #32]
 800990e:	e853 3f00 	ldrex	r3, [r3]
 8009912:	61fb      	str	r3, [r7, #28]
   return(result);
 8009914:	69fb      	ldr	r3, [r7, #28]
 8009916:	f023 0301 	bic.w	r3, r3, #1
 800991a:	64bb      	str	r3, [r7, #72]	; 0x48
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	3314      	adds	r3, #20
 8009922:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009924:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009926:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009928:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800992a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800992c:	e841 2300 	strex	r3, r2, [r1]
 8009930:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009934:	2b00      	cmp	r3, #0
 8009936:	d1e5      	bne.n	8009904 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800993c:	2b01      	cmp	r3, #1
 800993e:	d119      	bne.n	8009974 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	330c      	adds	r3, #12
 8009946:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	e853 3f00 	ldrex	r3, [r3]
 800994e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	f023 0310 	bic.w	r3, r3, #16
 8009956:	647b      	str	r3, [r7, #68]	; 0x44
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	330c      	adds	r3, #12
 800995e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009960:	61ba      	str	r2, [r7, #24]
 8009962:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009964:	6979      	ldr	r1, [r7, #20]
 8009966:	69ba      	ldr	r2, [r7, #24]
 8009968:	e841 2300 	strex	r3, r2, [r1]
 800996c:	613b      	str	r3, [r7, #16]
   return(result);
 800996e:	693b      	ldr	r3, [r7, #16]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d1e5      	bne.n	8009940 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2220      	movs	r2, #32
 8009978:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	2200      	movs	r2, #0
 8009980:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009982:	bf00      	nop
 8009984:	3754      	adds	r7, #84	; 0x54
 8009986:	46bd      	mov	sp, r7
 8009988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800998c:	4770      	bx	lr

0800998e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800998e:	b580      	push	{r7, lr}
 8009990:	b084      	sub	sp, #16
 8009992:	af00      	add	r7, sp, #0
 8009994:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800999a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	2200      	movs	r2, #0
 80099a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2200      	movs	r2, #0
 80099a6:	84da      	strh	r2, [r3, #38]	; 0x26

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80099ac:	68f8      	ldr	r0, [r7, #12]
 80099ae:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099b0:	bf00      	nop
 80099b2:	3710      	adds	r7, #16
 80099b4:	46bd      	mov	sp, r7
 80099b6:	bd80      	pop	{r7, pc}

080099b8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80099b8:	b480      	push	{r7}
 80099ba:	b085      	sub	sp, #20
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80099c6:	b2db      	uxtb	r3, r3
 80099c8:	2b21      	cmp	r3, #33	; 0x21
 80099ca:	d13e      	bne.n	8009a4a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	689b      	ldr	r3, [r3, #8]
 80099d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80099d4:	d114      	bne.n	8009a00 <UART_Transmit_IT+0x48>
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	691b      	ldr	r3, [r3, #16]
 80099da:	2b00      	cmp	r3, #0
 80099dc:	d110      	bne.n	8009a00 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	6a1b      	ldr	r3, [r3, #32]
 80099e2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	881b      	ldrh	r3, [r3, #0]
 80099e8:	461a      	mov	r2, r3
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80099f2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	6a1b      	ldr	r3, [r3, #32]
 80099f8:	1c9a      	adds	r2, r3, #2
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	621a      	str	r2, [r3, #32]
 80099fe:	e008      	b.n	8009a12 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	6a1b      	ldr	r3, [r3, #32]
 8009a04:	1c59      	adds	r1, r3, #1
 8009a06:	687a      	ldr	r2, [r7, #4]
 8009a08:	6211      	str	r1, [r2, #32]
 8009a0a:	781a      	ldrb	r2, [r3, #0]
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009a16:	b29b      	uxth	r3, r3
 8009a18:	3b01      	subs	r3, #1
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	4619      	mov	r1, r3
 8009a20:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d10f      	bne.n	8009a46 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	68da      	ldr	r2, [r3, #12]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009a34:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	68da      	ldr	r2, [r3, #12]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009a44:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009a46:	2300      	movs	r3, #0
 8009a48:	e000      	b.n	8009a4c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009a4a:	2302      	movs	r3, #2
  }
}
 8009a4c:	4618      	mov	r0, r3
 8009a4e:	3714      	adds	r7, #20
 8009a50:	46bd      	mov	sp, r7
 8009a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a56:	4770      	bx	lr

08009a58 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009a58:	b580      	push	{r7, lr}
 8009a5a:	b082      	sub	sp, #8
 8009a5c:	af00      	add	r7, sp, #0
 8009a5e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	68da      	ldr	r2, [r3, #12]
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009a6e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	2220      	movs	r2, #32
 8009a74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009a7c:	6878      	ldr	r0, [r7, #4]
 8009a7e:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009a80:	2300      	movs	r3, #0
}
 8009a82:	4618      	mov	r0, r3
 8009a84:	3708      	adds	r7, #8
 8009a86:	46bd      	mov	sp, r7
 8009a88:	bd80      	pop	{r7, pc}

08009a8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009a8a:	b580      	push	{r7, lr}
 8009a8c:	b08c      	sub	sp, #48	; 0x30
 8009a8e:	af00      	add	r7, sp, #0
 8009a90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b22      	cmp	r3, #34	; 0x22
 8009a9c:	f040 80ad 	bne.w	8009bfa <UART_Receive_IT+0x170>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	689b      	ldr	r3, [r3, #8]
 8009aa4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aa8:	d117      	bne.n	8009ada <UART_Receive_IT+0x50>
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	2b00      	cmp	r3, #0
 8009ab0:	d113      	bne.n	8009ada <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aba:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	681b      	ldr	r3, [r3, #0]
 8009ac0:	685b      	ldr	r3, [r3, #4]
 8009ac2:	b29b      	uxth	r3, r3
 8009ac4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009ac8:	b29a      	uxth	r2, r3
 8009aca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009acc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ad2:	1c9a      	adds	r2, r3, #2
 8009ad4:	687b      	ldr	r3, [r7, #4]
 8009ad6:	629a      	str	r2, [r3, #40]	; 0x28
 8009ad8:	e026      	b.n	8009b28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ade:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	689b      	ldr	r3, [r3, #8]
 8009ae8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009aec:	d007      	beq.n	8009afe <UART_Receive_IT+0x74>
 8009aee:	687b      	ldr	r3, [r7, #4]
 8009af0:	689b      	ldr	r3, [r3, #8]
 8009af2:	2b00      	cmp	r3, #0
 8009af4:	d10a      	bne.n	8009b0c <UART_Receive_IT+0x82>
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d106      	bne.n	8009b0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	685b      	ldr	r3, [r3, #4]
 8009b04:	b2da      	uxtb	r2, r3
 8009b06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b08:	701a      	strb	r2, [r3, #0]
 8009b0a:	e008      	b.n	8009b1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	685b      	ldr	r3, [r3, #4]
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b18:	b2da      	uxtb	r2, r3
 8009b1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009b1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b22:	1c5a      	adds	r2, r3, #1
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009b2c:	b29b      	uxth	r3, r3
 8009b2e:	3b01      	subs	r3, #1
 8009b30:	b29b      	uxth	r3, r3
 8009b32:	687a      	ldr	r2, [r7, #4]
 8009b34:	4619      	mov	r1, r3
 8009b36:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	d15c      	bne.n	8009bf6 <UART_Receive_IT+0x16c>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009b3c:	687b      	ldr	r3, [r7, #4]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	68da      	ldr	r2, [r3, #12]
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	681b      	ldr	r3, [r3, #0]
 8009b46:	f022 0220 	bic.w	r2, r2, #32
 8009b4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	68da      	ldr	r2, [r3, #12]
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009b5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	695a      	ldr	r2, [r3, #20]
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f022 0201 	bic.w	r2, r2, #1
 8009b6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	2220      	movs	r2, #32
 8009b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b78:	2b01      	cmp	r3, #1
 8009b7a:	d136      	bne.n	8009bea <UART_Receive_IT+0x160>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b7c:	687b      	ldr	r3, [r7, #4]
 8009b7e:	2200      	movs	r2, #0
 8009b80:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	330c      	adds	r3, #12
 8009b88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b8a:	697b      	ldr	r3, [r7, #20]
 8009b8c:	e853 3f00 	ldrex	r3, [r3]
 8009b90:	613b      	str	r3, [r7, #16]
   return(result);
 8009b92:	693b      	ldr	r3, [r7, #16]
 8009b94:	f023 0310 	bic.w	r3, r3, #16
 8009b98:	627b      	str	r3, [r7, #36]	; 0x24
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	330c      	adds	r3, #12
 8009ba0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ba2:	623a      	str	r2, [r7, #32]
 8009ba4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ba6:	69f9      	ldr	r1, [r7, #28]
 8009ba8:	6a3a      	ldr	r2, [r7, #32]
 8009baa:	e841 2300 	strex	r3, r2, [r1]
 8009bae:	61bb      	str	r3, [r7, #24]
   return(result);
 8009bb0:	69bb      	ldr	r3, [r7, #24]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d1e5      	bne.n	8009b82 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	681b      	ldr	r3, [r3, #0]
 8009bbc:	f003 0310 	and.w	r3, r3, #16
 8009bc0:	2b10      	cmp	r3, #16
 8009bc2:	d10a      	bne.n	8009bda <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009bc4:	2300      	movs	r3, #0
 8009bc6:	60fb      	str	r3, [r7, #12]
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	681b      	ldr	r3, [r3, #0]
 8009bce:	60fb      	str	r3, [r7, #12]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	681b      	ldr	r3, [r3, #0]
 8009bd4:	685b      	ldr	r3, [r3, #4]
 8009bd6:	60fb      	str	r3, [r7, #12]
 8009bd8:	68fb      	ldr	r3, [r7, #12]
        }

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	8d92      	ldrh	r2, [r2, #44]	; 0x2c
 8009be2:	4611      	mov	r1, r2
 8009be4:	6878      	ldr	r0, [r7, #4]
 8009be6:	4798      	blx	r3
 8009be8:	e003      	b.n	8009bf2 <UART_Receive_IT+0x168>
      else
      {
        /* Standard reception API called */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009bee:	6878      	ldr	r0, [r7, #4]
 8009bf0:	4798      	blx	r3
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	e002      	b.n	8009bfc <UART_Receive_IT+0x172>
    }
    return HAL_OK;
 8009bf6:	2300      	movs	r3, #0
 8009bf8:	e000      	b.n	8009bfc <UART_Receive_IT+0x172>
  }
  else
  {
    return HAL_BUSY;
 8009bfa:	2302      	movs	r3, #2
  }
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3730      	adds	r7, #48	; 0x30
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009c08:	b0c0      	sub	sp, #256	; 0x100
 8009c0a:	af00      	add	r7, sp, #0
 8009c0c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009c10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	691b      	ldr	r3, [r3, #16]
 8009c18:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c20:	68d9      	ldr	r1, [r3, #12]
 8009c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	ea40 0301 	orr.w	r3, r0, r1
 8009c2c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009c2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c32:	689a      	ldr	r2, [r3, #8]
 8009c34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c38:	691b      	ldr	r3, [r3, #16]
 8009c3a:	431a      	orrs	r2, r3
 8009c3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c40:	695b      	ldr	r3, [r3, #20]
 8009c42:	431a      	orrs	r2, r3
 8009c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c48:	69db      	ldr	r3, [r3, #28]
 8009c4a:	4313      	orrs	r3, r2
 8009c4c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	68db      	ldr	r3, [r3, #12]
 8009c58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009c5c:	f021 010c 	bic.w	r1, r1, #12
 8009c60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009c6a:	430b      	orrs	r3, r1
 8009c6c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	695b      	ldr	r3, [r3, #20]
 8009c76:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009c7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c7e:	6999      	ldr	r1, [r3, #24]
 8009c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	ea40 0301 	orr.w	r3, r0, r1
 8009c8a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009c8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c90:	681a      	ldr	r2, [r3, #0]
 8009c92:	4b8f      	ldr	r3, [pc, #572]	; (8009ed0 <UART_SetConfig+0x2cc>)
 8009c94:	429a      	cmp	r2, r3
 8009c96:	d005      	beq.n	8009ca4 <UART_SetConfig+0xa0>
 8009c98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009c9c:	681a      	ldr	r2, [r3, #0]
 8009c9e:	4b8d      	ldr	r3, [pc, #564]	; (8009ed4 <UART_SetConfig+0x2d0>)
 8009ca0:	429a      	cmp	r2, r3
 8009ca2:	d104      	bne.n	8009cae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8009ca4:	f7fc fed8 	bl	8006a58 <HAL_RCC_GetPCLK2Freq>
 8009ca8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009cac:	e003      	b.n	8009cb6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009cae:	f7fc febf 	bl	8006a30 <HAL_RCC_GetPCLK1Freq>
 8009cb2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009cb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009cba:	69db      	ldr	r3, [r3, #28]
 8009cbc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009cc0:	f040 810c 	bne.w	8009edc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009cc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009cc8:	2200      	movs	r2, #0
 8009cca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8009cce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8009cd2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8009cd6:	4622      	mov	r2, r4
 8009cd8:	462b      	mov	r3, r5
 8009cda:	1891      	adds	r1, r2, r2
 8009cdc:	65b9      	str	r1, [r7, #88]	; 0x58
 8009cde:	415b      	adcs	r3, r3
 8009ce0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009ce2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8009ce6:	4621      	mov	r1, r4
 8009ce8:	eb12 0801 	adds.w	r8, r2, r1
 8009cec:	4629      	mov	r1, r5
 8009cee:	eb43 0901 	adc.w	r9, r3, r1
 8009cf2:	f04f 0200 	mov.w	r2, #0
 8009cf6:	f04f 0300 	mov.w	r3, #0
 8009cfa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8009cfe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8009d02:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009d06:	4690      	mov	r8, r2
 8009d08:	4699      	mov	r9, r3
 8009d0a:	4623      	mov	r3, r4
 8009d0c:	eb18 0303 	adds.w	r3, r8, r3
 8009d10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8009d14:	462b      	mov	r3, r5
 8009d16:	eb49 0303 	adc.w	r3, r9, r3
 8009d1a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009d1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009d22:	685b      	ldr	r3, [r3, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009d2a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009d2e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8009d32:	460b      	mov	r3, r1
 8009d34:	18db      	adds	r3, r3, r3
 8009d36:	653b      	str	r3, [r7, #80]	; 0x50
 8009d38:	4613      	mov	r3, r2
 8009d3a:	eb42 0303 	adc.w	r3, r2, r3
 8009d3e:	657b      	str	r3, [r7, #84]	; 0x54
 8009d40:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8009d44:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009d48:	f7f6 ffa6 	bl	8000c98 <__aeabi_uldivmod>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	460b      	mov	r3, r1
 8009d50:	4b61      	ldr	r3, [pc, #388]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009d52:	fba3 2302 	umull	r2, r3, r3, r2
 8009d56:	095b      	lsrs	r3, r3, #5
 8009d58:	011c      	lsls	r4, r3, #4
 8009d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009d5e:	2200      	movs	r2, #0
 8009d60:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009d64:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009d68:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009d6c:	4642      	mov	r2, r8
 8009d6e:	464b      	mov	r3, r9
 8009d70:	1891      	adds	r1, r2, r2
 8009d72:	64b9      	str	r1, [r7, #72]	; 0x48
 8009d74:	415b      	adcs	r3, r3
 8009d76:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009d78:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009d7c:	4641      	mov	r1, r8
 8009d7e:	eb12 0a01 	adds.w	sl, r2, r1
 8009d82:	4649      	mov	r1, r9
 8009d84:	eb43 0b01 	adc.w	fp, r3, r1
 8009d88:	f04f 0200 	mov.w	r2, #0
 8009d8c:	f04f 0300 	mov.w	r3, #0
 8009d90:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8009d94:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009d98:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009d9c:	4692      	mov	sl, r2
 8009d9e:	469b      	mov	fp, r3
 8009da0:	4643      	mov	r3, r8
 8009da2:	eb1a 0303 	adds.w	r3, sl, r3
 8009da6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009daa:	464b      	mov	r3, r9
 8009dac:	eb4b 0303 	adc.w	r3, fp, r3
 8009db0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8009db4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009db8:	685b      	ldr	r3, [r3, #4]
 8009dba:	2200      	movs	r2, #0
 8009dbc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009dc0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8009dc4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8009dc8:	460b      	mov	r3, r1
 8009dca:	18db      	adds	r3, r3, r3
 8009dcc:	643b      	str	r3, [r7, #64]	; 0x40
 8009dce:	4613      	mov	r3, r2
 8009dd0:	eb42 0303 	adc.w	r3, r2, r3
 8009dd4:	647b      	str	r3, [r7, #68]	; 0x44
 8009dd6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8009dda:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8009dde:	f7f6 ff5b 	bl	8000c98 <__aeabi_uldivmod>
 8009de2:	4602      	mov	r2, r0
 8009de4:	460b      	mov	r3, r1
 8009de6:	4611      	mov	r1, r2
 8009de8:	4b3b      	ldr	r3, [pc, #236]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009dea:	fba3 2301 	umull	r2, r3, r3, r1
 8009dee:	095b      	lsrs	r3, r3, #5
 8009df0:	2264      	movs	r2, #100	; 0x64
 8009df2:	fb02 f303 	mul.w	r3, r2, r3
 8009df6:	1acb      	subs	r3, r1, r3
 8009df8:	00db      	lsls	r3, r3, #3
 8009dfa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8009dfe:	4b36      	ldr	r3, [pc, #216]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009e00:	fba3 2302 	umull	r2, r3, r3, r2
 8009e04:	095b      	lsrs	r3, r3, #5
 8009e06:	005b      	lsls	r3, r3, #1
 8009e08:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009e0c:	441c      	add	r4, r3
 8009e0e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009e12:	2200      	movs	r2, #0
 8009e14:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009e18:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009e1c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009e20:	4642      	mov	r2, r8
 8009e22:	464b      	mov	r3, r9
 8009e24:	1891      	adds	r1, r2, r2
 8009e26:	63b9      	str	r1, [r7, #56]	; 0x38
 8009e28:	415b      	adcs	r3, r3
 8009e2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009e2c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009e30:	4641      	mov	r1, r8
 8009e32:	1851      	adds	r1, r2, r1
 8009e34:	6339      	str	r1, [r7, #48]	; 0x30
 8009e36:	4649      	mov	r1, r9
 8009e38:	414b      	adcs	r3, r1
 8009e3a:	637b      	str	r3, [r7, #52]	; 0x34
 8009e3c:	f04f 0200 	mov.w	r2, #0
 8009e40:	f04f 0300 	mov.w	r3, #0
 8009e44:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009e48:	4659      	mov	r1, fp
 8009e4a:	00cb      	lsls	r3, r1, #3
 8009e4c:	4651      	mov	r1, sl
 8009e4e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009e52:	4651      	mov	r1, sl
 8009e54:	00ca      	lsls	r2, r1, #3
 8009e56:	4610      	mov	r0, r2
 8009e58:	4619      	mov	r1, r3
 8009e5a:	4603      	mov	r3, r0
 8009e5c:	4642      	mov	r2, r8
 8009e5e:	189b      	adds	r3, r3, r2
 8009e60:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8009e64:	464b      	mov	r3, r9
 8009e66:	460a      	mov	r2, r1
 8009e68:	eb42 0303 	adc.w	r3, r2, r3
 8009e6c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009e74:	685b      	ldr	r3, [r3, #4]
 8009e76:	2200      	movs	r2, #0
 8009e78:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009e7c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009e80:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8009e84:	460b      	mov	r3, r1
 8009e86:	18db      	adds	r3, r3, r3
 8009e88:	62bb      	str	r3, [r7, #40]	; 0x28
 8009e8a:	4613      	mov	r3, r2
 8009e8c:	eb42 0303 	adc.w	r3, r2, r3
 8009e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8009e96:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009e9a:	f7f6 fefd 	bl	8000c98 <__aeabi_uldivmod>
 8009e9e:	4602      	mov	r2, r0
 8009ea0:	460b      	mov	r3, r1
 8009ea2:	4b0d      	ldr	r3, [pc, #52]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009ea4:	fba3 1302 	umull	r1, r3, r3, r2
 8009ea8:	095b      	lsrs	r3, r3, #5
 8009eaa:	2164      	movs	r1, #100	; 0x64
 8009eac:	fb01 f303 	mul.w	r3, r1, r3
 8009eb0:	1ad3      	subs	r3, r2, r3
 8009eb2:	00db      	lsls	r3, r3, #3
 8009eb4:	3332      	adds	r3, #50	; 0x32
 8009eb6:	4a08      	ldr	r2, [pc, #32]	; (8009ed8 <UART_SetConfig+0x2d4>)
 8009eb8:	fba2 2303 	umull	r2, r3, r2, r3
 8009ebc:	095b      	lsrs	r3, r3, #5
 8009ebe:	f003 0207 	and.w	r2, r3, #7
 8009ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	4422      	add	r2, r4
 8009eca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009ecc:	e105      	b.n	800a0da <UART_SetConfig+0x4d6>
 8009ece:	bf00      	nop
 8009ed0:	40011000 	.word	0x40011000
 8009ed4:	40011400 	.word	0x40011400
 8009ed8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009edc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009ee0:	2200      	movs	r2, #0
 8009ee2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8009ee6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8009eea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8009eee:	4642      	mov	r2, r8
 8009ef0:	464b      	mov	r3, r9
 8009ef2:	1891      	adds	r1, r2, r2
 8009ef4:	6239      	str	r1, [r7, #32]
 8009ef6:	415b      	adcs	r3, r3
 8009ef8:	627b      	str	r3, [r7, #36]	; 0x24
 8009efa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8009efe:	4641      	mov	r1, r8
 8009f00:	1854      	adds	r4, r2, r1
 8009f02:	4649      	mov	r1, r9
 8009f04:	eb43 0501 	adc.w	r5, r3, r1
 8009f08:	f04f 0200 	mov.w	r2, #0
 8009f0c:	f04f 0300 	mov.w	r3, #0
 8009f10:	00eb      	lsls	r3, r5, #3
 8009f12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009f16:	00e2      	lsls	r2, r4, #3
 8009f18:	4614      	mov	r4, r2
 8009f1a:	461d      	mov	r5, r3
 8009f1c:	4643      	mov	r3, r8
 8009f1e:	18e3      	adds	r3, r4, r3
 8009f20:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8009f24:	464b      	mov	r3, r9
 8009f26:	eb45 0303 	adc.w	r3, r5, r3
 8009f2a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009f2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009f32:	685b      	ldr	r3, [r3, #4]
 8009f34:	2200      	movs	r2, #0
 8009f36:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009f3a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009f3e:	f04f 0200 	mov.w	r2, #0
 8009f42:	f04f 0300 	mov.w	r3, #0
 8009f46:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009f4a:	4629      	mov	r1, r5
 8009f4c:	008b      	lsls	r3, r1, #2
 8009f4e:	4621      	mov	r1, r4
 8009f50:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009f54:	4621      	mov	r1, r4
 8009f56:	008a      	lsls	r2, r1, #2
 8009f58:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009f5c:	f7f6 fe9c 	bl	8000c98 <__aeabi_uldivmod>
 8009f60:	4602      	mov	r2, r0
 8009f62:	460b      	mov	r3, r1
 8009f64:	4b60      	ldr	r3, [pc, #384]	; (800a0e8 <UART_SetConfig+0x4e4>)
 8009f66:	fba3 2302 	umull	r2, r3, r3, r2
 8009f6a:	095b      	lsrs	r3, r3, #5
 8009f6c:	011c      	lsls	r4, r3, #4
 8009f6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009f72:	2200      	movs	r2, #0
 8009f74:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009f78:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009f7c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009f80:	4642      	mov	r2, r8
 8009f82:	464b      	mov	r3, r9
 8009f84:	1891      	adds	r1, r2, r2
 8009f86:	61b9      	str	r1, [r7, #24]
 8009f88:	415b      	adcs	r3, r3
 8009f8a:	61fb      	str	r3, [r7, #28]
 8009f8c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009f90:	4641      	mov	r1, r8
 8009f92:	1851      	adds	r1, r2, r1
 8009f94:	6139      	str	r1, [r7, #16]
 8009f96:	4649      	mov	r1, r9
 8009f98:	414b      	adcs	r3, r1
 8009f9a:	617b      	str	r3, [r7, #20]
 8009f9c:	f04f 0200 	mov.w	r2, #0
 8009fa0:	f04f 0300 	mov.w	r3, #0
 8009fa4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009fa8:	4659      	mov	r1, fp
 8009faa:	00cb      	lsls	r3, r1, #3
 8009fac:	4651      	mov	r1, sl
 8009fae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8009fb2:	4651      	mov	r1, sl
 8009fb4:	00ca      	lsls	r2, r1, #3
 8009fb6:	4610      	mov	r0, r2
 8009fb8:	4619      	mov	r1, r3
 8009fba:	4603      	mov	r3, r0
 8009fbc:	4642      	mov	r2, r8
 8009fbe:	189b      	adds	r3, r3, r2
 8009fc0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8009fc4:	464b      	mov	r3, r9
 8009fc6:	460a      	mov	r2, r1
 8009fc8:	eb42 0303 	adc.w	r3, r2, r3
 8009fcc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8009fd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009fd4:	685b      	ldr	r3, [r3, #4]
 8009fd6:	2200      	movs	r2, #0
 8009fd8:	67bb      	str	r3, [r7, #120]	; 0x78
 8009fda:	67fa      	str	r2, [r7, #124]	; 0x7c
 8009fdc:	f04f 0200 	mov.w	r2, #0
 8009fe0:	f04f 0300 	mov.w	r3, #0
 8009fe4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8009fe8:	4649      	mov	r1, r9
 8009fea:	008b      	lsls	r3, r1, #2
 8009fec:	4641      	mov	r1, r8
 8009fee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009ff2:	4641      	mov	r1, r8
 8009ff4:	008a      	lsls	r2, r1, #2
 8009ff6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8009ffa:	f7f6 fe4d 	bl	8000c98 <__aeabi_uldivmod>
 8009ffe:	4602      	mov	r2, r0
 800a000:	460b      	mov	r3, r1
 800a002:	4b39      	ldr	r3, [pc, #228]	; (800a0e8 <UART_SetConfig+0x4e4>)
 800a004:	fba3 1302 	umull	r1, r3, r3, r2
 800a008:	095b      	lsrs	r3, r3, #5
 800a00a:	2164      	movs	r1, #100	; 0x64
 800a00c:	fb01 f303 	mul.w	r3, r1, r3
 800a010:	1ad3      	subs	r3, r2, r3
 800a012:	011b      	lsls	r3, r3, #4
 800a014:	3332      	adds	r3, #50	; 0x32
 800a016:	4a34      	ldr	r2, [pc, #208]	; (800a0e8 <UART_SetConfig+0x4e4>)
 800a018:	fba2 2303 	umull	r2, r3, r2, r3
 800a01c:	095b      	lsrs	r3, r3, #5
 800a01e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a022:	441c      	add	r4, r3
 800a024:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800a028:	2200      	movs	r2, #0
 800a02a:	673b      	str	r3, [r7, #112]	; 0x70
 800a02c:	677a      	str	r2, [r7, #116]	; 0x74
 800a02e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800a032:	4642      	mov	r2, r8
 800a034:	464b      	mov	r3, r9
 800a036:	1891      	adds	r1, r2, r2
 800a038:	60b9      	str	r1, [r7, #8]
 800a03a:	415b      	adcs	r3, r3
 800a03c:	60fb      	str	r3, [r7, #12]
 800a03e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a042:	4641      	mov	r1, r8
 800a044:	1851      	adds	r1, r2, r1
 800a046:	6039      	str	r1, [r7, #0]
 800a048:	4649      	mov	r1, r9
 800a04a:	414b      	adcs	r3, r1
 800a04c:	607b      	str	r3, [r7, #4]
 800a04e:	f04f 0200 	mov.w	r2, #0
 800a052:	f04f 0300 	mov.w	r3, #0
 800a056:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800a05a:	4659      	mov	r1, fp
 800a05c:	00cb      	lsls	r3, r1, #3
 800a05e:	4651      	mov	r1, sl
 800a060:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a064:	4651      	mov	r1, sl
 800a066:	00ca      	lsls	r2, r1, #3
 800a068:	4610      	mov	r0, r2
 800a06a:	4619      	mov	r1, r3
 800a06c:	4603      	mov	r3, r0
 800a06e:	4642      	mov	r2, r8
 800a070:	189b      	adds	r3, r3, r2
 800a072:	66bb      	str	r3, [r7, #104]	; 0x68
 800a074:	464b      	mov	r3, r9
 800a076:	460a      	mov	r2, r1
 800a078:	eb42 0303 	adc.w	r3, r2, r3
 800a07c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800a07e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a082:	685b      	ldr	r3, [r3, #4]
 800a084:	2200      	movs	r2, #0
 800a086:	663b      	str	r3, [r7, #96]	; 0x60
 800a088:	667a      	str	r2, [r7, #100]	; 0x64
 800a08a:	f04f 0200 	mov.w	r2, #0
 800a08e:	f04f 0300 	mov.w	r3, #0
 800a092:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800a096:	4649      	mov	r1, r9
 800a098:	008b      	lsls	r3, r1, #2
 800a09a:	4641      	mov	r1, r8
 800a09c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800a0a0:	4641      	mov	r1, r8
 800a0a2:	008a      	lsls	r2, r1, #2
 800a0a4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800a0a8:	f7f6 fdf6 	bl	8000c98 <__aeabi_uldivmod>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	460b      	mov	r3, r1
 800a0b0:	4b0d      	ldr	r3, [pc, #52]	; (800a0e8 <UART_SetConfig+0x4e4>)
 800a0b2:	fba3 1302 	umull	r1, r3, r3, r2
 800a0b6:	095b      	lsrs	r3, r3, #5
 800a0b8:	2164      	movs	r1, #100	; 0x64
 800a0ba:	fb01 f303 	mul.w	r3, r1, r3
 800a0be:	1ad3      	subs	r3, r2, r3
 800a0c0:	011b      	lsls	r3, r3, #4
 800a0c2:	3332      	adds	r3, #50	; 0x32
 800a0c4:	4a08      	ldr	r2, [pc, #32]	; (800a0e8 <UART_SetConfig+0x4e4>)
 800a0c6:	fba2 2303 	umull	r2, r3, r2, r3
 800a0ca:	095b      	lsrs	r3, r3, #5
 800a0cc:	f003 020f 	and.w	r2, r3, #15
 800a0d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800a0d4:	681b      	ldr	r3, [r3, #0]
 800a0d6:	4422      	add	r2, r4
 800a0d8:	609a      	str	r2, [r3, #8]
}
 800a0da:	bf00      	nop
 800a0dc:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a0e6:	bf00      	nop
 800a0e8:	51eb851f 	.word	0x51eb851f

0800a0ec <__errno>:
 800a0ec:	4b01      	ldr	r3, [pc, #4]	; (800a0f4 <__errno+0x8>)
 800a0ee:	6818      	ldr	r0, [r3, #0]
 800a0f0:	4770      	bx	lr
 800a0f2:	bf00      	nop
 800a0f4:	20000234 	.word	0x20000234

0800a0f8 <__libc_init_array>:
 800a0f8:	b570      	push	{r4, r5, r6, lr}
 800a0fa:	4d0d      	ldr	r5, [pc, #52]	; (800a130 <__libc_init_array+0x38>)
 800a0fc:	4c0d      	ldr	r4, [pc, #52]	; (800a134 <__libc_init_array+0x3c>)
 800a0fe:	1b64      	subs	r4, r4, r5
 800a100:	10a4      	asrs	r4, r4, #2
 800a102:	2600      	movs	r6, #0
 800a104:	42a6      	cmp	r6, r4
 800a106:	d109      	bne.n	800a11c <__libc_init_array+0x24>
 800a108:	4d0b      	ldr	r5, [pc, #44]	; (800a138 <__libc_init_array+0x40>)
 800a10a:	4c0c      	ldr	r4, [pc, #48]	; (800a13c <__libc_init_array+0x44>)
 800a10c:	f006 f9f2 	bl	80104f4 <_init>
 800a110:	1b64      	subs	r4, r4, r5
 800a112:	10a4      	asrs	r4, r4, #2
 800a114:	2600      	movs	r6, #0
 800a116:	42a6      	cmp	r6, r4
 800a118:	d105      	bne.n	800a126 <__libc_init_array+0x2e>
 800a11a:	bd70      	pop	{r4, r5, r6, pc}
 800a11c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a120:	4798      	blx	r3
 800a122:	3601      	adds	r6, #1
 800a124:	e7ee      	b.n	800a104 <__libc_init_array+0xc>
 800a126:	f855 3b04 	ldr.w	r3, [r5], #4
 800a12a:	4798      	blx	r3
 800a12c:	3601      	adds	r6, #1
 800a12e:	e7f2      	b.n	800a116 <__libc_init_array+0x1e>
 800a130:	08010c10 	.word	0x08010c10
 800a134:	08010c10 	.word	0x08010c10
 800a138:	08010c10 	.word	0x08010c10
 800a13c:	08010c14 	.word	0x08010c14

0800a140 <memcpy>:
 800a140:	440a      	add	r2, r1
 800a142:	4291      	cmp	r1, r2
 800a144:	f100 33ff 	add.w	r3, r0, #4294967295
 800a148:	d100      	bne.n	800a14c <memcpy+0xc>
 800a14a:	4770      	bx	lr
 800a14c:	b510      	push	{r4, lr}
 800a14e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a152:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a156:	4291      	cmp	r1, r2
 800a158:	d1f9      	bne.n	800a14e <memcpy+0xe>
 800a15a:	bd10      	pop	{r4, pc}

0800a15c <memset>:
 800a15c:	4402      	add	r2, r0
 800a15e:	4603      	mov	r3, r0
 800a160:	4293      	cmp	r3, r2
 800a162:	d100      	bne.n	800a166 <memset+0xa>
 800a164:	4770      	bx	lr
 800a166:	f803 1b01 	strb.w	r1, [r3], #1
 800a16a:	e7f9      	b.n	800a160 <memset+0x4>

0800a16c <__cvt>:
 800a16c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a170:	ec55 4b10 	vmov	r4, r5, d0
 800a174:	2d00      	cmp	r5, #0
 800a176:	460e      	mov	r6, r1
 800a178:	4619      	mov	r1, r3
 800a17a:	462b      	mov	r3, r5
 800a17c:	bfbb      	ittet	lt
 800a17e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800a182:	461d      	movlt	r5, r3
 800a184:	2300      	movge	r3, #0
 800a186:	232d      	movlt	r3, #45	; 0x2d
 800a188:	700b      	strb	r3, [r1, #0]
 800a18a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a18c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800a190:	4691      	mov	r9, r2
 800a192:	f023 0820 	bic.w	r8, r3, #32
 800a196:	bfbc      	itt	lt
 800a198:	4622      	movlt	r2, r4
 800a19a:	4614      	movlt	r4, r2
 800a19c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a1a0:	d005      	beq.n	800a1ae <__cvt+0x42>
 800a1a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800a1a6:	d100      	bne.n	800a1aa <__cvt+0x3e>
 800a1a8:	3601      	adds	r6, #1
 800a1aa:	2102      	movs	r1, #2
 800a1ac:	e000      	b.n	800a1b0 <__cvt+0x44>
 800a1ae:	2103      	movs	r1, #3
 800a1b0:	ab03      	add	r3, sp, #12
 800a1b2:	9301      	str	r3, [sp, #4]
 800a1b4:	ab02      	add	r3, sp, #8
 800a1b6:	9300      	str	r3, [sp, #0]
 800a1b8:	ec45 4b10 	vmov	d0, r4, r5
 800a1bc:	4653      	mov	r3, sl
 800a1be:	4632      	mov	r2, r6
 800a1c0:	f001 fdae 	bl	800bd20 <_dtoa_r>
 800a1c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800a1c8:	4607      	mov	r7, r0
 800a1ca:	d102      	bne.n	800a1d2 <__cvt+0x66>
 800a1cc:	f019 0f01 	tst.w	r9, #1
 800a1d0:	d022      	beq.n	800a218 <__cvt+0xac>
 800a1d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800a1d6:	eb07 0906 	add.w	r9, r7, r6
 800a1da:	d110      	bne.n	800a1fe <__cvt+0x92>
 800a1dc:	783b      	ldrb	r3, [r7, #0]
 800a1de:	2b30      	cmp	r3, #48	; 0x30
 800a1e0:	d10a      	bne.n	800a1f8 <__cvt+0x8c>
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	4629      	mov	r1, r5
 800a1ea:	f7f6 fc75 	bl	8000ad8 <__aeabi_dcmpeq>
 800a1ee:	b918      	cbnz	r0, 800a1f8 <__cvt+0x8c>
 800a1f0:	f1c6 0601 	rsb	r6, r6, #1
 800a1f4:	f8ca 6000 	str.w	r6, [sl]
 800a1f8:	f8da 3000 	ldr.w	r3, [sl]
 800a1fc:	4499      	add	r9, r3
 800a1fe:	2200      	movs	r2, #0
 800a200:	2300      	movs	r3, #0
 800a202:	4620      	mov	r0, r4
 800a204:	4629      	mov	r1, r5
 800a206:	f7f6 fc67 	bl	8000ad8 <__aeabi_dcmpeq>
 800a20a:	b108      	cbz	r0, 800a210 <__cvt+0xa4>
 800a20c:	f8cd 900c 	str.w	r9, [sp, #12]
 800a210:	2230      	movs	r2, #48	; 0x30
 800a212:	9b03      	ldr	r3, [sp, #12]
 800a214:	454b      	cmp	r3, r9
 800a216:	d307      	bcc.n	800a228 <__cvt+0xbc>
 800a218:	9b03      	ldr	r3, [sp, #12]
 800a21a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a21c:	1bdb      	subs	r3, r3, r7
 800a21e:	4638      	mov	r0, r7
 800a220:	6013      	str	r3, [r2, #0]
 800a222:	b004      	add	sp, #16
 800a224:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a228:	1c59      	adds	r1, r3, #1
 800a22a:	9103      	str	r1, [sp, #12]
 800a22c:	701a      	strb	r2, [r3, #0]
 800a22e:	e7f0      	b.n	800a212 <__cvt+0xa6>

0800a230 <__exponent>:
 800a230:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a232:	4603      	mov	r3, r0
 800a234:	2900      	cmp	r1, #0
 800a236:	bfb8      	it	lt
 800a238:	4249      	neglt	r1, r1
 800a23a:	f803 2b02 	strb.w	r2, [r3], #2
 800a23e:	bfb4      	ite	lt
 800a240:	222d      	movlt	r2, #45	; 0x2d
 800a242:	222b      	movge	r2, #43	; 0x2b
 800a244:	2909      	cmp	r1, #9
 800a246:	7042      	strb	r2, [r0, #1]
 800a248:	dd2a      	ble.n	800a2a0 <__exponent+0x70>
 800a24a:	f10d 0407 	add.w	r4, sp, #7
 800a24e:	46a4      	mov	ip, r4
 800a250:	270a      	movs	r7, #10
 800a252:	46a6      	mov	lr, r4
 800a254:	460a      	mov	r2, r1
 800a256:	fb91 f6f7 	sdiv	r6, r1, r7
 800a25a:	fb07 1516 	mls	r5, r7, r6, r1
 800a25e:	3530      	adds	r5, #48	; 0x30
 800a260:	2a63      	cmp	r2, #99	; 0x63
 800a262:	f104 34ff 	add.w	r4, r4, #4294967295
 800a266:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800a26a:	4631      	mov	r1, r6
 800a26c:	dcf1      	bgt.n	800a252 <__exponent+0x22>
 800a26e:	3130      	adds	r1, #48	; 0x30
 800a270:	f1ae 0502 	sub.w	r5, lr, #2
 800a274:	f804 1c01 	strb.w	r1, [r4, #-1]
 800a278:	1c44      	adds	r4, r0, #1
 800a27a:	4629      	mov	r1, r5
 800a27c:	4561      	cmp	r1, ip
 800a27e:	d30a      	bcc.n	800a296 <__exponent+0x66>
 800a280:	f10d 0209 	add.w	r2, sp, #9
 800a284:	eba2 020e 	sub.w	r2, r2, lr
 800a288:	4565      	cmp	r5, ip
 800a28a:	bf88      	it	hi
 800a28c:	2200      	movhi	r2, #0
 800a28e:	4413      	add	r3, r2
 800a290:	1a18      	subs	r0, r3, r0
 800a292:	b003      	add	sp, #12
 800a294:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a296:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a29a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800a29e:	e7ed      	b.n	800a27c <__exponent+0x4c>
 800a2a0:	2330      	movs	r3, #48	; 0x30
 800a2a2:	3130      	adds	r1, #48	; 0x30
 800a2a4:	7083      	strb	r3, [r0, #2]
 800a2a6:	70c1      	strb	r1, [r0, #3]
 800a2a8:	1d03      	adds	r3, r0, #4
 800a2aa:	e7f1      	b.n	800a290 <__exponent+0x60>

0800a2ac <_printf_float>:
 800a2ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2b0:	ed2d 8b02 	vpush	{d8}
 800a2b4:	b08d      	sub	sp, #52	; 0x34
 800a2b6:	460c      	mov	r4, r1
 800a2b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800a2bc:	4616      	mov	r6, r2
 800a2be:	461f      	mov	r7, r3
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	f002 fe8b 	bl	800cfdc <_localeconv_r>
 800a2c6:	f8d0 a000 	ldr.w	sl, [r0]
 800a2ca:	4650      	mov	r0, sl
 800a2cc:	f7f5 ff88 	bl	80001e0 <strlen>
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	930a      	str	r3, [sp, #40]	; 0x28
 800a2d4:	6823      	ldr	r3, [r4, #0]
 800a2d6:	9305      	str	r3, [sp, #20]
 800a2d8:	f8d8 3000 	ldr.w	r3, [r8]
 800a2dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 800a2e0:	3307      	adds	r3, #7
 800a2e2:	f023 0307 	bic.w	r3, r3, #7
 800a2e6:	f103 0208 	add.w	r2, r3, #8
 800a2ea:	f8c8 2000 	str.w	r2, [r8]
 800a2ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800a2f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800a2fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800a2fe:	9307      	str	r3, [sp, #28]
 800a300:	f8cd 8018 	str.w	r8, [sp, #24]
 800a304:	ee08 0a10 	vmov	s16, r0
 800a308:	4b9f      	ldr	r3, [pc, #636]	; (800a588 <_printf_float+0x2dc>)
 800a30a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a30e:	f04f 32ff 	mov.w	r2, #4294967295
 800a312:	f7f6 fc13 	bl	8000b3c <__aeabi_dcmpun>
 800a316:	bb88      	cbnz	r0, 800a37c <_printf_float+0xd0>
 800a318:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a31c:	4b9a      	ldr	r3, [pc, #616]	; (800a588 <_printf_float+0x2dc>)
 800a31e:	f04f 32ff 	mov.w	r2, #4294967295
 800a322:	f7f6 fbed 	bl	8000b00 <__aeabi_dcmple>
 800a326:	bb48      	cbnz	r0, 800a37c <_printf_float+0xd0>
 800a328:	2200      	movs	r2, #0
 800a32a:	2300      	movs	r3, #0
 800a32c:	4640      	mov	r0, r8
 800a32e:	4649      	mov	r1, r9
 800a330:	f7f6 fbdc 	bl	8000aec <__aeabi_dcmplt>
 800a334:	b110      	cbz	r0, 800a33c <_printf_float+0x90>
 800a336:	232d      	movs	r3, #45	; 0x2d
 800a338:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a33c:	4b93      	ldr	r3, [pc, #588]	; (800a58c <_printf_float+0x2e0>)
 800a33e:	4894      	ldr	r0, [pc, #592]	; (800a590 <_printf_float+0x2e4>)
 800a340:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800a344:	bf94      	ite	ls
 800a346:	4698      	movls	r8, r3
 800a348:	4680      	movhi	r8, r0
 800a34a:	2303      	movs	r3, #3
 800a34c:	6123      	str	r3, [r4, #16]
 800a34e:	9b05      	ldr	r3, [sp, #20]
 800a350:	f023 0204 	bic.w	r2, r3, #4
 800a354:	6022      	str	r2, [r4, #0]
 800a356:	f04f 0900 	mov.w	r9, #0
 800a35a:	9700      	str	r7, [sp, #0]
 800a35c:	4633      	mov	r3, r6
 800a35e:	aa0b      	add	r2, sp, #44	; 0x2c
 800a360:	4621      	mov	r1, r4
 800a362:	4628      	mov	r0, r5
 800a364:	f000 f9d8 	bl	800a718 <_printf_common>
 800a368:	3001      	adds	r0, #1
 800a36a:	f040 8090 	bne.w	800a48e <_printf_float+0x1e2>
 800a36e:	f04f 30ff 	mov.w	r0, #4294967295
 800a372:	b00d      	add	sp, #52	; 0x34
 800a374:	ecbd 8b02 	vpop	{d8}
 800a378:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a37c:	4642      	mov	r2, r8
 800a37e:	464b      	mov	r3, r9
 800a380:	4640      	mov	r0, r8
 800a382:	4649      	mov	r1, r9
 800a384:	f7f6 fbda 	bl	8000b3c <__aeabi_dcmpun>
 800a388:	b140      	cbz	r0, 800a39c <_printf_float+0xf0>
 800a38a:	464b      	mov	r3, r9
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	bfbc      	itt	lt
 800a390:	232d      	movlt	r3, #45	; 0x2d
 800a392:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800a396:	487f      	ldr	r0, [pc, #508]	; (800a594 <_printf_float+0x2e8>)
 800a398:	4b7f      	ldr	r3, [pc, #508]	; (800a598 <_printf_float+0x2ec>)
 800a39a:	e7d1      	b.n	800a340 <_printf_float+0x94>
 800a39c:	6863      	ldr	r3, [r4, #4]
 800a39e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800a3a2:	9206      	str	r2, [sp, #24]
 800a3a4:	1c5a      	adds	r2, r3, #1
 800a3a6:	d13f      	bne.n	800a428 <_printf_float+0x17c>
 800a3a8:	2306      	movs	r3, #6
 800a3aa:	6063      	str	r3, [r4, #4]
 800a3ac:	9b05      	ldr	r3, [sp, #20]
 800a3ae:	6861      	ldr	r1, [r4, #4]
 800a3b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800a3b4:	2300      	movs	r3, #0
 800a3b6:	9303      	str	r3, [sp, #12]
 800a3b8:	ab0a      	add	r3, sp, #40	; 0x28
 800a3ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 800a3be:	ab09      	add	r3, sp, #36	; 0x24
 800a3c0:	ec49 8b10 	vmov	d0, r8, r9
 800a3c4:	9300      	str	r3, [sp, #0]
 800a3c6:	6022      	str	r2, [r4, #0]
 800a3c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f7ff fecd 	bl	800a16c <__cvt>
 800a3d2:	9b06      	ldr	r3, [sp, #24]
 800a3d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a3d6:	2b47      	cmp	r3, #71	; 0x47
 800a3d8:	4680      	mov	r8, r0
 800a3da:	d108      	bne.n	800a3ee <_printf_float+0x142>
 800a3dc:	1cc8      	adds	r0, r1, #3
 800a3de:	db02      	blt.n	800a3e6 <_printf_float+0x13a>
 800a3e0:	6863      	ldr	r3, [r4, #4]
 800a3e2:	4299      	cmp	r1, r3
 800a3e4:	dd41      	ble.n	800a46a <_printf_float+0x1be>
 800a3e6:	f1ab 0b02 	sub.w	fp, fp, #2
 800a3ea:	fa5f fb8b 	uxtb.w	fp, fp
 800a3ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a3f2:	d820      	bhi.n	800a436 <_printf_float+0x18a>
 800a3f4:	3901      	subs	r1, #1
 800a3f6:	465a      	mov	r2, fp
 800a3f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800a3fc:	9109      	str	r1, [sp, #36]	; 0x24
 800a3fe:	f7ff ff17 	bl	800a230 <__exponent>
 800a402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a404:	1813      	adds	r3, r2, r0
 800a406:	2a01      	cmp	r2, #1
 800a408:	4681      	mov	r9, r0
 800a40a:	6123      	str	r3, [r4, #16]
 800a40c:	dc02      	bgt.n	800a414 <_printf_float+0x168>
 800a40e:	6822      	ldr	r2, [r4, #0]
 800a410:	07d2      	lsls	r2, r2, #31
 800a412:	d501      	bpl.n	800a418 <_printf_float+0x16c>
 800a414:	3301      	adds	r3, #1
 800a416:	6123      	str	r3, [r4, #16]
 800a418:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800a41c:	2b00      	cmp	r3, #0
 800a41e:	d09c      	beq.n	800a35a <_printf_float+0xae>
 800a420:	232d      	movs	r3, #45	; 0x2d
 800a422:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a426:	e798      	b.n	800a35a <_printf_float+0xae>
 800a428:	9a06      	ldr	r2, [sp, #24]
 800a42a:	2a47      	cmp	r2, #71	; 0x47
 800a42c:	d1be      	bne.n	800a3ac <_printf_float+0x100>
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d1bc      	bne.n	800a3ac <_printf_float+0x100>
 800a432:	2301      	movs	r3, #1
 800a434:	e7b9      	b.n	800a3aa <_printf_float+0xfe>
 800a436:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800a43a:	d118      	bne.n	800a46e <_printf_float+0x1c2>
 800a43c:	2900      	cmp	r1, #0
 800a43e:	6863      	ldr	r3, [r4, #4]
 800a440:	dd0b      	ble.n	800a45a <_printf_float+0x1ae>
 800a442:	6121      	str	r1, [r4, #16]
 800a444:	b913      	cbnz	r3, 800a44c <_printf_float+0x1a0>
 800a446:	6822      	ldr	r2, [r4, #0]
 800a448:	07d0      	lsls	r0, r2, #31
 800a44a:	d502      	bpl.n	800a452 <_printf_float+0x1a6>
 800a44c:	3301      	adds	r3, #1
 800a44e:	440b      	add	r3, r1
 800a450:	6123      	str	r3, [r4, #16]
 800a452:	65a1      	str	r1, [r4, #88]	; 0x58
 800a454:	f04f 0900 	mov.w	r9, #0
 800a458:	e7de      	b.n	800a418 <_printf_float+0x16c>
 800a45a:	b913      	cbnz	r3, 800a462 <_printf_float+0x1b6>
 800a45c:	6822      	ldr	r2, [r4, #0]
 800a45e:	07d2      	lsls	r2, r2, #31
 800a460:	d501      	bpl.n	800a466 <_printf_float+0x1ba>
 800a462:	3302      	adds	r3, #2
 800a464:	e7f4      	b.n	800a450 <_printf_float+0x1a4>
 800a466:	2301      	movs	r3, #1
 800a468:	e7f2      	b.n	800a450 <_printf_float+0x1a4>
 800a46a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800a46e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a470:	4299      	cmp	r1, r3
 800a472:	db05      	blt.n	800a480 <_printf_float+0x1d4>
 800a474:	6823      	ldr	r3, [r4, #0]
 800a476:	6121      	str	r1, [r4, #16]
 800a478:	07d8      	lsls	r0, r3, #31
 800a47a:	d5ea      	bpl.n	800a452 <_printf_float+0x1a6>
 800a47c:	1c4b      	adds	r3, r1, #1
 800a47e:	e7e7      	b.n	800a450 <_printf_float+0x1a4>
 800a480:	2900      	cmp	r1, #0
 800a482:	bfd4      	ite	le
 800a484:	f1c1 0202 	rsble	r2, r1, #2
 800a488:	2201      	movgt	r2, #1
 800a48a:	4413      	add	r3, r2
 800a48c:	e7e0      	b.n	800a450 <_printf_float+0x1a4>
 800a48e:	6823      	ldr	r3, [r4, #0]
 800a490:	055a      	lsls	r2, r3, #21
 800a492:	d407      	bmi.n	800a4a4 <_printf_float+0x1f8>
 800a494:	6923      	ldr	r3, [r4, #16]
 800a496:	4642      	mov	r2, r8
 800a498:	4631      	mov	r1, r6
 800a49a:	4628      	mov	r0, r5
 800a49c:	47b8      	blx	r7
 800a49e:	3001      	adds	r0, #1
 800a4a0:	d12c      	bne.n	800a4fc <_printf_float+0x250>
 800a4a2:	e764      	b.n	800a36e <_printf_float+0xc2>
 800a4a4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800a4a8:	f240 80e0 	bls.w	800a66c <_printf_float+0x3c0>
 800a4ac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	f7f6 fb10 	bl	8000ad8 <__aeabi_dcmpeq>
 800a4b8:	2800      	cmp	r0, #0
 800a4ba:	d034      	beq.n	800a526 <_printf_float+0x27a>
 800a4bc:	4a37      	ldr	r2, [pc, #220]	; (800a59c <_printf_float+0x2f0>)
 800a4be:	2301      	movs	r3, #1
 800a4c0:	4631      	mov	r1, r6
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	47b8      	blx	r7
 800a4c6:	3001      	adds	r0, #1
 800a4c8:	f43f af51 	beq.w	800a36e <_printf_float+0xc2>
 800a4cc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	db02      	blt.n	800a4da <_printf_float+0x22e>
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	07d8      	lsls	r0, r3, #31
 800a4d8:	d510      	bpl.n	800a4fc <_printf_float+0x250>
 800a4da:	ee18 3a10 	vmov	r3, s16
 800a4de:	4652      	mov	r2, sl
 800a4e0:	4631      	mov	r1, r6
 800a4e2:	4628      	mov	r0, r5
 800a4e4:	47b8      	blx	r7
 800a4e6:	3001      	adds	r0, #1
 800a4e8:	f43f af41 	beq.w	800a36e <_printf_float+0xc2>
 800a4ec:	f04f 0800 	mov.w	r8, #0
 800a4f0:	f104 091a 	add.w	r9, r4, #26
 800a4f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a4f6:	3b01      	subs	r3, #1
 800a4f8:	4543      	cmp	r3, r8
 800a4fa:	dc09      	bgt.n	800a510 <_printf_float+0x264>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	079b      	lsls	r3, r3, #30
 800a500:	f100 8105 	bmi.w	800a70e <_printf_float+0x462>
 800a504:	68e0      	ldr	r0, [r4, #12]
 800a506:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a508:	4298      	cmp	r0, r3
 800a50a:	bfb8      	it	lt
 800a50c:	4618      	movlt	r0, r3
 800a50e:	e730      	b.n	800a372 <_printf_float+0xc6>
 800a510:	2301      	movs	r3, #1
 800a512:	464a      	mov	r2, r9
 800a514:	4631      	mov	r1, r6
 800a516:	4628      	mov	r0, r5
 800a518:	47b8      	blx	r7
 800a51a:	3001      	adds	r0, #1
 800a51c:	f43f af27 	beq.w	800a36e <_printf_float+0xc2>
 800a520:	f108 0801 	add.w	r8, r8, #1
 800a524:	e7e6      	b.n	800a4f4 <_printf_float+0x248>
 800a526:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a528:	2b00      	cmp	r3, #0
 800a52a:	dc39      	bgt.n	800a5a0 <_printf_float+0x2f4>
 800a52c:	4a1b      	ldr	r2, [pc, #108]	; (800a59c <_printf_float+0x2f0>)
 800a52e:	2301      	movs	r3, #1
 800a530:	4631      	mov	r1, r6
 800a532:	4628      	mov	r0, r5
 800a534:	47b8      	blx	r7
 800a536:	3001      	adds	r0, #1
 800a538:	f43f af19 	beq.w	800a36e <_printf_float+0xc2>
 800a53c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a540:	4313      	orrs	r3, r2
 800a542:	d102      	bne.n	800a54a <_printf_float+0x29e>
 800a544:	6823      	ldr	r3, [r4, #0]
 800a546:	07d9      	lsls	r1, r3, #31
 800a548:	d5d8      	bpl.n	800a4fc <_printf_float+0x250>
 800a54a:	ee18 3a10 	vmov	r3, s16
 800a54e:	4652      	mov	r2, sl
 800a550:	4631      	mov	r1, r6
 800a552:	4628      	mov	r0, r5
 800a554:	47b8      	blx	r7
 800a556:	3001      	adds	r0, #1
 800a558:	f43f af09 	beq.w	800a36e <_printf_float+0xc2>
 800a55c:	f04f 0900 	mov.w	r9, #0
 800a560:	f104 0a1a 	add.w	sl, r4, #26
 800a564:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a566:	425b      	negs	r3, r3
 800a568:	454b      	cmp	r3, r9
 800a56a:	dc01      	bgt.n	800a570 <_printf_float+0x2c4>
 800a56c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a56e:	e792      	b.n	800a496 <_printf_float+0x1ea>
 800a570:	2301      	movs	r3, #1
 800a572:	4652      	mov	r2, sl
 800a574:	4631      	mov	r1, r6
 800a576:	4628      	mov	r0, r5
 800a578:	47b8      	blx	r7
 800a57a:	3001      	adds	r0, #1
 800a57c:	f43f aef7 	beq.w	800a36e <_printf_float+0xc2>
 800a580:	f109 0901 	add.w	r9, r9, #1
 800a584:	e7ee      	b.n	800a564 <_printf_float+0x2b8>
 800a586:	bf00      	nop
 800a588:	7fefffff 	.word	0x7fefffff
 800a58c:	0801054c 	.word	0x0801054c
 800a590:	08010550 	.word	0x08010550
 800a594:	08010558 	.word	0x08010558
 800a598:	08010554 	.word	0x08010554
 800a59c:	0801055c 	.word	0x0801055c
 800a5a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a5a2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a5a4:	429a      	cmp	r2, r3
 800a5a6:	bfa8      	it	ge
 800a5a8:	461a      	movge	r2, r3
 800a5aa:	2a00      	cmp	r2, #0
 800a5ac:	4691      	mov	r9, r2
 800a5ae:	dc37      	bgt.n	800a620 <_printf_float+0x374>
 800a5b0:	f04f 0b00 	mov.w	fp, #0
 800a5b4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5b8:	f104 021a 	add.w	r2, r4, #26
 800a5bc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800a5be:	9305      	str	r3, [sp, #20]
 800a5c0:	eba3 0309 	sub.w	r3, r3, r9
 800a5c4:	455b      	cmp	r3, fp
 800a5c6:	dc33      	bgt.n	800a630 <_printf_float+0x384>
 800a5c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5cc:	429a      	cmp	r2, r3
 800a5ce:	db3b      	blt.n	800a648 <_printf_float+0x39c>
 800a5d0:	6823      	ldr	r3, [r4, #0]
 800a5d2:	07da      	lsls	r2, r3, #31
 800a5d4:	d438      	bmi.n	800a648 <_printf_float+0x39c>
 800a5d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5d8:	9a05      	ldr	r2, [sp, #20]
 800a5da:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a5dc:	1a9a      	subs	r2, r3, r2
 800a5de:	eba3 0901 	sub.w	r9, r3, r1
 800a5e2:	4591      	cmp	r9, r2
 800a5e4:	bfa8      	it	ge
 800a5e6:	4691      	movge	r9, r2
 800a5e8:	f1b9 0f00 	cmp.w	r9, #0
 800a5ec:	dc35      	bgt.n	800a65a <_printf_float+0x3ae>
 800a5ee:	f04f 0800 	mov.w	r8, #0
 800a5f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800a5f6:	f104 0a1a 	add.w	sl, r4, #26
 800a5fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800a5fe:	1a9b      	subs	r3, r3, r2
 800a600:	eba3 0309 	sub.w	r3, r3, r9
 800a604:	4543      	cmp	r3, r8
 800a606:	f77f af79 	ble.w	800a4fc <_printf_float+0x250>
 800a60a:	2301      	movs	r3, #1
 800a60c:	4652      	mov	r2, sl
 800a60e:	4631      	mov	r1, r6
 800a610:	4628      	mov	r0, r5
 800a612:	47b8      	blx	r7
 800a614:	3001      	adds	r0, #1
 800a616:	f43f aeaa 	beq.w	800a36e <_printf_float+0xc2>
 800a61a:	f108 0801 	add.w	r8, r8, #1
 800a61e:	e7ec      	b.n	800a5fa <_printf_float+0x34e>
 800a620:	4613      	mov	r3, r2
 800a622:	4631      	mov	r1, r6
 800a624:	4642      	mov	r2, r8
 800a626:	4628      	mov	r0, r5
 800a628:	47b8      	blx	r7
 800a62a:	3001      	adds	r0, #1
 800a62c:	d1c0      	bne.n	800a5b0 <_printf_float+0x304>
 800a62e:	e69e      	b.n	800a36e <_printf_float+0xc2>
 800a630:	2301      	movs	r3, #1
 800a632:	4631      	mov	r1, r6
 800a634:	4628      	mov	r0, r5
 800a636:	9205      	str	r2, [sp, #20]
 800a638:	47b8      	blx	r7
 800a63a:	3001      	adds	r0, #1
 800a63c:	f43f ae97 	beq.w	800a36e <_printf_float+0xc2>
 800a640:	9a05      	ldr	r2, [sp, #20]
 800a642:	f10b 0b01 	add.w	fp, fp, #1
 800a646:	e7b9      	b.n	800a5bc <_printf_float+0x310>
 800a648:	ee18 3a10 	vmov	r3, s16
 800a64c:	4652      	mov	r2, sl
 800a64e:	4631      	mov	r1, r6
 800a650:	4628      	mov	r0, r5
 800a652:	47b8      	blx	r7
 800a654:	3001      	adds	r0, #1
 800a656:	d1be      	bne.n	800a5d6 <_printf_float+0x32a>
 800a658:	e689      	b.n	800a36e <_printf_float+0xc2>
 800a65a:	9a05      	ldr	r2, [sp, #20]
 800a65c:	464b      	mov	r3, r9
 800a65e:	4442      	add	r2, r8
 800a660:	4631      	mov	r1, r6
 800a662:	4628      	mov	r0, r5
 800a664:	47b8      	blx	r7
 800a666:	3001      	adds	r0, #1
 800a668:	d1c1      	bne.n	800a5ee <_printf_float+0x342>
 800a66a:	e680      	b.n	800a36e <_printf_float+0xc2>
 800a66c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a66e:	2a01      	cmp	r2, #1
 800a670:	dc01      	bgt.n	800a676 <_printf_float+0x3ca>
 800a672:	07db      	lsls	r3, r3, #31
 800a674:	d538      	bpl.n	800a6e8 <_printf_float+0x43c>
 800a676:	2301      	movs	r3, #1
 800a678:	4642      	mov	r2, r8
 800a67a:	4631      	mov	r1, r6
 800a67c:	4628      	mov	r0, r5
 800a67e:	47b8      	blx	r7
 800a680:	3001      	adds	r0, #1
 800a682:	f43f ae74 	beq.w	800a36e <_printf_float+0xc2>
 800a686:	ee18 3a10 	vmov	r3, s16
 800a68a:	4652      	mov	r2, sl
 800a68c:	4631      	mov	r1, r6
 800a68e:	4628      	mov	r0, r5
 800a690:	47b8      	blx	r7
 800a692:	3001      	adds	r0, #1
 800a694:	f43f ae6b 	beq.w	800a36e <_printf_float+0xc2>
 800a698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800a69c:	2200      	movs	r2, #0
 800a69e:	2300      	movs	r3, #0
 800a6a0:	f7f6 fa1a 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6a4:	b9d8      	cbnz	r0, 800a6de <_printf_float+0x432>
 800a6a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6a8:	f108 0201 	add.w	r2, r8, #1
 800a6ac:	3b01      	subs	r3, #1
 800a6ae:	4631      	mov	r1, r6
 800a6b0:	4628      	mov	r0, r5
 800a6b2:	47b8      	blx	r7
 800a6b4:	3001      	adds	r0, #1
 800a6b6:	d10e      	bne.n	800a6d6 <_printf_float+0x42a>
 800a6b8:	e659      	b.n	800a36e <_printf_float+0xc2>
 800a6ba:	2301      	movs	r3, #1
 800a6bc:	4652      	mov	r2, sl
 800a6be:	4631      	mov	r1, r6
 800a6c0:	4628      	mov	r0, r5
 800a6c2:	47b8      	blx	r7
 800a6c4:	3001      	adds	r0, #1
 800a6c6:	f43f ae52 	beq.w	800a36e <_printf_float+0xc2>
 800a6ca:	f108 0801 	add.w	r8, r8, #1
 800a6ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a6d0:	3b01      	subs	r3, #1
 800a6d2:	4543      	cmp	r3, r8
 800a6d4:	dcf1      	bgt.n	800a6ba <_printf_float+0x40e>
 800a6d6:	464b      	mov	r3, r9
 800a6d8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800a6dc:	e6dc      	b.n	800a498 <_printf_float+0x1ec>
 800a6de:	f04f 0800 	mov.w	r8, #0
 800a6e2:	f104 0a1a 	add.w	sl, r4, #26
 800a6e6:	e7f2      	b.n	800a6ce <_printf_float+0x422>
 800a6e8:	2301      	movs	r3, #1
 800a6ea:	4642      	mov	r2, r8
 800a6ec:	e7df      	b.n	800a6ae <_printf_float+0x402>
 800a6ee:	2301      	movs	r3, #1
 800a6f0:	464a      	mov	r2, r9
 800a6f2:	4631      	mov	r1, r6
 800a6f4:	4628      	mov	r0, r5
 800a6f6:	47b8      	blx	r7
 800a6f8:	3001      	adds	r0, #1
 800a6fa:	f43f ae38 	beq.w	800a36e <_printf_float+0xc2>
 800a6fe:	f108 0801 	add.w	r8, r8, #1
 800a702:	68e3      	ldr	r3, [r4, #12]
 800a704:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a706:	1a5b      	subs	r3, r3, r1
 800a708:	4543      	cmp	r3, r8
 800a70a:	dcf0      	bgt.n	800a6ee <_printf_float+0x442>
 800a70c:	e6fa      	b.n	800a504 <_printf_float+0x258>
 800a70e:	f04f 0800 	mov.w	r8, #0
 800a712:	f104 0919 	add.w	r9, r4, #25
 800a716:	e7f4      	b.n	800a702 <_printf_float+0x456>

0800a718 <_printf_common>:
 800a718:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a71c:	4616      	mov	r6, r2
 800a71e:	4699      	mov	r9, r3
 800a720:	688a      	ldr	r2, [r1, #8]
 800a722:	690b      	ldr	r3, [r1, #16]
 800a724:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a728:	4293      	cmp	r3, r2
 800a72a:	bfb8      	it	lt
 800a72c:	4613      	movlt	r3, r2
 800a72e:	6033      	str	r3, [r6, #0]
 800a730:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a734:	4607      	mov	r7, r0
 800a736:	460c      	mov	r4, r1
 800a738:	b10a      	cbz	r2, 800a73e <_printf_common+0x26>
 800a73a:	3301      	adds	r3, #1
 800a73c:	6033      	str	r3, [r6, #0]
 800a73e:	6823      	ldr	r3, [r4, #0]
 800a740:	0699      	lsls	r1, r3, #26
 800a742:	bf42      	ittt	mi
 800a744:	6833      	ldrmi	r3, [r6, #0]
 800a746:	3302      	addmi	r3, #2
 800a748:	6033      	strmi	r3, [r6, #0]
 800a74a:	6825      	ldr	r5, [r4, #0]
 800a74c:	f015 0506 	ands.w	r5, r5, #6
 800a750:	d106      	bne.n	800a760 <_printf_common+0x48>
 800a752:	f104 0a19 	add.w	sl, r4, #25
 800a756:	68e3      	ldr	r3, [r4, #12]
 800a758:	6832      	ldr	r2, [r6, #0]
 800a75a:	1a9b      	subs	r3, r3, r2
 800a75c:	42ab      	cmp	r3, r5
 800a75e:	dc26      	bgt.n	800a7ae <_printf_common+0x96>
 800a760:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a764:	1e13      	subs	r3, r2, #0
 800a766:	6822      	ldr	r2, [r4, #0]
 800a768:	bf18      	it	ne
 800a76a:	2301      	movne	r3, #1
 800a76c:	0692      	lsls	r2, r2, #26
 800a76e:	d42b      	bmi.n	800a7c8 <_printf_common+0xb0>
 800a770:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a774:	4649      	mov	r1, r9
 800a776:	4638      	mov	r0, r7
 800a778:	47c0      	blx	r8
 800a77a:	3001      	adds	r0, #1
 800a77c:	d01e      	beq.n	800a7bc <_printf_common+0xa4>
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	68e5      	ldr	r5, [r4, #12]
 800a782:	6832      	ldr	r2, [r6, #0]
 800a784:	f003 0306 	and.w	r3, r3, #6
 800a788:	2b04      	cmp	r3, #4
 800a78a:	bf08      	it	eq
 800a78c:	1aad      	subeq	r5, r5, r2
 800a78e:	68a3      	ldr	r3, [r4, #8]
 800a790:	6922      	ldr	r2, [r4, #16]
 800a792:	bf0c      	ite	eq
 800a794:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a798:	2500      	movne	r5, #0
 800a79a:	4293      	cmp	r3, r2
 800a79c:	bfc4      	itt	gt
 800a79e:	1a9b      	subgt	r3, r3, r2
 800a7a0:	18ed      	addgt	r5, r5, r3
 800a7a2:	2600      	movs	r6, #0
 800a7a4:	341a      	adds	r4, #26
 800a7a6:	42b5      	cmp	r5, r6
 800a7a8:	d11a      	bne.n	800a7e0 <_printf_common+0xc8>
 800a7aa:	2000      	movs	r0, #0
 800a7ac:	e008      	b.n	800a7c0 <_printf_common+0xa8>
 800a7ae:	2301      	movs	r3, #1
 800a7b0:	4652      	mov	r2, sl
 800a7b2:	4649      	mov	r1, r9
 800a7b4:	4638      	mov	r0, r7
 800a7b6:	47c0      	blx	r8
 800a7b8:	3001      	adds	r0, #1
 800a7ba:	d103      	bne.n	800a7c4 <_printf_common+0xac>
 800a7bc:	f04f 30ff 	mov.w	r0, #4294967295
 800a7c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7c4:	3501      	adds	r5, #1
 800a7c6:	e7c6      	b.n	800a756 <_printf_common+0x3e>
 800a7c8:	18e1      	adds	r1, r4, r3
 800a7ca:	1c5a      	adds	r2, r3, #1
 800a7cc:	2030      	movs	r0, #48	; 0x30
 800a7ce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a7d2:	4422      	add	r2, r4
 800a7d4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a7d8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a7dc:	3302      	adds	r3, #2
 800a7de:	e7c7      	b.n	800a770 <_printf_common+0x58>
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	4622      	mov	r2, r4
 800a7e4:	4649      	mov	r1, r9
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	47c0      	blx	r8
 800a7ea:	3001      	adds	r0, #1
 800a7ec:	d0e6      	beq.n	800a7bc <_printf_common+0xa4>
 800a7ee:	3601      	adds	r6, #1
 800a7f0:	e7d9      	b.n	800a7a6 <_printf_common+0x8e>
	...

0800a7f4 <_printf_i>:
 800a7f4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a7f8:	7e0f      	ldrb	r7, [r1, #24]
 800a7fa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a7fc:	2f78      	cmp	r7, #120	; 0x78
 800a7fe:	4691      	mov	r9, r2
 800a800:	4680      	mov	r8, r0
 800a802:	460c      	mov	r4, r1
 800a804:	469a      	mov	sl, r3
 800a806:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a80a:	d807      	bhi.n	800a81c <_printf_i+0x28>
 800a80c:	2f62      	cmp	r7, #98	; 0x62
 800a80e:	d80a      	bhi.n	800a826 <_printf_i+0x32>
 800a810:	2f00      	cmp	r7, #0
 800a812:	f000 80d8 	beq.w	800a9c6 <_printf_i+0x1d2>
 800a816:	2f58      	cmp	r7, #88	; 0x58
 800a818:	f000 80a3 	beq.w	800a962 <_printf_i+0x16e>
 800a81c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a820:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a824:	e03a      	b.n	800a89c <_printf_i+0xa8>
 800a826:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a82a:	2b15      	cmp	r3, #21
 800a82c:	d8f6      	bhi.n	800a81c <_printf_i+0x28>
 800a82e:	a101      	add	r1, pc, #4	; (adr r1, 800a834 <_printf_i+0x40>)
 800a830:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a834:	0800a88d 	.word	0x0800a88d
 800a838:	0800a8a1 	.word	0x0800a8a1
 800a83c:	0800a81d 	.word	0x0800a81d
 800a840:	0800a81d 	.word	0x0800a81d
 800a844:	0800a81d 	.word	0x0800a81d
 800a848:	0800a81d 	.word	0x0800a81d
 800a84c:	0800a8a1 	.word	0x0800a8a1
 800a850:	0800a81d 	.word	0x0800a81d
 800a854:	0800a81d 	.word	0x0800a81d
 800a858:	0800a81d 	.word	0x0800a81d
 800a85c:	0800a81d 	.word	0x0800a81d
 800a860:	0800a9ad 	.word	0x0800a9ad
 800a864:	0800a8d1 	.word	0x0800a8d1
 800a868:	0800a98f 	.word	0x0800a98f
 800a86c:	0800a81d 	.word	0x0800a81d
 800a870:	0800a81d 	.word	0x0800a81d
 800a874:	0800a9cf 	.word	0x0800a9cf
 800a878:	0800a81d 	.word	0x0800a81d
 800a87c:	0800a8d1 	.word	0x0800a8d1
 800a880:	0800a81d 	.word	0x0800a81d
 800a884:	0800a81d 	.word	0x0800a81d
 800a888:	0800a997 	.word	0x0800a997
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	1d1a      	adds	r2, r3, #4
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	602a      	str	r2, [r5, #0]
 800a894:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a898:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a89c:	2301      	movs	r3, #1
 800a89e:	e0a3      	b.n	800a9e8 <_printf_i+0x1f4>
 800a8a0:	6820      	ldr	r0, [r4, #0]
 800a8a2:	6829      	ldr	r1, [r5, #0]
 800a8a4:	0606      	lsls	r6, r0, #24
 800a8a6:	f101 0304 	add.w	r3, r1, #4
 800a8aa:	d50a      	bpl.n	800a8c2 <_printf_i+0xce>
 800a8ac:	680e      	ldr	r6, [r1, #0]
 800a8ae:	602b      	str	r3, [r5, #0]
 800a8b0:	2e00      	cmp	r6, #0
 800a8b2:	da03      	bge.n	800a8bc <_printf_i+0xc8>
 800a8b4:	232d      	movs	r3, #45	; 0x2d
 800a8b6:	4276      	negs	r6, r6
 800a8b8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a8bc:	485e      	ldr	r0, [pc, #376]	; (800aa38 <_printf_i+0x244>)
 800a8be:	230a      	movs	r3, #10
 800a8c0:	e019      	b.n	800a8f6 <_printf_i+0x102>
 800a8c2:	680e      	ldr	r6, [r1, #0]
 800a8c4:	602b      	str	r3, [r5, #0]
 800a8c6:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a8ca:	bf18      	it	ne
 800a8cc:	b236      	sxthne	r6, r6
 800a8ce:	e7ef      	b.n	800a8b0 <_printf_i+0xbc>
 800a8d0:	682b      	ldr	r3, [r5, #0]
 800a8d2:	6820      	ldr	r0, [r4, #0]
 800a8d4:	1d19      	adds	r1, r3, #4
 800a8d6:	6029      	str	r1, [r5, #0]
 800a8d8:	0601      	lsls	r1, r0, #24
 800a8da:	d501      	bpl.n	800a8e0 <_printf_i+0xec>
 800a8dc:	681e      	ldr	r6, [r3, #0]
 800a8de:	e002      	b.n	800a8e6 <_printf_i+0xf2>
 800a8e0:	0646      	lsls	r6, r0, #25
 800a8e2:	d5fb      	bpl.n	800a8dc <_printf_i+0xe8>
 800a8e4:	881e      	ldrh	r6, [r3, #0]
 800a8e6:	4854      	ldr	r0, [pc, #336]	; (800aa38 <_printf_i+0x244>)
 800a8e8:	2f6f      	cmp	r7, #111	; 0x6f
 800a8ea:	bf0c      	ite	eq
 800a8ec:	2308      	moveq	r3, #8
 800a8ee:	230a      	movne	r3, #10
 800a8f0:	2100      	movs	r1, #0
 800a8f2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a8f6:	6865      	ldr	r5, [r4, #4]
 800a8f8:	60a5      	str	r5, [r4, #8]
 800a8fa:	2d00      	cmp	r5, #0
 800a8fc:	bfa2      	ittt	ge
 800a8fe:	6821      	ldrge	r1, [r4, #0]
 800a900:	f021 0104 	bicge.w	r1, r1, #4
 800a904:	6021      	strge	r1, [r4, #0]
 800a906:	b90e      	cbnz	r6, 800a90c <_printf_i+0x118>
 800a908:	2d00      	cmp	r5, #0
 800a90a:	d04d      	beq.n	800a9a8 <_printf_i+0x1b4>
 800a90c:	4615      	mov	r5, r2
 800a90e:	fbb6 f1f3 	udiv	r1, r6, r3
 800a912:	fb03 6711 	mls	r7, r3, r1, r6
 800a916:	5dc7      	ldrb	r7, [r0, r7]
 800a918:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a91c:	4637      	mov	r7, r6
 800a91e:	42bb      	cmp	r3, r7
 800a920:	460e      	mov	r6, r1
 800a922:	d9f4      	bls.n	800a90e <_printf_i+0x11a>
 800a924:	2b08      	cmp	r3, #8
 800a926:	d10b      	bne.n	800a940 <_printf_i+0x14c>
 800a928:	6823      	ldr	r3, [r4, #0]
 800a92a:	07de      	lsls	r6, r3, #31
 800a92c:	d508      	bpl.n	800a940 <_printf_i+0x14c>
 800a92e:	6923      	ldr	r3, [r4, #16]
 800a930:	6861      	ldr	r1, [r4, #4]
 800a932:	4299      	cmp	r1, r3
 800a934:	bfde      	ittt	le
 800a936:	2330      	movle	r3, #48	; 0x30
 800a938:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a93c:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a940:	1b52      	subs	r2, r2, r5
 800a942:	6122      	str	r2, [r4, #16]
 800a944:	f8cd a000 	str.w	sl, [sp]
 800a948:	464b      	mov	r3, r9
 800a94a:	aa03      	add	r2, sp, #12
 800a94c:	4621      	mov	r1, r4
 800a94e:	4640      	mov	r0, r8
 800a950:	f7ff fee2 	bl	800a718 <_printf_common>
 800a954:	3001      	adds	r0, #1
 800a956:	d14c      	bne.n	800a9f2 <_printf_i+0x1fe>
 800a958:	f04f 30ff 	mov.w	r0, #4294967295
 800a95c:	b004      	add	sp, #16
 800a95e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a962:	4835      	ldr	r0, [pc, #212]	; (800aa38 <_printf_i+0x244>)
 800a964:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a968:	6829      	ldr	r1, [r5, #0]
 800a96a:	6823      	ldr	r3, [r4, #0]
 800a96c:	f851 6b04 	ldr.w	r6, [r1], #4
 800a970:	6029      	str	r1, [r5, #0]
 800a972:	061d      	lsls	r5, r3, #24
 800a974:	d514      	bpl.n	800a9a0 <_printf_i+0x1ac>
 800a976:	07df      	lsls	r7, r3, #31
 800a978:	bf44      	itt	mi
 800a97a:	f043 0320 	orrmi.w	r3, r3, #32
 800a97e:	6023      	strmi	r3, [r4, #0]
 800a980:	b91e      	cbnz	r6, 800a98a <_printf_i+0x196>
 800a982:	6823      	ldr	r3, [r4, #0]
 800a984:	f023 0320 	bic.w	r3, r3, #32
 800a988:	6023      	str	r3, [r4, #0]
 800a98a:	2310      	movs	r3, #16
 800a98c:	e7b0      	b.n	800a8f0 <_printf_i+0xfc>
 800a98e:	6823      	ldr	r3, [r4, #0]
 800a990:	f043 0320 	orr.w	r3, r3, #32
 800a994:	6023      	str	r3, [r4, #0]
 800a996:	2378      	movs	r3, #120	; 0x78
 800a998:	4828      	ldr	r0, [pc, #160]	; (800aa3c <_printf_i+0x248>)
 800a99a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a99e:	e7e3      	b.n	800a968 <_printf_i+0x174>
 800a9a0:	0659      	lsls	r1, r3, #25
 800a9a2:	bf48      	it	mi
 800a9a4:	b2b6      	uxthmi	r6, r6
 800a9a6:	e7e6      	b.n	800a976 <_printf_i+0x182>
 800a9a8:	4615      	mov	r5, r2
 800a9aa:	e7bb      	b.n	800a924 <_printf_i+0x130>
 800a9ac:	682b      	ldr	r3, [r5, #0]
 800a9ae:	6826      	ldr	r6, [r4, #0]
 800a9b0:	6961      	ldr	r1, [r4, #20]
 800a9b2:	1d18      	adds	r0, r3, #4
 800a9b4:	6028      	str	r0, [r5, #0]
 800a9b6:	0635      	lsls	r5, r6, #24
 800a9b8:	681b      	ldr	r3, [r3, #0]
 800a9ba:	d501      	bpl.n	800a9c0 <_printf_i+0x1cc>
 800a9bc:	6019      	str	r1, [r3, #0]
 800a9be:	e002      	b.n	800a9c6 <_printf_i+0x1d2>
 800a9c0:	0670      	lsls	r0, r6, #25
 800a9c2:	d5fb      	bpl.n	800a9bc <_printf_i+0x1c8>
 800a9c4:	8019      	strh	r1, [r3, #0]
 800a9c6:	2300      	movs	r3, #0
 800a9c8:	6123      	str	r3, [r4, #16]
 800a9ca:	4615      	mov	r5, r2
 800a9cc:	e7ba      	b.n	800a944 <_printf_i+0x150>
 800a9ce:	682b      	ldr	r3, [r5, #0]
 800a9d0:	1d1a      	adds	r2, r3, #4
 800a9d2:	602a      	str	r2, [r5, #0]
 800a9d4:	681d      	ldr	r5, [r3, #0]
 800a9d6:	6862      	ldr	r2, [r4, #4]
 800a9d8:	2100      	movs	r1, #0
 800a9da:	4628      	mov	r0, r5
 800a9dc:	f7f5 fc08 	bl	80001f0 <memchr>
 800a9e0:	b108      	cbz	r0, 800a9e6 <_printf_i+0x1f2>
 800a9e2:	1b40      	subs	r0, r0, r5
 800a9e4:	6060      	str	r0, [r4, #4]
 800a9e6:	6863      	ldr	r3, [r4, #4]
 800a9e8:	6123      	str	r3, [r4, #16]
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a9f0:	e7a8      	b.n	800a944 <_printf_i+0x150>
 800a9f2:	6923      	ldr	r3, [r4, #16]
 800a9f4:	462a      	mov	r2, r5
 800a9f6:	4649      	mov	r1, r9
 800a9f8:	4640      	mov	r0, r8
 800a9fa:	47d0      	blx	sl
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	d0ab      	beq.n	800a958 <_printf_i+0x164>
 800aa00:	6823      	ldr	r3, [r4, #0]
 800aa02:	079b      	lsls	r3, r3, #30
 800aa04:	d413      	bmi.n	800aa2e <_printf_i+0x23a>
 800aa06:	68e0      	ldr	r0, [r4, #12]
 800aa08:	9b03      	ldr	r3, [sp, #12]
 800aa0a:	4298      	cmp	r0, r3
 800aa0c:	bfb8      	it	lt
 800aa0e:	4618      	movlt	r0, r3
 800aa10:	e7a4      	b.n	800a95c <_printf_i+0x168>
 800aa12:	2301      	movs	r3, #1
 800aa14:	4632      	mov	r2, r6
 800aa16:	4649      	mov	r1, r9
 800aa18:	4640      	mov	r0, r8
 800aa1a:	47d0      	blx	sl
 800aa1c:	3001      	adds	r0, #1
 800aa1e:	d09b      	beq.n	800a958 <_printf_i+0x164>
 800aa20:	3501      	adds	r5, #1
 800aa22:	68e3      	ldr	r3, [r4, #12]
 800aa24:	9903      	ldr	r1, [sp, #12]
 800aa26:	1a5b      	subs	r3, r3, r1
 800aa28:	42ab      	cmp	r3, r5
 800aa2a:	dcf2      	bgt.n	800aa12 <_printf_i+0x21e>
 800aa2c:	e7eb      	b.n	800aa06 <_printf_i+0x212>
 800aa2e:	2500      	movs	r5, #0
 800aa30:	f104 0619 	add.w	r6, r4, #25
 800aa34:	e7f5      	b.n	800aa22 <_printf_i+0x22e>
 800aa36:	bf00      	nop
 800aa38:	0801055e 	.word	0x0801055e
 800aa3c:	0801056f 	.word	0x0801056f

0800aa40 <_scanf_float>:
 800aa40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa44:	b087      	sub	sp, #28
 800aa46:	4617      	mov	r7, r2
 800aa48:	9303      	str	r3, [sp, #12]
 800aa4a:	688b      	ldr	r3, [r1, #8]
 800aa4c:	1e5a      	subs	r2, r3, #1
 800aa4e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800aa52:	bf83      	ittte	hi
 800aa54:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800aa58:	195b      	addhi	r3, r3, r5
 800aa5a:	9302      	strhi	r3, [sp, #8]
 800aa5c:	2300      	movls	r3, #0
 800aa5e:	bf86      	itte	hi
 800aa60:	f240 135d 	movwhi	r3, #349	; 0x15d
 800aa64:	608b      	strhi	r3, [r1, #8]
 800aa66:	9302      	strls	r3, [sp, #8]
 800aa68:	680b      	ldr	r3, [r1, #0]
 800aa6a:	468b      	mov	fp, r1
 800aa6c:	2500      	movs	r5, #0
 800aa6e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800aa72:	f84b 3b1c 	str.w	r3, [fp], #28
 800aa76:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800aa7a:	4680      	mov	r8, r0
 800aa7c:	460c      	mov	r4, r1
 800aa7e:	465e      	mov	r6, fp
 800aa80:	46aa      	mov	sl, r5
 800aa82:	46a9      	mov	r9, r5
 800aa84:	9501      	str	r5, [sp, #4]
 800aa86:	68a2      	ldr	r2, [r4, #8]
 800aa88:	b152      	cbz	r2, 800aaa0 <_scanf_float+0x60>
 800aa8a:	683b      	ldr	r3, [r7, #0]
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	2b4e      	cmp	r3, #78	; 0x4e
 800aa90:	d864      	bhi.n	800ab5c <_scanf_float+0x11c>
 800aa92:	2b40      	cmp	r3, #64	; 0x40
 800aa94:	d83c      	bhi.n	800ab10 <_scanf_float+0xd0>
 800aa96:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800aa9a:	b2c8      	uxtb	r0, r1
 800aa9c:	280e      	cmp	r0, #14
 800aa9e:	d93a      	bls.n	800ab16 <_scanf_float+0xd6>
 800aaa0:	f1b9 0f00 	cmp.w	r9, #0
 800aaa4:	d003      	beq.n	800aaae <_scanf_float+0x6e>
 800aaa6:	6823      	ldr	r3, [r4, #0]
 800aaa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800aaac:	6023      	str	r3, [r4, #0]
 800aaae:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aab2:	f1ba 0f01 	cmp.w	sl, #1
 800aab6:	f200 8113 	bhi.w	800ace0 <_scanf_float+0x2a0>
 800aaba:	455e      	cmp	r6, fp
 800aabc:	f200 8105 	bhi.w	800acca <_scanf_float+0x28a>
 800aac0:	2501      	movs	r5, #1
 800aac2:	4628      	mov	r0, r5
 800aac4:	b007      	add	sp, #28
 800aac6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aaca:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800aace:	2a0d      	cmp	r2, #13
 800aad0:	d8e6      	bhi.n	800aaa0 <_scanf_float+0x60>
 800aad2:	a101      	add	r1, pc, #4	; (adr r1, 800aad8 <_scanf_float+0x98>)
 800aad4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aad8:	0800ac17 	.word	0x0800ac17
 800aadc:	0800aaa1 	.word	0x0800aaa1
 800aae0:	0800aaa1 	.word	0x0800aaa1
 800aae4:	0800aaa1 	.word	0x0800aaa1
 800aae8:	0800ac77 	.word	0x0800ac77
 800aaec:	0800ac4f 	.word	0x0800ac4f
 800aaf0:	0800aaa1 	.word	0x0800aaa1
 800aaf4:	0800aaa1 	.word	0x0800aaa1
 800aaf8:	0800ac25 	.word	0x0800ac25
 800aafc:	0800aaa1 	.word	0x0800aaa1
 800ab00:	0800aaa1 	.word	0x0800aaa1
 800ab04:	0800aaa1 	.word	0x0800aaa1
 800ab08:	0800aaa1 	.word	0x0800aaa1
 800ab0c:	0800abdd 	.word	0x0800abdd
 800ab10:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800ab14:	e7db      	b.n	800aace <_scanf_float+0x8e>
 800ab16:	290e      	cmp	r1, #14
 800ab18:	d8c2      	bhi.n	800aaa0 <_scanf_float+0x60>
 800ab1a:	a001      	add	r0, pc, #4	; (adr r0, 800ab20 <_scanf_float+0xe0>)
 800ab1c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800ab20:	0800abcf 	.word	0x0800abcf
 800ab24:	0800aaa1 	.word	0x0800aaa1
 800ab28:	0800abcf 	.word	0x0800abcf
 800ab2c:	0800ac63 	.word	0x0800ac63
 800ab30:	0800aaa1 	.word	0x0800aaa1
 800ab34:	0800ab7d 	.word	0x0800ab7d
 800ab38:	0800abb9 	.word	0x0800abb9
 800ab3c:	0800abb9 	.word	0x0800abb9
 800ab40:	0800abb9 	.word	0x0800abb9
 800ab44:	0800abb9 	.word	0x0800abb9
 800ab48:	0800abb9 	.word	0x0800abb9
 800ab4c:	0800abb9 	.word	0x0800abb9
 800ab50:	0800abb9 	.word	0x0800abb9
 800ab54:	0800abb9 	.word	0x0800abb9
 800ab58:	0800abb9 	.word	0x0800abb9
 800ab5c:	2b6e      	cmp	r3, #110	; 0x6e
 800ab5e:	d809      	bhi.n	800ab74 <_scanf_float+0x134>
 800ab60:	2b60      	cmp	r3, #96	; 0x60
 800ab62:	d8b2      	bhi.n	800aaca <_scanf_float+0x8a>
 800ab64:	2b54      	cmp	r3, #84	; 0x54
 800ab66:	d077      	beq.n	800ac58 <_scanf_float+0x218>
 800ab68:	2b59      	cmp	r3, #89	; 0x59
 800ab6a:	d199      	bne.n	800aaa0 <_scanf_float+0x60>
 800ab6c:	2d07      	cmp	r5, #7
 800ab6e:	d197      	bne.n	800aaa0 <_scanf_float+0x60>
 800ab70:	2508      	movs	r5, #8
 800ab72:	e029      	b.n	800abc8 <_scanf_float+0x188>
 800ab74:	2b74      	cmp	r3, #116	; 0x74
 800ab76:	d06f      	beq.n	800ac58 <_scanf_float+0x218>
 800ab78:	2b79      	cmp	r3, #121	; 0x79
 800ab7a:	e7f6      	b.n	800ab6a <_scanf_float+0x12a>
 800ab7c:	6821      	ldr	r1, [r4, #0]
 800ab7e:	05c8      	lsls	r0, r1, #23
 800ab80:	d51a      	bpl.n	800abb8 <_scanf_float+0x178>
 800ab82:	9b02      	ldr	r3, [sp, #8]
 800ab84:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800ab88:	6021      	str	r1, [r4, #0]
 800ab8a:	f109 0901 	add.w	r9, r9, #1
 800ab8e:	b11b      	cbz	r3, 800ab98 <_scanf_float+0x158>
 800ab90:	3b01      	subs	r3, #1
 800ab92:	3201      	adds	r2, #1
 800ab94:	9302      	str	r3, [sp, #8]
 800ab96:	60a2      	str	r2, [r4, #8]
 800ab98:	68a3      	ldr	r3, [r4, #8]
 800ab9a:	3b01      	subs	r3, #1
 800ab9c:	60a3      	str	r3, [r4, #8]
 800ab9e:	6923      	ldr	r3, [r4, #16]
 800aba0:	3301      	adds	r3, #1
 800aba2:	6123      	str	r3, [r4, #16]
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	3b01      	subs	r3, #1
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	607b      	str	r3, [r7, #4]
 800abac:	f340 8084 	ble.w	800acb8 <_scanf_float+0x278>
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	3301      	adds	r3, #1
 800abb4:	603b      	str	r3, [r7, #0]
 800abb6:	e766      	b.n	800aa86 <_scanf_float+0x46>
 800abb8:	eb1a 0f05 	cmn.w	sl, r5
 800abbc:	f47f af70 	bne.w	800aaa0 <_scanf_float+0x60>
 800abc0:	6822      	ldr	r2, [r4, #0]
 800abc2:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800abc6:	6022      	str	r2, [r4, #0]
 800abc8:	f806 3b01 	strb.w	r3, [r6], #1
 800abcc:	e7e4      	b.n	800ab98 <_scanf_float+0x158>
 800abce:	6822      	ldr	r2, [r4, #0]
 800abd0:	0610      	lsls	r0, r2, #24
 800abd2:	f57f af65 	bpl.w	800aaa0 <_scanf_float+0x60>
 800abd6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800abda:	e7f4      	b.n	800abc6 <_scanf_float+0x186>
 800abdc:	f1ba 0f00 	cmp.w	sl, #0
 800abe0:	d10e      	bne.n	800ac00 <_scanf_float+0x1c0>
 800abe2:	f1b9 0f00 	cmp.w	r9, #0
 800abe6:	d10e      	bne.n	800ac06 <_scanf_float+0x1c6>
 800abe8:	6822      	ldr	r2, [r4, #0]
 800abea:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800abee:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800abf2:	d108      	bne.n	800ac06 <_scanf_float+0x1c6>
 800abf4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800abf8:	6022      	str	r2, [r4, #0]
 800abfa:	f04f 0a01 	mov.w	sl, #1
 800abfe:	e7e3      	b.n	800abc8 <_scanf_float+0x188>
 800ac00:	f1ba 0f02 	cmp.w	sl, #2
 800ac04:	d055      	beq.n	800acb2 <_scanf_float+0x272>
 800ac06:	2d01      	cmp	r5, #1
 800ac08:	d002      	beq.n	800ac10 <_scanf_float+0x1d0>
 800ac0a:	2d04      	cmp	r5, #4
 800ac0c:	f47f af48 	bne.w	800aaa0 <_scanf_float+0x60>
 800ac10:	3501      	adds	r5, #1
 800ac12:	b2ed      	uxtb	r5, r5
 800ac14:	e7d8      	b.n	800abc8 <_scanf_float+0x188>
 800ac16:	f1ba 0f01 	cmp.w	sl, #1
 800ac1a:	f47f af41 	bne.w	800aaa0 <_scanf_float+0x60>
 800ac1e:	f04f 0a02 	mov.w	sl, #2
 800ac22:	e7d1      	b.n	800abc8 <_scanf_float+0x188>
 800ac24:	b97d      	cbnz	r5, 800ac46 <_scanf_float+0x206>
 800ac26:	f1b9 0f00 	cmp.w	r9, #0
 800ac2a:	f47f af3c 	bne.w	800aaa6 <_scanf_float+0x66>
 800ac2e:	6822      	ldr	r2, [r4, #0]
 800ac30:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800ac34:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800ac38:	f47f af39 	bne.w	800aaae <_scanf_float+0x6e>
 800ac3c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ac40:	6022      	str	r2, [r4, #0]
 800ac42:	2501      	movs	r5, #1
 800ac44:	e7c0      	b.n	800abc8 <_scanf_float+0x188>
 800ac46:	2d03      	cmp	r5, #3
 800ac48:	d0e2      	beq.n	800ac10 <_scanf_float+0x1d0>
 800ac4a:	2d05      	cmp	r5, #5
 800ac4c:	e7de      	b.n	800ac0c <_scanf_float+0x1cc>
 800ac4e:	2d02      	cmp	r5, #2
 800ac50:	f47f af26 	bne.w	800aaa0 <_scanf_float+0x60>
 800ac54:	2503      	movs	r5, #3
 800ac56:	e7b7      	b.n	800abc8 <_scanf_float+0x188>
 800ac58:	2d06      	cmp	r5, #6
 800ac5a:	f47f af21 	bne.w	800aaa0 <_scanf_float+0x60>
 800ac5e:	2507      	movs	r5, #7
 800ac60:	e7b2      	b.n	800abc8 <_scanf_float+0x188>
 800ac62:	6822      	ldr	r2, [r4, #0]
 800ac64:	0591      	lsls	r1, r2, #22
 800ac66:	f57f af1b 	bpl.w	800aaa0 <_scanf_float+0x60>
 800ac6a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800ac6e:	6022      	str	r2, [r4, #0]
 800ac70:	f8cd 9004 	str.w	r9, [sp, #4]
 800ac74:	e7a8      	b.n	800abc8 <_scanf_float+0x188>
 800ac76:	6822      	ldr	r2, [r4, #0]
 800ac78:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800ac7c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800ac80:	d006      	beq.n	800ac90 <_scanf_float+0x250>
 800ac82:	0550      	lsls	r0, r2, #21
 800ac84:	f57f af0c 	bpl.w	800aaa0 <_scanf_float+0x60>
 800ac88:	f1b9 0f00 	cmp.w	r9, #0
 800ac8c:	f43f af0f 	beq.w	800aaae <_scanf_float+0x6e>
 800ac90:	0591      	lsls	r1, r2, #22
 800ac92:	bf58      	it	pl
 800ac94:	9901      	ldrpl	r1, [sp, #4]
 800ac96:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800ac9a:	bf58      	it	pl
 800ac9c:	eba9 0101 	subpl.w	r1, r9, r1
 800aca0:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800aca4:	bf58      	it	pl
 800aca6:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800acaa:	6022      	str	r2, [r4, #0]
 800acac:	f04f 0900 	mov.w	r9, #0
 800acb0:	e78a      	b.n	800abc8 <_scanf_float+0x188>
 800acb2:	f04f 0a03 	mov.w	sl, #3
 800acb6:	e787      	b.n	800abc8 <_scanf_float+0x188>
 800acb8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800acbc:	4639      	mov	r1, r7
 800acbe:	4640      	mov	r0, r8
 800acc0:	4798      	blx	r3
 800acc2:	2800      	cmp	r0, #0
 800acc4:	f43f aedf 	beq.w	800aa86 <_scanf_float+0x46>
 800acc8:	e6ea      	b.n	800aaa0 <_scanf_float+0x60>
 800acca:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800acce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acd2:	463a      	mov	r2, r7
 800acd4:	4640      	mov	r0, r8
 800acd6:	4798      	blx	r3
 800acd8:	6923      	ldr	r3, [r4, #16]
 800acda:	3b01      	subs	r3, #1
 800acdc:	6123      	str	r3, [r4, #16]
 800acde:	e6ec      	b.n	800aaba <_scanf_float+0x7a>
 800ace0:	1e6b      	subs	r3, r5, #1
 800ace2:	2b06      	cmp	r3, #6
 800ace4:	d825      	bhi.n	800ad32 <_scanf_float+0x2f2>
 800ace6:	2d02      	cmp	r5, #2
 800ace8:	d836      	bhi.n	800ad58 <_scanf_float+0x318>
 800acea:	455e      	cmp	r6, fp
 800acec:	f67f aee8 	bls.w	800aac0 <_scanf_float+0x80>
 800acf0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800acf4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800acf8:	463a      	mov	r2, r7
 800acfa:	4640      	mov	r0, r8
 800acfc:	4798      	blx	r3
 800acfe:	6923      	ldr	r3, [r4, #16]
 800ad00:	3b01      	subs	r3, #1
 800ad02:	6123      	str	r3, [r4, #16]
 800ad04:	e7f1      	b.n	800acea <_scanf_float+0x2aa>
 800ad06:	9802      	ldr	r0, [sp, #8]
 800ad08:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad0c:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800ad10:	9002      	str	r0, [sp, #8]
 800ad12:	463a      	mov	r2, r7
 800ad14:	4640      	mov	r0, r8
 800ad16:	4798      	blx	r3
 800ad18:	6923      	ldr	r3, [r4, #16]
 800ad1a:	3b01      	subs	r3, #1
 800ad1c:	6123      	str	r3, [r4, #16]
 800ad1e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ad22:	fa5f fa8a 	uxtb.w	sl, sl
 800ad26:	f1ba 0f02 	cmp.w	sl, #2
 800ad2a:	d1ec      	bne.n	800ad06 <_scanf_float+0x2c6>
 800ad2c:	3d03      	subs	r5, #3
 800ad2e:	b2ed      	uxtb	r5, r5
 800ad30:	1b76      	subs	r6, r6, r5
 800ad32:	6823      	ldr	r3, [r4, #0]
 800ad34:	05da      	lsls	r2, r3, #23
 800ad36:	d52f      	bpl.n	800ad98 <_scanf_float+0x358>
 800ad38:	055b      	lsls	r3, r3, #21
 800ad3a:	d510      	bpl.n	800ad5e <_scanf_float+0x31e>
 800ad3c:	455e      	cmp	r6, fp
 800ad3e:	f67f aebf 	bls.w	800aac0 <_scanf_float+0x80>
 800ad42:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad46:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800ad4a:	463a      	mov	r2, r7
 800ad4c:	4640      	mov	r0, r8
 800ad4e:	4798      	blx	r3
 800ad50:	6923      	ldr	r3, [r4, #16]
 800ad52:	3b01      	subs	r3, #1
 800ad54:	6123      	str	r3, [r4, #16]
 800ad56:	e7f1      	b.n	800ad3c <_scanf_float+0x2fc>
 800ad58:	46aa      	mov	sl, r5
 800ad5a:	9602      	str	r6, [sp, #8]
 800ad5c:	e7df      	b.n	800ad1e <_scanf_float+0x2de>
 800ad5e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800ad62:	6923      	ldr	r3, [r4, #16]
 800ad64:	2965      	cmp	r1, #101	; 0x65
 800ad66:	f103 33ff 	add.w	r3, r3, #4294967295
 800ad6a:	f106 35ff 	add.w	r5, r6, #4294967295
 800ad6e:	6123      	str	r3, [r4, #16]
 800ad70:	d00c      	beq.n	800ad8c <_scanf_float+0x34c>
 800ad72:	2945      	cmp	r1, #69	; 0x45
 800ad74:	d00a      	beq.n	800ad8c <_scanf_float+0x34c>
 800ad76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad7a:	463a      	mov	r2, r7
 800ad7c:	4640      	mov	r0, r8
 800ad7e:	4798      	blx	r3
 800ad80:	6923      	ldr	r3, [r4, #16]
 800ad82:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800ad86:	3b01      	subs	r3, #1
 800ad88:	1eb5      	subs	r5, r6, #2
 800ad8a:	6123      	str	r3, [r4, #16]
 800ad8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ad90:	463a      	mov	r2, r7
 800ad92:	4640      	mov	r0, r8
 800ad94:	4798      	blx	r3
 800ad96:	462e      	mov	r6, r5
 800ad98:	6825      	ldr	r5, [r4, #0]
 800ad9a:	f015 0510 	ands.w	r5, r5, #16
 800ad9e:	d159      	bne.n	800ae54 <_scanf_float+0x414>
 800ada0:	7035      	strb	r5, [r6, #0]
 800ada2:	6823      	ldr	r3, [r4, #0]
 800ada4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ada8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800adac:	d11b      	bne.n	800ade6 <_scanf_float+0x3a6>
 800adae:	9b01      	ldr	r3, [sp, #4]
 800adb0:	454b      	cmp	r3, r9
 800adb2:	eba3 0209 	sub.w	r2, r3, r9
 800adb6:	d123      	bne.n	800ae00 <_scanf_float+0x3c0>
 800adb8:	2200      	movs	r2, #0
 800adba:	4659      	mov	r1, fp
 800adbc:	4640      	mov	r0, r8
 800adbe:	f000 fe99 	bl	800baf4 <_strtod_r>
 800adc2:	6822      	ldr	r2, [r4, #0]
 800adc4:	9b03      	ldr	r3, [sp, #12]
 800adc6:	f012 0f02 	tst.w	r2, #2
 800adca:	ec57 6b10 	vmov	r6, r7, d0
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	d021      	beq.n	800ae16 <_scanf_float+0x3d6>
 800add2:	9903      	ldr	r1, [sp, #12]
 800add4:	1d1a      	adds	r2, r3, #4
 800add6:	600a      	str	r2, [r1, #0]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	e9c3 6700 	strd	r6, r7, [r3]
 800adde:	68e3      	ldr	r3, [r4, #12]
 800ade0:	3301      	adds	r3, #1
 800ade2:	60e3      	str	r3, [r4, #12]
 800ade4:	e66d      	b.n	800aac2 <_scanf_float+0x82>
 800ade6:	9b04      	ldr	r3, [sp, #16]
 800ade8:	2b00      	cmp	r3, #0
 800adea:	d0e5      	beq.n	800adb8 <_scanf_float+0x378>
 800adec:	9905      	ldr	r1, [sp, #20]
 800adee:	230a      	movs	r3, #10
 800adf0:	462a      	mov	r2, r5
 800adf2:	3101      	adds	r1, #1
 800adf4:	4640      	mov	r0, r8
 800adf6:	f000 ff05 	bl	800bc04 <_strtol_r>
 800adfa:	9b04      	ldr	r3, [sp, #16]
 800adfc:	9e05      	ldr	r6, [sp, #20]
 800adfe:	1ac2      	subs	r2, r0, r3
 800ae00:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800ae04:	429e      	cmp	r6, r3
 800ae06:	bf28      	it	cs
 800ae08:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800ae0c:	4912      	ldr	r1, [pc, #72]	; (800ae58 <_scanf_float+0x418>)
 800ae0e:	4630      	mov	r0, r6
 800ae10:	f000 f82c 	bl	800ae6c <siprintf>
 800ae14:	e7d0      	b.n	800adb8 <_scanf_float+0x378>
 800ae16:	9903      	ldr	r1, [sp, #12]
 800ae18:	f012 0f04 	tst.w	r2, #4
 800ae1c:	f103 0204 	add.w	r2, r3, #4
 800ae20:	600a      	str	r2, [r1, #0]
 800ae22:	d1d9      	bne.n	800add8 <_scanf_float+0x398>
 800ae24:	f8d3 8000 	ldr.w	r8, [r3]
 800ae28:	ee10 2a10 	vmov	r2, s0
 800ae2c:	ee10 0a10 	vmov	r0, s0
 800ae30:	463b      	mov	r3, r7
 800ae32:	4639      	mov	r1, r7
 800ae34:	f7f5 fe82 	bl	8000b3c <__aeabi_dcmpun>
 800ae38:	b128      	cbz	r0, 800ae46 <_scanf_float+0x406>
 800ae3a:	4808      	ldr	r0, [pc, #32]	; (800ae5c <_scanf_float+0x41c>)
 800ae3c:	f000 f810 	bl	800ae60 <nanf>
 800ae40:	ed88 0a00 	vstr	s0, [r8]
 800ae44:	e7cb      	b.n	800adde <_scanf_float+0x39e>
 800ae46:	4630      	mov	r0, r6
 800ae48:	4639      	mov	r1, r7
 800ae4a:	f7f5 fed5 	bl	8000bf8 <__aeabi_d2f>
 800ae4e:	f8c8 0000 	str.w	r0, [r8]
 800ae52:	e7c4      	b.n	800adde <_scanf_float+0x39e>
 800ae54:	2500      	movs	r5, #0
 800ae56:	e634      	b.n	800aac2 <_scanf_float+0x82>
 800ae58:	08010580 	.word	0x08010580
 800ae5c:	08010988 	.word	0x08010988

0800ae60 <nanf>:
 800ae60:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800ae68 <nanf+0x8>
 800ae64:	4770      	bx	lr
 800ae66:	bf00      	nop
 800ae68:	7fc00000 	.word	0x7fc00000

0800ae6c <siprintf>:
 800ae6c:	b40e      	push	{r1, r2, r3}
 800ae6e:	b500      	push	{lr}
 800ae70:	b09c      	sub	sp, #112	; 0x70
 800ae72:	ab1d      	add	r3, sp, #116	; 0x74
 800ae74:	9002      	str	r0, [sp, #8]
 800ae76:	9006      	str	r0, [sp, #24]
 800ae78:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800ae7c:	4809      	ldr	r0, [pc, #36]	; (800aea4 <siprintf+0x38>)
 800ae7e:	9107      	str	r1, [sp, #28]
 800ae80:	9104      	str	r1, [sp, #16]
 800ae82:	4909      	ldr	r1, [pc, #36]	; (800aea8 <siprintf+0x3c>)
 800ae84:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae88:	9105      	str	r1, [sp, #20]
 800ae8a:	6800      	ldr	r0, [r0, #0]
 800ae8c:	9301      	str	r3, [sp, #4]
 800ae8e:	a902      	add	r1, sp, #8
 800ae90:	f002 fed6 	bl	800dc40 <_svfiprintf_r>
 800ae94:	9b02      	ldr	r3, [sp, #8]
 800ae96:	2200      	movs	r2, #0
 800ae98:	701a      	strb	r2, [r3, #0]
 800ae9a:	b01c      	add	sp, #112	; 0x70
 800ae9c:	f85d eb04 	ldr.w	lr, [sp], #4
 800aea0:	b003      	add	sp, #12
 800aea2:	4770      	bx	lr
 800aea4:	20000234 	.word	0x20000234
 800aea8:	ffff0208 	.word	0xffff0208

0800aeac <sulp>:
 800aeac:	b570      	push	{r4, r5, r6, lr}
 800aeae:	4604      	mov	r4, r0
 800aeb0:	460d      	mov	r5, r1
 800aeb2:	ec45 4b10 	vmov	d0, r4, r5
 800aeb6:	4616      	mov	r6, r2
 800aeb8:	f002 fc20 	bl	800d6fc <__ulp>
 800aebc:	ec51 0b10 	vmov	r0, r1, d0
 800aec0:	b17e      	cbz	r6, 800aee2 <sulp+0x36>
 800aec2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800aec6:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	dd09      	ble.n	800aee2 <sulp+0x36>
 800aece:	051b      	lsls	r3, r3, #20
 800aed0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800aed4:	2400      	movs	r4, #0
 800aed6:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800aeda:	4622      	mov	r2, r4
 800aedc:	462b      	mov	r3, r5
 800aede:	f7f5 fb93 	bl	8000608 <__aeabi_dmul>
 800aee2:	bd70      	pop	{r4, r5, r6, pc}
 800aee4:	0000      	movs	r0, r0
	...

0800aee8 <_strtod_l>:
 800aee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeec:	ed2d 8b02 	vpush	{d8}
 800aef0:	b09d      	sub	sp, #116	; 0x74
 800aef2:	461f      	mov	r7, r3
 800aef4:	2300      	movs	r3, #0
 800aef6:	9318      	str	r3, [sp, #96]	; 0x60
 800aef8:	4ba2      	ldr	r3, [pc, #648]	; (800b184 <_strtod_l+0x29c>)
 800aefa:	9213      	str	r2, [sp, #76]	; 0x4c
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	9305      	str	r3, [sp, #20]
 800af00:	4604      	mov	r4, r0
 800af02:	4618      	mov	r0, r3
 800af04:	4688      	mov	r8, r1
 800af06:	f7f5 f96b 	bl	80001e0 <strlen>
 800af0a:	f04f 0a00 	mov.w	sl, #0
 800af0e:	4605      	mov	r5, r0
 800af10:	f04f 0b00 	mov.w	fp, #0
 800af14:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800af18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800af1a:	781a      	ldrb	r2, [r3, #0]
 800af1c:	2a2b      	cmp	r2, #43	; 0x2b
 800af1e:	d04e      	beq.n	800afbe <_strtod_l+0xd6>
 800af20:	d83b      	bhi.n	800af9a <_strtod_l+0xb2>
 800af22:	2a0d      	cmp	r2, #13
 800af24:	d834      	bhi.n	800af90 <_strtod_l+0xa8>
 800af26:	2a08      	cmp	r2, #8
 800af28:	d834      	bhi.n	800af94 <_strtod_l+0xac>
 800af2a:	2a00      	cmp	r2, #0
 800af2c:	d03e      	beq.n	800afac <_strtod_l+0xc4>
 800af2e:	2300      	movs	r3, #0
 800af30:	930a      	str	r3, [sp, #40]	; 0x28
 800af32:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800af34:	7833      	ldrb	r3, [r6, #0]
 800af36:	2b30      	cmp	r3, #48	; 0x30
 800af38:	f040 80b0 	bne.w	800b09c <_strtod_l+0x1b4>
 800af3c:	7873      	ldrb	r3, [r6, #1]
 800af3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800af42:	2b58      	cmp	r3, #88	; 0x58
 800af44:	d168      	bne.n	800b018 <_strtod_l+0x130>
 800af46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af48:	9301      	str	r3, [sp, #4]
 800af4a:	ab18      	add	r3, sp, #96	; 0x60
 800af4c:	9702      	str	r7, [sp, #8]
 800af4e:	9300      	str	r3, [sp, #0]
 800af50:	4a8d      	ldr	r2, [pc, #564]	; (800b188 <_strtod_l+0x2a0>)
 800af52:	ab19      	add	r3, sp, #100	; 0x64
 800af54:	a917      	add	r1, sp, #92	; 0x5c
 800af56:	4620      	mov	r0, r4
 800af58:	f001 fd38 	bl	800c9cc <__gethex>
 800af5c:	f010 0707 	ands.w	r7, r0, #7
 800af60:	4605      	mov	r5, r0
 800af62:	d005      	beq.n	800af70 <_strtod_l+0x88>
 800af64:	2f06      	cmp	r7, #6
 800af66:	d12c      	bne.n	800afc2 <_strtod_l+0xda>
 800af68:	3601      	adds	r6, #1
 800af6a:	2300      	movs	r3, #0
 800af6c:	9617      	str	r6, [sp, #92]	; 0x5c
 800af6e:	930a      	str	r3, [sp, #40]	; 0x28
 800af70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800af72:	2b00      	cmp	r3, #0
 800af74:	f040 8590 	bne.w	800ba98 <_strtod_l+0xbb0>
 800af78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af7a:	b1eb      	cbz	r3, 800afb8 <_strtod_l+0xd0>
 800af7c:	4652      	mov	r2, sl
 800af7e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800af82:	ec43 2b10 	vmov	d0, r2, r3
 800af86:	b01d      	add	sp, #116	; 0x74
 800af88:	ecbd 8b02 	vpop	{d8}
 800af8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af90:	2a20      	cmp	r2, #32
 800af92:	d1cc      	bne.n	800af2e <_strtod_l+0x46>
 800af94:	3301      	adds	r3, #1
 800af96:	9317      	str	r3, [sp, #92]	; 0x5c
 800af98:	e7be      	b.n	800af18 <_strtod_l+0x30>
 800af9a:	2a2d      	cmp	r2, #45	; 0x2d
 800af9c:	d1c7      	bne.n	800af2e <_strtod_l+0x46>
 800af9e:	2201      	movs	r2, #1
 800afa0:	920a      	str	r2, [sp, #40]	; 0x28
 800afa2:	1c5a      	adds	r2, r3, #1
 800afa4:	9217      	str	r2, [sp, #92]	; 0x5c
 800afa6:	785b      	ldrb	r3, [r3, #1]
 800afa8:	2b00      	cmp	r3, #0
 800afaa:	d1c2      	bne.n	800af32 <_strtod_l+0x4a>
 800afac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800afae:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	f040 856e 	bne.w	800ba94 <_strtod_l+0xbac>
 800afb8:	4652      	mov	r2, sl
 800afba:	465b      	mov	r3, fp
 800afbc:	e7e1      	b.n	800af82 <_strtod_l+0x9a>
 800afbe:	2200      	movs	r2, #0
 800afc0:	e7ee      	b.n	800afa0 <_strtod_l+0xb8>
 800afc2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800afc4:	b13a      	cbz	r2, 800afd6 <_strtod_l+0xee>
 800afc6:	2135      	movs	r1, #53	; 0x35
 800afc8:	a81a      	add	r0, sp, #104	; 0x68
 800afca:	f002 fca2 	bl	800d912 <__copybits>
 800afce:	9918      	ldr	r1, [sp, #96]	; 0x60
 800afd0:	4620      	mov	r0, r4
 800afd2:	f002 f861 	bl	800d098 <_Bfree>
 800afd6:	3f01      	subs	r7, #1
 800afd8:	2f04      	cmp	r7, #4
 800afda:	d806      	bhi.n	800afea <_strtod_l+0x102>
 800afdc:	e8df f007 	tbb	[pc, r7]
 800afe0:	1714030a 	.word	0x1714030a
 800afe4:	0a          	.byte	0x0a
 800afe5:	00          	.byte	0x00
 800afe6:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800afea:	0728      	lsls	r0, r5, #28
 800afec:	d5c0      	bpl.n	800af70 <_strtod_l+0x88>
 800afee:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800aff2:	e7bd      	b.n	800af70 <_strtod_l+0x88>
 800aff4:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800aff8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800affa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800affe:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800b002:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800b006:	e7f0      	b.n	800afea <_strtod_l+0x102>
 800b008:	f8df b180 	ldr.w	fp, [pc, #384]	; 800b18c <_strtod_l+0x2a4>
 800b00c:	e7ed      	b.n	800afea <_strtod_l+0x102>
 800b00e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800b012:	f04f 3aff 	mov.w	sl, #4294967295
 800b016:	e7e8      	b.n	800afea <_strtod_l+0x102>
 800b018:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b01a:	1c5a      	adds	r2, r3, #1
 800b01c:	9217      	str	r2, [sp, #92]	; 0x5c
 800b01e:	785b      	ldrb	r3, [r3, #1]
 800b020:	2b30      	cmp	r3, #48	; 0x30
 800b022:	d0f9      	beq.n	800b018 <_strtod_l+0x130>
 800b024:	2b00      	cmp	r3, #0
 800b026:	d0a3      	beq.n	800af70 <_strtod_l+0x88>
 800b028:	2301      	movs	r3, #1
 800b02a:	f04f 0900 	mov.w	r9, #0
 800b02e:	9304      	str	r3, [sp, #16]
 800b030:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b032:	9308      	str	r3, [sp, #32]
 800b034:	f8cd 901c 	str.w	r9, [sp, #28]
 800b038:	464f      	mov	r7, r9
 800b03a:	220a      	movs	r2, #10
 800b03c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800b03e:	7806      	ldrb	r6, [r0, #0]
 800b040:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800b044:	b2d9      	uxtb	r1, r3
 800b046:	2909      	cmp	r1, #9
 800b048:	d92a      	bls.n	800b0a0 <_strtod_l+0x1b8>
 800b04a:	9905      	ldr	r1, [sp, #20]
 800b04c:	462a      	mov	r2, r5
 800b04e:	f002 ff0f 	bl	800de70 <strncmp>
 800b052:	b398      	cbz	r0, 800b0bc <_strtod_l+0x1d4>
 800b054:	2000      	movs	r0, #0
 800b056:	4632      	mov	r2, r6
 800b058:	463d      	mov	r5, r7
 800b05a:	9005      	str	r0, [sp, #20]
 800b05c:	4603      	mov	r3, r0
 800b05e:	2a65      	cmp	r2, #101	; 0x65
 800b060:	d001      	beq.n	800b066 <_strtod_l+0x17e>
 800b062:	2a45      	cmp	r2, #69	; 0x45
 800b064:	d118      	bne.n	800b098 <_strtod_l+0x1b0>
 800b066:	b91d      	cbnz	r5, 800b070 <_strtod_l+0x188>
 800b068:	9a04      	ldr	r2, [sp, #16]
 800b06a:	4302      	orrs	r2, r0
 800b06c:	d09e      	beq.n	800afac <_strtod_l+0xc4>
 800b06e:	2500      	movs	r5, #0
 800b070:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800b074:	f108 0201 	add.w	r2, r8, #1
 800b078:	9217      	str	r2, [sp, #92]	; 0x5c
 800b07a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800b07e:	2a2b      	cmp	r2, #43	; 0x2b
 800b080:	d075      	beq.n	800b16e <_strtod_l+0x286>
 800b082:	2a2d      	cmp	r2, #45	; 0x2d
 800b084:	d07b      	beq.n	800b17e <_strtod_l+0x296>
 800b086:	f04f 0c00 	mov.w	ip, #0
 800b08a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800b08e:	2909      	cmp	r1, #9
 800b090:	f240 8082 	bls.w	800b198 <_strtod_l+0x2b0>
 800b094:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800b098:	2600      	movs	r6, #0
 800b09a:	e09d      	b.n	800b1d8 <_strtod_l+0x2f0>
 800b09c:	2300      	movs	r3, #0
 800b09e:	e7c4      	b.n	800b02a <_strtod_l+0x142>
 800b0a0:	2f08      	cmp	r7, #8
 800b0a2:	bfd8      	it	le
 800b0a4:	9907      	ldrle	r1, [sp, #28]
 800b0a6:	f100 0001 	add.w	r0, r0, #1
 800b0aa:	bfda      	itte	le
 800b0ac:	fb02 3301 	mlale	r3, r2, r1, r3
 800b0b0:	9307      	strle	r3, [sp, #28]
 800b0b2:	fb02 3909 	mlagt	r9, r2, r9, r3
 800b0b6:	3701      	adds	r7, #1
 800b0b8:	9017      	str	r0, [sp, #92]	; 0x5c
 800b0ba:	e7bf      	b.n	800b03c <_strtod_l+0x154>
 800b0bc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0be:	195a      	adds	r2, r3, r5
 800b0c0:	9217      	str	r2, [sp, #92]	; 0x5c
 800b0c2:	5d5a      	ldrb	r2, [r3, r5]
 800b0c4:	2f00      	cmp	r7, #0
 800b0c6:	d037      	beq.n	800b138 <_strtod_l+0x250>
 800b0c8:	9005      	str	r0, [sp, #20]
 800b0ca:	463d      	mov	r5, r7
 800b0cc:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800b0d0:	2b09      	cmp	r3, #9
 800b0d2:	d912      	bls.n	800b0fa <_strtod_l+0x212>
 800b0d4:	2301      	movs	r3, #1
 800b0d6:	e7c2      	b.n	800b05e <_strtod_l+0x176>
 800b0d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0da:	1c5a      	adds	r2, r3, #1
 800b0dc:	9217      	str	r2, [sp, #92]	; 0x5c
 800b0de:	785a      	ldrb	r2, [r3, #1]
 800b0e0:	3001      	adds	r0, #1
 800b0e2:	2a30      	cmp	r2, #48	; 0x30
 800b0e4:	d0f8      	beq.n	800b0d8 <_strtod_l+0x1f0>
 800b0e6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800b0ea:	2b08      	cmp	r3, #8
 800b0ec:	f200 84d9 	bhi.w	800baa2 <_strtod_l+0xbba>
 800b0f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b0f2:	9005      	str	r0, [sp, #20]
 800b0f4:	2000      	movs	r0, #0
 800b0f6:	9308      	str	r3, [sp, #32]
 800b0f8:	4605      	mov	r5, r0
 800b0fa:	3a30      	subs	r2, #48	; 0x30
 800b0fc:	f100 0301 	add.w	r3, r0, #1
 800b100:	d014      	beq.n	800b12c <_strtod_l+0x244>
 800b102:	9905      	ldr	r1, [sp, #20]
 800b104:	4419      	add	r1, r3
 800b106:	9105      	str	r1, [sp, #20]
 800b108:	462b      	mov	r3, r5
 800b10a:	eb00 0e05 	add.w	lr, r0, r5
 800b10e:	210a      	movs	r1, #10
 800b110:	4573      	cmp	r3, lr
 800b112:	d113      	bne.n	800b13c <_strtod_l+0x254>
 800b114:	182b      	adds	r3, r5, r0
 800b116:	2b08      	cmp	r3, #8
 800b118:	f105 0501 	add.w	r5, r5, #1
 800b11c:	4405      	add	r5, r0
 800b11e:	dc1c      	bgt.n	800b15a <_strtod_l+0x272>
 800b120:	9907      	ldr	r1, [sp, #28]
 800b122:	230a      	movs	r3, #10
 800b124:	fb03 2301 	mla	r3, r3, r1, r2
 800b128:	9307      	str	r3, [sp, #28]
 800b12a:	2300      	movs	r3, #0
 800b12c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b12e:	1c51      	adds	r1, r2, #1
 800b130:	9117      	str	r1, [sp, #92]	; 0x5c
 800b132:	7852      	ldrb	r2, [r2, #1]
 800b134:	4618      	mov	r0, r3
 800b136:	e7c9      	b.n	800b0cc <_strtod_l+0x1e4>
 800b138:	4638      	mov	r0, r7
 800b13a:	e7d2      	b.n	800b0e2 <_strtod_l+0x1fa>
 800b13c:	2b08      	cmp	r3, #8
 800b13e:	dc04      	bgt.n	800b14a <_strtod_l+0x262>
 800b140:	9e07      	ldr	r6, [sp, #28]
 800b142:	434e      	muls	r6, r1
 800b144:	9607      	str	r6, [sp, #28]
 800b146:	3301      	adds	r3, #1
 800b148:	e7e2      	b.n	800b110 <_strtod_l+0x228>
 800b14a:	f103 0c01 	add.w	ip, r3, #1
 800b14e:	f1bc 0f10 	cmp.w	ip, #16
 800b152:	bfd8      	it	le
 800b154:	fb01 f909 	mulle.w	r9, r1, r9
 800b158:	e7f5      	b.n	800b146 <_strtod_l+0x25e>
 800b15a:	2d10      	cmp	r5, #16
 800b15c:	bfdc      	itt	le
 800b15e:	230a      	movle	r3, #10
 800b160:	fb03 2909 	mlale	r9, r3, r9, r2
 800b164:	e7e1      	b.n	800b12a <_strtod_l+0x242>
 800b166:	2300      	movs	r3, #0
 800b168:	9305      	str	r3, [sp, #20]
 800b16a:	2301      	movs	r3, #1
 800b16c:	e77c      	b.n	800b068 <_strtod_l+0x180>
 800b16e:	f04f 0c00 	mov.w	ip, #0
 800b172:	f108 0202 	add.w	r2, r8, #2
 800b176:	9217      	str	r2, [sp, #92]	; 0x5c
 800b178:	f898 2002 	ldrb.w	r2, [r8, #2]
 800b17c:	e785      	b.n	800b08a <_strtod_l+0x1a2>
 800b17e:	f04f 0c01 	mov.w	ip, #1
 800b182:	e7f6      	b.n	800b172 <_strtod_l+0x28a>
 800b184:	080107d0 	.word	0x080107d0
 800b188:	08010588 	.word	0x08010588
 800b18c:	7ff00000 	.word	0x7ff00000
 800b190:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b192:	1c51      	adds	r1, r2, #1
 800b194:	9117      	str	r1, [sp, #92]	; 0x5c
 800b196:	7852      	ldrb	r2, [r2, #1]
 800b198:	2a30      	cmp	r2, #48	; 0x30
 800b19a:	d0f9      	beq.n	800b190 <_strtod_l+0x2a8>
 800b19c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800b1a0:	2908      	cmp	r1, #8
 800b1a2:	f63f af79 	bhi.w	800b098 <_strtod_l+0x1b0>
 800b1a6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800b1aa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b1ac:	9206      	str	r2, [sp, #24]
 800b1ae:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b1b0:	1c51      	adds	r1, r2, #1
 800b1b2:	9117      	str	r1, [sp, #92]	; 0x5c
 800b1b4:	7852      	ldrb	r2, [r2, #1]
 800b1b6:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800b1ba:	2e09      	cmp	r6, #9
 800b1bc:	d937      	bls.n	800b22e <_strtod_l+0x346>
 800b1be:	9e06      	ldr	r6, [sp, #24]
 800b1c0:	1b89      	subs	r1, r1, r6
 800b1c2:	2908      	cmp	r1, #8
 800b1c4:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800b1c8:	dc02      	bgt.n	800b1d0 <_strtod_l+0x2e8>
 800b1ca:	4576      	cmp	r6, lr
 800b1cc:	bfa8      	it	ge
 800b1ce:	4676      	movge	r6, lr
 800b1d0:	f1bc 0f00 	cmp.w	ip, #0
 800b1d4:	d000      	beq.n	800b1d8 <_strtod_l+0x2f0>
 800b1d6:	4276      	negs	r6, r6
 800b1d8:	2d00      	cmp	r5, #0
 800b1da:	d14d      	bne.n	800b278 <_strtod_l+0x390>
 800b1dc:	9904      	ldr	r1, [sp, #16]
 800b1de:	4301      	orrs	r1, r0
 800b1e0:	f47f aec6 	bne.w	800af70 <_strtod_l+0x88>
 800b1e4:	2b00      	cmp	r3, #0
 800b1e6:	f47f aee1 	bne.w	800afac <_strtod_l+0xc4>
 800b1ea:	2a69      	cmp	r2, #105	; 0x69
 800b1ec:	d027      	beq.n	800b23e <_strtod_l+0x356>
 800b1ee:	dc24      	bgt.n	800b23a <_strtod_l+0x352>
 800b1f0:	2a49      	cmp	r2, #73	; 0x49
 800b1f2:	d024      	beq.n	800b23e <_strtod_l+0x356>
 800b1f4:	2a4e      	cmp	r2, #78	; 0x4e
 800b1f6:	f47f aed9 	bne.w	800afac <_strtod_l+0xc4>
 800b1fa:	499f      	ldr	r1, [pc, #636]	; (800b478 <_strtod_l+0x590>)
 800b1fc:	a817      	add	r0, sp, #92	; 0x5c
 800b1fe:	f001 fe3d 	bl	800ce7c <__match>
 800b202:	2800      	cmp	r0, #0
 800b204:	f43f aed2 	beq.w	800afac <_strtod_l+0xc4>
 800b208:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b20a:	781b      	ldrb	r3, [r3, #0]
 800b20c:	2b28      	cmp	r3, #40	; 0x28
 800b20e:	d12d      	bne.n	800b26c <_strtod_l+0x384>
 800b210:	499a      	ldr	r1, [pc, #616]	; (800b47c <_strtod_l+0x594>)
 800b212:	aa1a      	add	r2, sp, #104	; 0x68
 800b214:	a817      	add	r0, sp, #92	; 0x5c
 800b216:	f001 fe45 	bl	800cea4 <__hexnan>
 800b21a:	2805      	cmp	r0, #5
 800b21c:	d126      	bne.n	800b26c <_strtod_l+0x384>
 800b21e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800b220:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800b224:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800b228:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800b22c:	e6a0      	b.n	800af70 <_strtod_l+0x88>
 800b22e:	210a      	movs	r1, #10
 800b230:	fb01 2e0e 	mla	lr, r1, lr, r2
 800b234:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800b238:	e7b9      	b.n	800b1ae <_strtod_l+0x2c6>
 800b23a:	2a6e      	cmp	r2, #110	; 0x6e
 800b23c:	e7db      	b.n	800b1f6 <_strtod_l+0x30e>
 800b23e:	4990      	ldr	r1, [pc, #576]	; (800b480 <_strtod_l+0x598>)
 800b240:	a817      	add	r0, sp, #92	; 0x5c
 800b242:	f001 fe1b 	bl	800ce7c <__match>
 800b246:	2800      	cmp	r0, #0
 800b248:	f43f aeb0 	beq.w	800afac <_strtod_l+0xc4>
 800b24c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b24e:	498d      	ldr	r1, [pc, #564]	; (800b484 <_strtod_l+0x59c>)
 800b250:	3b01      	subs	r3, #1
 800b252:	a817      	add	r0, sp, #92	; 0x5c
 800b254:	9317      	str	r3, [sp, #92]	; 0x5c
 800b256:	f001 fe11 	bl	800ce7c <__match>
 800b25a:	b910      	cbnz	r0, 800b262 <_strtod_l+0x37a>
 800b25c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b25e:	3301      	adds	r3, #1
 800b260:	9317      	str	r3, [sp, #92]	; 0x5c
 800b262:	f8df b230 	ldr.w	fp, [pc, #560]	; 800b494 <_strtod_l+0x5ac>
 800b266:	f04f 0a00 	mov.w	sl, #0
 800b26a:	e681      	b.n	800af70 <_strtod_l+0x88>
 800b26c:	4886      	ldr	r0, [pc, #536]	; (800b488 <_strtod_l+0x5a0>)
 800b26e:	f002 fde7 	bl	800de40 <nan>
 800b272:	ec5b ab10 	vmov	sl, fp, d0
 800b276:	e67b      	b.n	800af70 <_strtod_l+0x88>
 800b278:	9b05      	ldr	r3, [sp, #20]
 800b27a:	9807      	ldr	r0, [sp, #28]
 800b27c:	1af3      	subs	r3, r6, r3
 800b27e:	2f00      	cmp	r7, #0
 800b280:	bf08      	it	eq
 800b282:	462f      	moveq	r7, r5
 800b284:	2d10      	cmp	r5, #16
 800b286:	9306      	str	r3, [sp, #24]
 800b288:	46a8      	mov	r8, r5
 800b28a:	bfa8      	it	ge
 800b28c:	f04f 0810 	movge.w	r8, #16
 800b290:	f7f5 f940 	bl	8000514 <__aeabi_ui2d>
 800b294:	2d09      	cmp	r5, #9
 800b296:	4682      	mov	sl, r0
 800b298:	468b      	mov	fp, r1
 800b29a:	dd13      	ble.n	800b2c4 <_strtod_l+0x3dc>
 800b29c:	4b7b      	ldr	r3, [pc, #492]	; (800b48c <_strtod_l+0x5a4>)
 800b29e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800b2a2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800b2a6:	f7f5 f9af 	bl	8000608 <__aeabi_dmul>
 800b2aa:	4682      	mov	sl, r0
 800b2ac:	4648      	mov	r0, r9
 800b2ae:	468b      	mov	fp, r1
 800b2b0:	f7f5 f930 	bl	8000514 <__aeabi_ui2d>
 800b2b4:	4602      	mov	r2, r0
 800b2b6:	460b      	mov	r3, r1
 800b2b8:	4650      	mov	r0, sl
 800b2ba:	4659      	mov	r1, fp
 800b2bc:	f7f4 ffee 	bl	800029c <__adddf3>
 800b2c0:	4682      	mov	sl, r0
 800b2c2:	468b      	mov	fp, r1
 800b2c4:	2d0f      	cmp	r5, #15
 800b2c6:	dc38      	bgt.n	800b33a <_strtod_l+0x452>
 800b2c8:	9b06      	ldr	r3, [sp, #24]
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	f43f ae50 	beq.w	800af70 <_strtod_l+0x88>
 800b2d0:	dd24      	ble.n	800b31c <_strtod_l+0x434>
 800b2d2:	2b16      	cmp	r3, #22
 800b2d4:	dc0b      	bgt.n	800b2ee <_strtod_l+0x406>
 800b2d6:	496d      	ldr	r1, [pc, #436]	; (800b48c <_strtod_l+0x5a4>)
 800b2d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b2dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b2e0:	4652      	mov	r2, sl
 800b2e2:	465b      	mov	r3, fp
 800b2e4:	f7f5 f990 	bl	8000608 <__aeabi_dmul>
 800b2e8:	4682      	mov	sl, r0
 800b2ea:	468b      	mov	fp, r1
 800b2ec:	e640      	b.n	800af70 <_strtod_l+0x88>
 800b2ee:	9a06      	ldr	r2, [sp, #24]
 800b2f0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	db20      	blt.n	800b33a <_strtod_l+0x452>
 800b2f8:	4c64      	ldr	r4, [pc, #400]	; (800b48c <_strtod_l+0x5a4>)
 800b2fa:	f1c5 050f 	rsb	r5, r5, #15
 800b2fe:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800b302:	4652      	mov	r2, sl
 800b304:	465b      	mov	r3, fp
 800b306:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b30a:	f7f5 f97d 	bl	8000608 <__aeabi_dmul>
 800b30e:	9b06      	ldr	r3, [sp, #24]
 800b310:	1b5d      	subs	r5, r3, r5
 800b312:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800b316:	e9d4 2300 	ldrd	r2, r3, [r4]
 800b31a:	e7e3      	b.n	800b2e4 <_strtod_l+0x3fc>
 800b31c:	9b06      	ldr	r3, [sp, #24]
 800b31e:	3316      	adds	r3, #22
 800b320:	db0b      	blt.n	800b33a <_strtod_l+0x452>
 800b322:	9b05      	ldr	r3, [sp, #20]
 800b324:	1b9e      	subs	r6, r3, r6
 800b326:	4b59      	ldr	r3, [pc, #356]	; (800b48c <_strtod_l+0x5a4>)
 800b328:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800b32c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800b330:	4650      	mov	r0, sl
 800b332:	4659      	mov	r1, fp
 800b334:	f7f5 fa92 	bl	800085c <__aeabi_ddiv>
 800b338:	e7d6      	b.n	800b2e8 <_strtod_l+0x400>
 800b33a:	9b06      	ldr	r3, [sp, #24]
 800b33c:	eba5 0808 	sub.w	r8, r5, r8
 800b340:	4498      	add	r8, r3
 800b342:	f1b8 0f00 	cmp.w	r8, #0
 800b346:	dd74      	ble.n	800b432 <_strtod_l+0x54a>
 800b348:	f018 030f 	ands.w	r3, r8, #15
 800b34c:	d00a      	beq.n	800b364 <_strtod_l+0x47c>
 800b34e:	494f      	ldr	r1, [pc, #316]	; (800b48c <_strtod_l+0x5a4>)
 800b350:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800b354:	4652      	mov	r2, sl
 800b356:	465b      	mov	r3, fp
 800b358:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b35c:	f7f5 f954 	bl	8000608 <__aeabi_dmul>
 800b360:	4682      	mov	sl, r0
 800b362:	468b      	mov	fp, r1
 800b364:	f038 080f 	bics.w	r8, r8, #15
 800b368:	d04f      	beq.n	800b40a <_strtod_l+0x522>
 800b36a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800b36e:	dd22      	ble.n	800b3b6 <_strtod_l+0x4ce>
 800b370:	2500      	movs	r5, #0
 800b372:	462e      	mov	r6, r5
 800b374:	9507      	str	r5, [sp, #28]
 800b376:	9505      	str	r5, [sp, #20]
 800b378:	2322      	movs	r3, #34	; 0x22
 800b37a:	f8df b118 	ldr.w	fp, [pc, #280]	; 800b494 <_strtod_l+0x5ac>
 800b37e:	6023      	str	r3, [r4, #0]
 800b380:	f04f 0a00 	mov.w	sl, #0
 800b384:	9b07      	ldr	r3, [sp, #28]
 800b386:	2b00      	cmp	r3, #0
 800b388:	f43f adf2 	beq.w	800af70 <_strtod_l+0x88>
 800b38c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b38e:	4620      	mov	r0, r4
 800b390:	f001 fe82 	bl	800d098 <_Bfree>
 800b394:	9905      	ldr	r1, [sp, #20]
 800b396:	4620      	mov	r0, r4
 800b398:	f001 fe7e 	bl	800d098 <_Bfree>
 800b39c:	4631      	mov	r1, r6
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f001 fe7a 	bl	800d098 <_Bfree>
 800b3a4:	9907      	ldr	r1, [sp, #28]
 800b3a6:	4620      	mov	r0, r4
 800b3a8:	f001 fe76 	bl	800d098 <_Bfree>
 800b3ac:	4629      	mov	r1, r5
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	f001 fe72 	bl	800d098 <_Bfree>
 800b3b4:	e5dc      	b.n	800af70 <_strtod_l+0x88>
 800b3b6:	4b36      	ldr	r3, [pc, #216]	; (800b490 <_strtod_l+0x5a8>)
 800b3b8:	9304      	str	r3, [sp, #16]
 800b3ba:	2300      	movs	r3, #0
 800b3bc:	ea4f 1828 	mov.w	r8, r8, asr #4
 800b3c0:	4650      	mov	r0, sl
 800b3c2:	4659      	mov	r1, fp
 800b3c4:	4699      	mov	r9, r3
 800b3c6:	f1b8 0f01 	cmp.w	r8, #1
 800b3ca:	dc21      	bgt.n	800b410 <_strtod_l+0x528>
 800b3cc:	b10b      	cbz	r3, 800b3d2 <_strtod_l+0x4ea>
 800b3ce:	4682      	mov	sl, r0
 800b3d0:	468b      	mov	fp, r1
 800b3d2:	4b2f      	ldr	r3, [pc, #188]	; (800b490 <_strtod_l+0x5a8>)
 800b3d4:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800b3d8:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800b3dc:	4652      	mov	r2, sl
 800b3de:	465b      	mov	r3, fp
 800b3e0:	e9d9 0100 	ldrd	r0, r1, [r9]
 800b3e4:	f7f5 f910 	bl	8000608 <__aeabi_dmul>
 800b3e8:	4b2a      	ldr	r3, [pc, #168]	; (800b494 <_strtod_l+0x5ac>)
 800b3ea:	460a      	mov	r2, r1
 800b3ec:	400b      	ands	r3, r1
 800b3ee:	492a      	ldr	r1, [pc, #168]	; (800b498 <_strtod_l+0x5b0>)
 800b3f0:	428b      	cmp	r3, r1
 800b3f2:	4682      	mov	sl, r0
 800b3f4:	d8bc      	bhi.n	800b370 <_strtod_l+0x488>
 800b3f6:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800b3fa:	428b      	cmp	r3, r1
 800b3fc:	bf86      	itte	hi
 800b3fe:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800b49c <_strtod_l+0x5b4>
 800b402:	f04f 3aff 	movhi.w	sl, #4294967295
 800b406:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800b40a:	2300      	movs	r3, #0
 800b40c:	9304      	str	r3, [sp, #16]
 800b40e:	e084      	b.n	800b51a <_strtod_l+0x632>
 800b410:	f018 0f01 	tst.w	r8, #1
 800b414:	d005      	beq.n	800b422 <_strtod_l+0x53a>
 800b416:	9b04      	ldr	r3, [sp, #16]
 800b418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b41c:	f7f5 f8f4 	bl	8000608 <__aeabi_dmul>
 800b420:	2301      	movs	r3, #1
 800b422:	9a04      	ldr	r2, [sp, #16]
 800b424:	3208      	adds	r2, #8
 800b426:	f109 0901 	add.w	r9, r9, #1
 800b42a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800b42e:	9204      	str	r2, [sp, #16]
 800b430:	e7c9      	b.n	800b3c6 <_strtod_l+0x4de>
 800b432:	d0ea      	beq.n	800b40a <_strtod_l+0x522>
 800b434:	f1c8 0800 	rsb	r8, r8, #0
 800b438:	f018 020f 	ands.w	r2, r8, #15
 800b43c:	d00a      	beq.n	800b454 <_strtod_l+0x56c>
 800b43e:	4b13      	ldr	r3, [pc, #76]	; (800b48c <_strtod_l+0x5a4>)
 800b440:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800b444:	4650      	mov	r0, sl
 800b446:	4659      	mov	r1, fp
 800b448:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b44c:	f7f5 fa06 	bl	800085c <__aeabi_ddiv>
 800b450:	4682      	mov	sl, r0
 800b452:	468b      	mov	fp, r1
 800b454:	ea5f 1828 	movs.w	r8, r8, asr #4
 800b458:	d0d7      	beq.n	800b40a <_strtod_l+0x522>
 800b45a:	f1b8 0f1f 	cmp.w	r8, #31
 800b45e:	dd1f      	ble.n	800b4a0 <_strtod_l+0x5b8>
 800b460:	2500      	movs	r5, #0
 800b462:	462e      	mov	r6, r5
 800b464:	9507      	str	r5, [sp, #28]
 800b466:	9505      	str	r5, [sp, #20]
 800b468:	2322      	movs	r3, #34	; 0x22
 800b46a:	f04f 0a00 	mov.w	sl, #0
 800b46e:	f04f 0b00 	mov.w	fp, #0
 800b472:	6023      	str	r3, [r4, #0]
 800b474:	e786      	b.n	800b384 <_strtod_l+0x49c>
 800b476:	bf00      	nop
 800b478:	08010559 	.word	0x08010559
 800b47c:	0801059c 	.word	0x0801059c
 800b480:	08010551 	.word	0x08010551
 800b484:	080106dc 	.word	0x080106dc
 800b488:	08010988 	.word	0x08010988
 800b48c:	08010868 	.word	0x08010868
 800b490:	08010840 	.word	0x08010840
 800b494:	7ff00000 	.word	0x7ff00000
 800b498:	7ca00000 	.word	0x7ca00000
 800b49c:	7fefffff 	.word	0x7fefffff
 800b4a0:	f018 0310 	ands.w	r3, r8, #16
 800b4a4:	bf18      	it	ne
 800b4a6:	236a      	movne	r3, #106	; 0x6a
 800b4a8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800b858 <_strtod_l+0x970>
 800b4ac:	9304      	str	r3, [sp, #16]
 800b4ae:	4650      	mov	r0, sl
 800b4b0:	4659      	mov	r1, fp
 800b4b2:	2300      	movs	r3, #0
 800b4b4:	f018 0f01 	tst.w	r8, #1
 800b4b8:	d004      	beq.n	800b4c4 <_strtod_l+0x5dc>
 800b4ba:	e9d9 2300 	ldrd	r2, r3, [r9]
 800b4be:	f7f5 f8a3 	bl	8000608 <__aeabi_dmul>
 800b4c2:	2301      	movs	r3, #1
 800b4c4:	ea5f 0868 	movs.w	r8, r8, asr #1
 800b4c8:	f109 0908 	add.w	r9, r9, #8
 800b4cc:	d1f2      	bne.n	800b4b4 <_strtod_l+0x5cc>
 800b4ce:	b10b      	cbz	r3, 800b4d4 <_strtod_l+0x5ec>
 800b4d0:	4682      	mov	sl, r0
 800b4d2:	468b      	mov	fp, r1
 800b4d4:	9b04      	ldr	r3, [sp, #16]
 800b4d6:	b1c3      	cbz	r3, 800b50a <_strtod_l+0x622>
 800b4d8:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800b4dc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	4659      	mov	r1, fp
 800b4e4:	dd11      	ble.n	800b50a <_strtod_l+0x622>
 800b4e6:	2b1f      	cmp	r3, #31
 800b4e8:	f340 8124 	ble.w	800b734 <_strtod_l+0x84c>
 800b4ec:	2b34      	cmp	r3, #52	; 0x34
 800b4ee:	bfde      	ittt	le
 800b4f0:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800b4f4:	f04f 33ff 	movle.w	r3, #4294967295
 800b4f8:	fa03 f202 	lslle.w	r2, r3, r2
 800b4fc:	f04f 0a00 	mov.w	sl, #0
 800b500:	bfcc      	ite	gt
 800b502:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800b506:	ea02 0b01 	andle.w	fp, r2, r1
 800b50a:	2200      	movs	r2, #0
 800b50c:	2300      	movs	r3, #0
 800b50e:	4650      	mov	r0, sl
 800b510:	4659      	mov	r1, fp
 800b512:	f7f5 fae1 	bl	8000ad8 <__aeabi_dcmpeq>
 800b516:	2800      	cmp	r0, #0
 800b518:	d1a2      	bne.n	800b460 <_strtod_l+0x578>
 800b51a:	9b07      	ldr	r3, [sp, #28]
 800b51c:	9300      	str	r3, [sp, #0]
 800b51e:	9908      	ldr	r1, [sp, #32]
 800b520:	462b      	mov	r3, r5
 800b522:	463a      	mov	r2, r7
 800b524:	4620      	mov	r0, r4
 800b526:	f001 fe1f 	bl	800d168 <__s2b>
 800b52a:	9007      	str	r0, [sp, #28]
 800b52c:	2800      	cmp	r0, #0
 800b52e:	f43f af1f 	beq.w	800b370 <_strtod_l+0x488>
 800b532:	9b05      	ldr	r3, [sp, #20]
 800b534:	1b9e      	subs	r6, r3, r6
 800b536:	9b06      	ldr	r3, [sp, #24]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	bfb4      	ite	lt
 800b53c:	4633      	movlt	r3, r6
 800b53e:	2300      	movge	r3, #0
 800b540:	930c      	str	r3, [sp, #48]	; 0x30
 800b542:	9b06      	ldr	r3, [sp, #24]
 800b544:	2500      	movs	r5, #0
 800b546:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800b54a:	9312      	str	r3, [sp, #72]	; 0x48
 800b54c:	462e      	mov	r6, r5
 800b54e:	9b07      	ldr	r3, [sp, #28]
 800b550:	4620      	mov	r0, r4
 800b552:	6859      	ldr	r1, [r3, #4]
 800b554:	f001 fd60 	bl	800d018 <_Balloc>
 800b558:	9005      	str	r0, [sp, #20]
 800b55a:	2800      	cmp	r0, #0
 800b55c:	f43f af0c 	beq.w	800b378 <_strtod_l+0x490>
 800b560:	9b07      	ldr	r3, [sp, #28]
 800b562:	691a      	ldr	r2, [r3, #16]
 800b564:	3202      	adds	r2, #2
 800b566:	f103 010c 	add.w	r1, r3, #12
 800b56a:	0092      	lsls	r2, r2, #2
 800b56c:	300c      	adds	r0, #12
 800b56e:	f7fe fde7 	bl	800a140 <memcpy>
 800b572:	ec4b ab10 	vmov	d0, sl, fp
 800b576:	aa1a      	add	r2, sp, #104	; 0x68
 800b578:	a919      	add	r1, sp, #100	; 0x64
 800b57a:	4620      	mov	r0, r4
 800b57c:	f002 f93a 	bl	800d7f4 <__d2b>
 800b580:	ec4b ab18 	vmov	d8, sl, fp
 800b584:	9018      	str	r0, [sp, #96]	; 0x60
 800b586:	2800      	cmp	r0, #0
 800b588:	f43f aef6 	beq.w	800b378 <_strtod_l+0x490>
 800b58c:	2101      	movs	r1, #1
 800b58e:	4620      	mov	r0, r4
 800b590:	f001 fe84 	bl	800d29c <__i2b>
 800b594:	4606      	mov	r6, r0
 800b596:	2800      	cmp	r0, #0
 800b598:	f43f aeee 	beq.w	800b378 <_strtod_l+0x490>
 800b59c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800b59e:	9904      	ldr	r1, [sp, #16]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	bfab      	itete	ge
 800b5a4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800b5a6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800b5a8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800b5aa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800b5ae:	bfac      	ite	ge
 800b5b0:	eb03 0902 	addge.w	r9, r3, r2
 800b5b4:	1ad7      	sublt	r7, r2, r3
 800b5b6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800b5b8:	eba3 0801 	sub.w	r8, r3, r1
 800b5bc:	4490      	add	r8, r2
 800b5be:	4ba1      	ldr	r3, [pc, #644]	; (800b844 <_strtod_l+0x95c>)
 800b5c0:	f108 38ff 	add.w	r8, r8, #4294967295
 800b5c4:	4598      	cmp	r8, r3
 800b5c6:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800b5ca:	f280 80c7 	bge.w	800b75c <_strtod_l+0x874>
 800b5ce:	eba3 0308 	sub.w	r3, r3, r8
 800b5d2:	2b1f      	cmp	r3, #31
 800b5d4:	eba2 0203 	sub.w	r2, r2, r3
 800b5d8:	f04f 0101 	mov.w	r1, #1
 800b5dc:	f300 80b1 	bgt.w	800b742 <_strtod_l+0x85a>
 800b5e0:	fa01 f303 	lsl.w	r3, r1, r3
 800b5e4:	930d      	str	r3, [sp, #52]	; 0x34
 800b5e6:	2300      	movs	r3, #0
 800b5e8:	9308      	str	r3, [sp, #32]
 800b5ea:	eb09 0802 	add.w	r8, r9, r2
 800b5ee:	9b04      	ldr	r3, [sp, #16]
 800b5f0:	45c1      	cmp	r9, r8
 800b5f2:	4417      	add	r7, r2
 800b5f4:	441f      	add	r7, r3
 800b5f6:	464b      	mov	r3, r9
 800b5f8:	bfa8      	it	ge
 800b5fa:	4643      	movge	r3, r8
 800b5fc:	42bb      	cmp	r3, r7
 800b5fe:	bfa8      	it	ge
 800b600:	463b      	movge	r3, r7
 800b602:	2b00      	cmp	r3, #0
 800b604:	bfc2      	ittt	gt
 800b606:	eba8 0803 	subgt.w	r8, r8, r3
 800b60a:	1aff      	subgt	r7, r7, r3
 800b60c:	eba9 0903 	subgt.w	r9, r9, r3
 800b610:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b612:	2b00      	cmp	r3, #0
 800b614:	dd17      	ble.n	800b646 <_strtod_l+0x75e>
 800b616:	4631      	mov	r1, r6
 800b618:	461a      	mov	r2, r3
 800b61a:	4620      	mov	r0, r4
 800b61c:	f001 fefe 	bl	800d41c <__pow5mult>
 800b620:	4606      	mov	r6, r0
 800b622:	2800      	cmp	r0, #0
 800b624:	f43f aea8 	beq.w	800b378 <_strtod_l+0x490>
 800b628:	4601      	mov	r1, r0
 800b62a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800b62c:	4620      	mov	r0, r4
 800b62e:	f001 fe4b 	bl	800d2c8 <__multiply>
 800b632:	900b      	str	r0, [sp, #44]	; 0x2c
 800b634:	2800      	cmp	r0, #0
 800b636:	f43f ae9f 	beq.w	800b378 <_strtod_l+0x490>
 800b63a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b63c:	4620      	mov	r0, r4
 800b63e:	f001 fd2b 	bl	800d098 <_Bfree>
 800b642:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b644:	9318      	str	r3, [sp, #96]	; 0x60
 800b646:	f1b8 0f00 	cmp.w	r8, #0
 800b64a:	f300 808c 	bgt.w	800b766 <_strtod_l+0x87e>
 800b64e:	9b06      	ldr	r3, [sp, #24]
 800b650:	2b00      	cmp	r3, #0
 800b652:	dd08      	ble.n	800b666 <_strtod_l+0x77e>
 800b654:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800b656:	9905      	ldr	r1, [sp, #20]
 800b658:	4620      	mov	r0, r4
 800b65a:	f001 fedf 	bl	800d41c <__pow5mult>
 800b65e:	9005      	str	r0, [sp, #20]
 800b660:	2800      	cmp	r0, #0
 800b662:	f43f ae89 	beq.w	800b378 <_strtod_l+0x490>
 800b666:	2f00      	cmp	r7, #0
 800b668:	dd08      	ble.n	800b67c <_strtod_l+0x794>
 800b66a:	9905      	ldr	r1, [sp, #20]
 800b66c:	463a      	mov	r2, r7
 800b66e:	4620      	mov	r0, r4
 800b670:	f001 ff2e 	bl	800d4d0 <__lshift>
 800b674:	9005      	str	r0, [sp, #20]
 800b676:	2800      	cmp	r0, #0
 800b678:	f43f ae7e 	beq.w	800b378 <_strtod_l+0x490>
 800b67c:	f1b9 0f00 	cmp.w	r9, #0
 800b680:	dd08      	ble.n	800b694 <_strtod_l+0x7ac>
 800b682:	4631      	mov	r1, r6
 800b684:	464a      	mov	r2, r9
 800b686:	4620      	mov	r0, r4
 800b688:	f001 ff22 	bl	800d4d0 <__lshift>
 800b68c:	4606      	mov	r6, r0
 800b68e:	2800      	cmp	r0, #0
 800b690:	f43f ae72 	beq.w	800b378 <_strtod_l+0x490>
 800b694:	9a05      	ldr	r2, [sp, #20]
 800b696:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b698:	4620      	mov	r0, r4
 800b69a:	f001 ffa5 	bl	800d5e8 <__mdiff>
 800b69e:	4605      	mov	r5, r0
 800b6a0:	2800      	cmp	r0, #0
 800b6a2:	f43f ae69 	beq.w	800b378 <_strtod_l+0x490>
 800b6a6:	68c3      	ldr	r3, [r0, #12]
 800b6a8:	930b      	str	r3, [sp, #44]	; 0x2c
 800b6aa:	2300      	movs	r3, #0
 800b6ac:	60c3      	str	r3, [r0, #12]
 800b6ae:	4631      	mov	r1, r6
 800b6b0:	f001 ff7e 	bl	800d5b0 <__mcmp>
 800b6b4:	2800      	cmp	r0, #0
 800b6b6:	da60      	bge.n	800b77a <_strtod_l+0x892>
 800b6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6ba:	ea53 030a 	orrs.w	r3, r3, sl
 800b6be:	f040 8082 	bne.w	800b7c6 <_strtod_l+0x8de>
 800b6c2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b6c6:	2b00      	cmp	r3, #0
 800b6c8:	d17d      	bne.n	800b7c6 <_strtod_l+0x8de>
 800b6ca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b6ce:	0d1b      	lsrs	r3, r3, #20
 800b6d0:	051b      	lsls	r3, r3, #20
 800b6d2:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800b6d6:	d976      	bls.n	800b7c6 <_strtod_l+0x8de>
 800b6d8:	696b      	ldr	r3, [r5, #20]
 800b6da:	b913      	cbnz	r3, 800b6e2 <_strtod_l+0x7fa>
 800b6dc:	692b      	ldr	r3, [r5, #16]
 800b6de:	2b01      	cmp	r3, #1
 800b6e0:	dd71      	ble.n	800b7c6 <_strtod_l+0x8de>
 800b6e2:	4629      	mov	r1, r5
 800b6e4:	2201      	movs	r2, #1
 800b6e6:	4620      	mov	r0, r4
 800b6e8:	f001 fef2 	bl	800d4d0 <__lshift>
 800b6ec:	4631      	mov	r1, r6
 800b6ee:	4605      	mov	r5, r0
 800b6f0:	f001 ff5e 	bl	800d5b0 <__mcmp>
 800b6f4:	2800      	cmp	r0, #0
 800b6f6:	dd66      	ble.n	800b7c6 <_strtod_l+0x8de>
 800b6f8:	9904      	ldr	r1, [sp, #16]
 800b6fa:	4a53      	ldr	r2, [pc, #332]	; (800b848 <_strtod_l+0x960>)
 800b6fc:	465b      	mov	r3, fp
 800b6fe:	2900      	cmp	r1, #0
 800b700:	f000 8081 	beq.w	800b806 <_strtod_l+0x91e>
 800b704:	ea02 010b 	and.w	r1, r2, fp
 800b708:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800b70c:	dc7b      	bgt.n	800b806 <_strtod_l+0x91e>
 800b70e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800b712:	f77f aea9 	ble.w	800b468 <_strtod_l+0x580>
 800b716:	4b4d      	ldr	r3, [pc, #308]	; (800b84c <_strtod_l+0x964>)
 800b718:	4650      	mov	r0, sl
 800b71a:	4659      	mov	r1, fp
 800b71c:	2200      	movs	r2, #0
 800b71e:	f7f4 ff73 	bl	8000608 <__aeabi_dmul>
 800b722:	460b      	mov	r3, r1
 800b724:	4303      	orrs	r3, r0
 800b726:	bf08      	it	eq
 800b728:	2322      	moveq	r3, #34	; 0x22
 800b72a:	4682      	mov	sl, r0
 800b72c:	468b      	mov	fp, r1
 800b72e:	bf08      	it	eq
 800b730:	6023      	streq	r3, [r4, #0]
 800b732:	e62b      	b.n	800b38c <_strtod_l+0x4a4>
 800b734:	f04f 32ff 	mov.w	r2, #4294967295
 800b738:	fa02 f303 	lsl.w	r3, r2, r3
 800b73c:	ea03 0a0a 	and.w	sl, r3, sl
 800b740:	e6e3      	b.n	800b50a <_strtod_l+0x622>
 800b742:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800b746:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800b74a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800b74e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800b752:	fa01 f308 	lsl.w	r3, r1, r8
 800b756:	9308      	str	r3, [sp, #32]
 800b758:	910d      	str	r1, [sp, #52]	; 0x34
 800b75a:	e746      	b.n	800b5ea <_strtod_l+0x702>
 800b75c:	2300      	movs	r3, #0
 800b75e:	9308      	str	r3, [sp, #32]
 800b760:	2301      	movs	r3, #1
 800b762:	930d      	str	r3, [sp, #52]	; 0x34
 800b764:	e741      	b.n	800b5ea <_strtod_l+0x702>
 800b766:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b768:	4642      	mov	r2, r8
 800b76a:	4620      	mov	r0, r4
 800b76c:	f001 feb0 	bl	800d4d0 <__lshift>
 800b770:	9018      	str	r0, [sp, #96]	; 0x60
 800b772:	2800      	cmp	r0, #0
 800b774:	f47f af6b 	bne.w	800b64e <_strtod_l+0x766>
 800b778:	e5fe      	b.n	800b378 <_strtod_l+0x490>
 800b77a:	465f      	mov	r7, fp
 800b77c:	d16e      	bne.n	800b85c <_strtod_l+0x974>
 800b77e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b780:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b784:	b342      	cbz	r2, 800b7d8 <_strtod_l+0x8f0>
 800b786:	4a32      	ldr	r2, [pc, #200]	; (800b850 <_strtod_l+0x968>)
 800b788:	4293      	cmp	r3, r2
 800b78a:	d128      	bne.n	800b7de <_strtod_l+0x8f6>
 800b78c:	9b04      	ldr	r3, [sp, #16]
 800b78e:	4651      	mov	r1, sl
 800b790:	b1eb      	cbz	r3, 800b7ce <_strtod_l+0x8e6>
 800b792:	4b2d      	ldr	r3, [pc, #180]	; (800b848 <_strtod_l+0x960>)
 800b794:	403b      	ands	r3, r7
 800b796:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800b79a:	f04f 32ff 	mov.w	r2, #4294967295
 800b79e:	d819      	bhi.n	800b7d4 <_strtod_l+0x8ec>
 800b7a0:	0d1b      	lsrs	r3, r3, #20
 800b7a2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800b7a6:	fa02 f303 	lsl.w	r3, r2, r3
 800b7aa:	4299      	cmp	r1, r3
 800b7ac:	d117      	bne.n	800b7de <_strtod_l+0x8f6>
 800b7ae:	4b29      	ldr	r3, [pc, #164]	; (800b854 <_strtod_l+0x96c>)
 800b7b0:	429f      	cmp	r7, r3
 800b7b2:	d102      	bne.n	800b7ba <_strtod_l+0x8d2>
 800b7b4:	3101      	adds	r1, #1
 800b7b6:	f43f addf 	beq.w	800b378 <_strtod_l+0x490>
 800b7ba:	4b23      	ldr	r3, [pc, #140]	; (800b848 <_strtod_l+0x960>)
 800b7bc:	403b      	ands	r3, r7
 800b7be:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800b7c2:	f04f 0a00 	mov.w	sl, #0
 800b7c6:	9b04      	ldr	r3, [sp, #16]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d1a4      	bne.n	800b716 <_strtod_l+0x82e>
 800b7cc:	e5de      	b.n	800b38c <_strtod_l+0x4a4>
 800b7ce:	f04f 33ff 	mov.w	r3, #4294967295
 800b7d2:	e7ea      	b.n	800b7aa <_strtod_l+0x8c2>
 800b7d4:	4613      	mov	r3, r2
 800b7d6:	e7e8      	b.n	800b7aa <_strtod_l+0x8c2>
 800b7d8:	ea53 030a 	orrs.w	r3, r3, sl
 800b7dc:	d08c      	beq.n	800b6f8 <_strtod_l+0x810>
 800b7de:	9b08      	ldr	r3, [sp, #32]
 800b7e0:	b1db      	cbz	r3, 800b81a <_strtod_l+0x932>
 800b7e2:	423b      	tst	r3, r7
 800b7e4:	d0ef      	beq.n	800b7c6 <_strtod_l+0x8de>
 800b7e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b7e8:	9a04      	ldr	r2, [sp, #16]
 800b7ea:	4650      	mov	r0, sl
 800b7ec:	4659      	mov	r1, fp
 800b7ee:	b1c3      	cbz	r3, 800b822 <_strtod_l+0x93a>
 800b7f0:	f7ff fb5c 	bl	800aeac <sulp>
 800b7f4:	4602      	mov	r2, r0
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	ec51 0b18 	vmov	r0, r1, d8
 800b7fc:	f7f4 fd4e 	bl	800029c <__adddf3>
 800b800:	4682      	mov	sl, r0
 800b802:	468b      	mov	fp, r1
 800b804:	e7df      	b.n	800b7c6 <_strtod_l+0x8de>
 800b806:	4013      	ands	r3, r2
 800b808:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800b80c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800b810:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800b814:	f04f 3aff 	mov.w	sl, #4294967295
 800b818:	e7d5      	b.n	800b7c6 <_strtod_l+0x8de>
 800b81a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b81c:	ea13 0f0a 	tst.w	r3, sl
 800b820:	e7e0      	b.n	800b7e4 <_strtod_l+0x8fc>
 800b822:	f7ff fb43 	bl	800aeac <sulp>
 800b826:	4602      	mov	r2, r0
 800b828:	460b      	mov	r3, r1
 800b82a:	ec51 0b18 	vmov	r0, r1, d8
 800b82e:	f7f4 fd33 	bl	8000298 <__aeabi_dsub>
 800b832:	2200      	movs	r2, #0
 800b834:	2300      	movs	r3, #0
 800b836:	4682      	mov	sl, r0
 800b838:	468b      	mov	fp, r1
 800b83a:	f7f5 f94d 	bl	8000ad8 <__aeabi_dcmpeq>
 800b83e:	2800      	cmp	r0, #0
 800b840:	d0c1      	beq.n	800b7c6 <_strtod_l+0x8de>
 800b842:	e611      	b.n	800b468 <_strtod_l+0x580>
 800b844:	fffffc02 	.word	0xfffffc02
 800b848:	7ff00000 	.word	0x7ff00000
 800b84c:	39500000 	.word	0x39500000
 800b850:	000fffff 	.word	0x000fffff
 800b854:	7fefffff 	.word	0x7fefffff
 800b858:	080105b0 	.word	0x080105b0
 800b85c:	4631      	mov	r1, r6
 800b85e:	4628      	mov	r0, r5
 800b860:	f002 f824 	bl	800d8ac <__ratio>
 800b864:	ec59 8b10 	vmov	r8, r9, d0
 800b868:	ee10 0a10 	vmov	r0, s0
 800b86c:	2200      	movs	r2, #0
 800b86e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b872:	4649      	mov	r1, r9
 800b874:	f7f5 f944 	bl	8000b00 <__aeabi_dcmple>
 800b878:	2800      	cmp	r0, #0
 800b87a:	d07a      	beq.n	800b972 <_strtod_l+0xa8a>
 800b87c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b87e:	2b00      	cmp	r3, #0
 800b880:	d04a      	beq.n	800b918 <_strtod_l+0xa30>
 800b882:	4b95      	ldr	r3, [pc, #596]	; (800bad8 <_strtod_l+0xbf0>)
 800b884:	2200      	movs	r2, #0
 800b886:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b88a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800bad8 <_strtod_l+0xbf0>
 800b88e:	f04f 0800 	mov.w	r8, #0
 800b892:	4b92      	ldr	r3, [pc, #584]	; (800badc <_strtod_l+0xbf4>)
 800b894:	403b      	ands	r3, r7
 800b896:	930d      	str	r3, [sp, #52]	; 0x34
 800b898:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b89a:	4b91      	ldr	r3, [pc, #580]	; (800bae0 <_strtod_l+0xbf8>)
 800b89c:	429a      	cmp	r2, r3
 800b89e:	f040 80b0 	bne.w	800ba02 <_strtod_l+0xb1a>
 800b8a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b8a6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800b8aa:	ec4b ab10 	vmov	d0, sl, fp
 800b8ae:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800b8b2:	f001 ff23 	bl	800d6fc <__ulp>
 800b8b6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800b8ba:	ec53 2b10 	vmov	r2, r3, d0
 800b8be:	f7f4 fea3 	bl	8000608 <__aeabi_dmul>
 800b8c2:	4652      	mov	r2, sl
 800b8c4:	465b      	mov	r3, fp
 800b8c6:	f7f4 fce9 	bl	800029c <__adddf3>
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	4983      	ldr	r1, [pc, #524]	; (800badc <_strtod_l+0xbf4>)
 800b8ce:	4a85      	ldr	r2, [pc, #532]	; (800bae4 <_strtod_l+0xbfc>)
 800b8d0:	4019      	ands	r1, r3
 800b8d2:	4291      	cmp	r1, r2
 800b8d4:	4682      	mov	sl, r0
 800b8d6:	d960      	bls.n	800b99a <_strtod_l+0xab2>
 800b8d8:	ee18 3a90 	vmov	r3, s17
 800b8dc:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800b8e0:	4293      	cmp	r3, r2
 800b8e2:	d104      	bne.n	800b8ee <_strtod_l+0xa06>
 800b8e4:	ee18 3a10 	vmov	r3, s16
 800b8e8:	3301      	adds	r3, #1
 800b8ea:	f43f ad45 	beq.w	800b378 <_strtod_l+0x490>
 800b8ee:	f8df b200 	ldr.w	fp, [pc, #512]	; 800baf0 <_strtod_l+0xc08>
 800b8f2:	f04f 3aff 	mov.w	sl, #4294967295
 800b8f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	f001 fbcd 	bl	800d098 <_Bfree>
 800b8fe:	9905      	ldr	r1, [sp, #20]
 800b900:	4620      	mov	r0, r4
 800b902:	f001 fbc9 	bl	800d098 <_Bfree>
 800b906:	4631      	mov	r1, r6
 800b908:	4620      	mov	r0, r4
 800b90a:	f001 fbc5 	bl	800d098 <_Bfree>
 800b90e:	4629      	mov	r1, r5
 800b910:	4620      	mov	r0, r4
 800b912:	f001 fbc1 	bl	800d098 <_Bfree>
 800b916:	e61a      	b.n	800b54e <_strtod_l+0x666>
 800b918:	f1ba 0f00 	cmp.w	sl, #0
 800b91c:	d11b      	bne.n	800b956 <_strtod_l+0xa6e>
 800b91e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b922:	b9f3      	cbnz	r3, 800b962 <_strtod_l+0xa7a>
 800b924:	4b6c      	ldr	r3, [pc, #432]	; (800bad8 <_strtod_l+0xbf0>)
 800b926:	2200      	movs	r2, #0
 800b928:	4640      	mov	r0, r8
 800b92a:	4649      	mov	r1, r9
 800b92c:	f7f5 f8de 	bl	8000aec <__aeabi_dcmplt>
 800b930:	b9d0      	cbnz	r0, 800b968 <_strtod_l+0xa80>
 800b932:	4640      	mov	r0, r8
 800b934:	4649      	mov	r1, r9
 800b936:	4b6c      	ldr	r3, [pc, #432]	; (800bae8 <_strtod_l+0xc00>)
 800b938:	2200      	movs	r2, #0
 800b93a:	f7f4 fe65 	bl	8000608 <__aeabi_dmul>
 800b93e:	4680      	mov	r8, r0
 800b940:	4689      	mov	r9, r1
 800b942:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800b946:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800b94a:	9315      	str	r3, [sp, #84]	; 0x54
 800b94c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800b950:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800b954:	e79d      	b.n	800b892 <_strtod_l+0x9aa>
 800b956:	f1ba 0f01 	cmp.w	sl, #1
 800b95a:	d102      	bne.n	800b962 <_strtod_l+0xa7a>
 800b95c:	2f00      	cmp	r7, #0
 800b95e:	f43f ad83 	beq.w	800b468 <_strtod_l+0x580>
 800b962:	4b62      	ldr	r3, [pc, #392]	; (800baec <_strtod_l+0xc04>)
 800b964:	2200      	movs	r2, #0
 800b966:	e78e      	b.n	800b886 <_strtod_l+0x99e>
 800b968:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800bae8 <_strtod_l+0xc00>
 800b96c:	f04f 0800 	mov.w	r8, #0
 800b970:	e7e7      	b.n	800b942 <_strtod_l+0xa5a>
 800b972:	4b5d      	ldr	r3, [pc, #372]	; (800bae8 <_strtod_l+0xc00>)
 800b974:	4640      	mov	r0, r8
 800b976:	4649      	mov	r1, r9
 800b978:	2200      	movs	r2, #0
 800b97a:	f7f4 fe45 	bl	8000608 <__aeabi_dmul>
 800b97e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b980:	4680      	mov	r8, r0
 800b982:	4689      	mov	r9, r1
 800b984:	b933      	cbnz	r3, 800b994 <_strtod_l+0xaac>
 800b986:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b98a:	900e      	str	r0, [sp, #56]	; 0x38
 800b98c:	930f      	str	r3, [sp, #60]	; 0x3c
 800b98e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800b992:	e7dd      	b.n	800b950 <_strtod_l+0xa68>
 800b994:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800b998:	e7f9      	b.n	800b98e <_strtod_l+0xaa6>
 800b99a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800b99e:	9b04      	ldr	r3, [sp, #16]
 800b9a0:	2b00      	cmp	r3, #0
 800b9a2:	d1a8      	bne.n	800b8f6 <_strtod_l+0xa0e>
 800b9a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b9a8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800b9aa:	0d1b      	lsrs	r3, r3, #20
 800b9ac:	051b      	lsls	r3, r3, #20
 800b9ae:	429a      	cmp	r2, r3
 800b9b0:	d1a1      	bne.n	800b8f6 <_strtod_l+0xa0e>
 800b9b2:	4640      	mov	r0, r8
 800b9b4:	4649      	mov	r1, r9
 800b9b6:	f7f5 f987 	bl	8000cc8 <__aeabi_d2lz>
 800b9ba:	f7f4 fdf7 	bl	80005ac <__aeabi_l2d>
 800b9be:	4602      	mov	r2, r0
 800b9c0:	460b      	mov	r3, r1
 800b9c2:	4640      	mov	r0, r8
 800b9c4:	4649      	mov	r1, r9
 800b9c6:	f7f4 fc67 	bl	8000298 <__aeabi_dsub>
 800b9ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b9cc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b9d0:	ea43 030a 	orr.w	r3, r3, sl
 800b9d4:	4313      	orrs	r3, r2
 800b9d6:	4680      	mov	r8, r0
 800b9d8:	4689      	mov	r9, r1
 800b9da:	d055      	beq.n	800ba88 <_strtod_l+0xba0>
 800b9dc:	a336      	add	r3, pc, #216	; (adr r3, 800bab8 <_strtod_l+0xbd0>)
 800b9de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e2:	f7f5 f883 	bl	8000aec <__aeabi_dcmplt>
 800b9e6:	2800      	cmp	r0, #0
 800b9e8:	f47f acd0 	bne.w	800b38c <_strtod_l+0x4a4>
 800b9ec:	a334      	add	r3, pc, #208	; (adr r3, 800bac0 <_strtod_l+0xbd8>)
 800b9ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9f2:	4640      	mov	r0, r8
 800b9f4:	4649      	mov	r1, r9
 800b9f6:	f7f5 f897 	bl	8000b28 <__aeabi_dcmpgt>
 800b9fa:	2800      	cmp	r0, #0
 800b9fc:	f43f af7b 	beq.w	800b8f6 <_strtod_l+0xa0e>
 800ba00:	e4c4      	b.n	800b38c <_strtod_l+0x4a4>
 800ba02:	9b04      	ldr	r3, [sp, #16]
 800ba04:	b333      	cbz	r3, 800ba54 <_strtod_l+0xb6c>
 800ba06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ba08:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ba0c:	d822      	bhi.n	800ba54 <_strtod_l+0xb6c>
 800ba0e:	a32e      	add	r3, pc, #184	; (adr r3, 800bac8 <_strtod_l+0xbe0>)
 800ba10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba14:	4640      	mov	r0, r8
 800ba16:	4649      	mov	r1, r9
 800ba18:	f7f5 f872 	bl	8000b00 <__aeabi_dcmple>
 800ba1c:	b1a0      	cbz	r0, 800ba48 <_strtod_l+0xb60>
 800ba1e:	4649      	mov	r1, r9
 800ba20:	4640      	mov	r0, r8
 800ba22:	f7f5 f8c9 	bl	8000bb8 <__aeabi_d2uiz>
 800ba26:	2801      	cmp	r0, #1
 800ba28:	bf38      	it	cc
 800ba2a:	2001      	movcc	r0, #1
 800ba2c:	f7f4 fd72 	bl	8000514 <__aeabi_ui2d>
 800ba30:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ba32:	4680      	mov	r8, r0
 800ba34:	4689      	mov	r9, r1
 800ba36:	bb23      	cbnz	r3, 800ba82 <_strtod_l+0xb9a>
 800ba38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ba3c:	9010      	str	r0, [sp, #64]	; 0x40
 800ba3e:	9311      	str	r3, [sp, #68]	; 0x44
 800ba40:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ba44:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ba48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ba4a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ba4c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800ba50:	1a9b      	subs	r3, r3, r2
 800ba52:	9309      	str	r3, [sp, #36]	; 0x24
 800ba54:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ba58:	eeb0 0a48 	vmov.f32	s0, s16
 800ba5c:	eef0 0a68 	vmov.f32	s1, s17
 800ba60:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ba64:	f001 fe4a 	bl	800d6fc <__ulp>
 800ba68:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ba6c:	ec53 2b10 	vmov	r2, r3, d0
 800ba70:	f7f4 fdca 	bl	8000608 <__aeabi_dmul>
 800ba74:	ec53 2b18 	vmov	r2, r3, d8
 800ba78:	f7f4 fc10 	bl	800029c <__adddf3>
 800ba7c:	4682      	mov	sl, r0
 800ba7e:	468b      	mov	fp, r1
 800ba80:	e78d      	b.n	800b99e <_strtod_l+0xab6>
 800ba82:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800ba86:	e7db      	b.n	800ba40 <_strtod_l+0xb58>
 800ba88:	a311      	add	r3, pc, #68	; (adr r3, 800bad0 <_strtod_l+0xbe8>)
 800ba8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8e:	f7f5 f82d 	bl	8000aec <__aeabi_dcmplt>
 800ba92:	e7b2      	b.n	800b9fa <_strtod_l+0xb12>
 800ba94:	2300      	movs	r3, #0
 800ba96:	930a      	str	r3, [sp, #40]	; 0x28
 800ba98:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ba9a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ba9c:	6013      	str	r3, [r2, #0]
 800ba9e:	f7ff ba6b 	b.w	800af78 <_strtod_l+0x90>
 800baa2:	2a65      	cmp	r2, #101	; 0x65
 800baa4:	f43f ab5f 	beq.w	800b166 <_strtod_l+0x27e>
 800baa8:	2a45      	cmp	r2, #69	; 0x45
 800baaa:	f43f ab5c 	beq.w	800b166 <_strtod_l+0x27e>
 800baae:	2301      	movs	r3, #1
 800bab0:	f7ff bb94 	b.w	800b1dc <_strtod_l+0x2f4>
 800bab4:	f3af 8000 	nop.w
 800bab8:	94a03595 	.word	0x94a03595
 800babc:	3fdfffff 	.word	0x3fdfffff
 800bac0:	35afe535 	.word	0x35afe535
 800bac4:	3fe00000 	.word	0x3fe00000
 800bac8:	ffc00000 	.word	0xffc00000
 800bacc:	41dfffff 	.word	0x41dfffff
 800bad0:	94a03595 	.word	0x94a03595
 800bad4:	3fcfffff 	.word	0x3fcfffff
 800bad8:	3ff00000 	.word	0x3ff00000
 800badc:	7ff00000 	.word	0x7ff00000
 800bae0:	7fe00000 	.word	0x7fe00000
 800bae4:	7c9fffff 	.word	0x7c9fffff
 800bae8:	3fe00000 	.word	0x3fe00000
 800baec:	bff00000 	.word	0xbff00000
 800baf0:	7fefffff 	.word	0x7fefffff

0800baf4 <_strtod_r>:
 800baf4:	4b01      	ldr	r3, [pc, #4]	; (800bafc <_strtod_r+0x8>)
 800baf6:	f7ff b9f7 	b.w	800aee8 <_strtod_l>
 800bafa:	bf00      	nop
 800bafc:	2000029c 	.word	0x2000029c

0800bb00 <_strtol_l.constprop.0>:
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb06:	d001      	beq.n	800bb0c <_strtol_l.constprop.0+0xc>
 800bb08:	2b24      	cmp	r3, #36	; 0x24
 800bb0a:	d906      	bls.n	800bb1a <_strtol_l.constprop.0+0x1a>
 800bb0c:	f7fe faee 	bl	800a0ec <__errno>
 800bb10:	2316      	movs	r3, #22
 800bb12:	6003      	str	r3, [r0, #0]
 800bb14:	2000      	movs	r0, #0
 800bb16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb1a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800bc00 <_strtol_l.constprop.0+0x100>
 800bb1e:	460d      	mov	r5, r1
 800bb20:	462e      	mov	r6, r5
 800bb22:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb26:	f814 700c 	ldrb.w	r7, [r4, ip]
 800bb2a:	f017 0708 	ands.w	r7, r7, #8
 800bb2e:	d1f7      	bne.n	800bb20 <_strtol_l.constprop.0+0x20>
 800bb30:	2c2d      	cmp	r4, #45	; 0x2d
 800bb32:	d132      	bne.n	800bb9a <_strtol_l.constprop.0+0x9a>
 800bb34:	782c      	ldrb	r4, [r5, #0]
 800bb36:	2701      	movs	r7, #1
 800bb38:	1cb5      	adds	r5, r6, #2
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d05b      	beq.n	800bbf6 <_strtol_l.constprop.0+0xf6>
 800bb3e:	2b10      	cmp	r3, #16
 800bb40:	d109      	bne.n	800bb56 <_strtol_l.constprop.0+0x56>
 800bb42:	2c30      	cmp	r4, #48	; 0x30
 800bb44:	d107      	bne.n	800bb56 <_strtol_l.constprop.0+0x56>
 800bb46:	782c      	ldrb	r4, [r5, #0]
 800bb48:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800bb4c:	2c58      	cmp	r4, #88	; 0x58
 800bb4e:	d14d      	bne.n	800bbec <_strtol_l.constprop.0+0xec>
 800bb50:	786c      	ldrb	r4, [r5, #1]
 800bb52:	2310      	movs	r3, #16
 800bb54:	3502      	adds	r5, #2
 800bb56:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800bb5a:	f108 38ff 	add.w	r8, r8, #4294967295
 800bb5e:	f04f 0c00 	mov.w	ip, #0
 800bb62:	fbb8 f9f3 	udiv	r9, r8, r3
 800bb66:	4666      	mov	r6, ip
 800bb68:	fb03 8a19 	mls	sl, r3, r9, r8
 800bb6c:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800bb70:	f1be 0f09 	cmp.w	lr, #9
 800bb74:	d816      	bhi.n	800bba4 <_strtol_l.constprop.0+0xa4>
 800bb76:	4674      	mov	r4, lr
 800bb78:	42a3      	cmp	r3, r4
 800bb7a:	dd24      	ble.n	800bbc6 <_strtol_l.constprop.0+0xc6>
 800bb7c:	f1bc 0f00 	cmp.w	ip, #0
 800bb80:	db1e      	blt.n	800bbc0 <_strtol_l.constprop.0+0xc0>
 800bb82:	45b1      	cmp	r9, r6
 800bb84:	d31c      	bcc.n	800bbc0 <_strtol_l.constprop.0+0xc0>
 800bb86:	d101      	bne.n	800bb8c <_strtol_l.constprop.0+0x8c>
 800bb88:	45a2      	cmp	sl, r4
 800bb8a:	db19      	blt.n	800bbc0 <_strtol_l.constprop.0+0xc0>
 800bb8c:	fb06 4603 	mla	r6, r6, r3, r4
 800bb90:	f04f 0c01 	mov.w	ip, #1
 800bb94:	f815 4b01 	ldrb.w	r4, [r5], #1
 800bb98:	e7e8      	b.n	800bb6c <_strtol_l.constprop.0+0x6c>
 800bb9a:	2c2b      	cmp	r4, #43	; 0x2b
 800bb9c:	bf04      	itt	eq
 800bb9e:	782c      	ldrbeq	r4, [r5, #0]
 800bba0:	1cb5      	addeq	r5, r6, #2
 800bba2:	e7ca      	b.n	800bb3a <_strtol_l.constprop.0+0x3a>
 800bba4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800bba8:	f1be 0f19 	cmp.w	lr, #25
 800bbac:	d801      	bhi.n	800bbb2 <_strtol_l.constprop.0+0xb2>
 800bbae:	3c37      	subs	r4, #55	; 0x37
 800bbb0:	e7e2      	b.n	800bb78 <_strtol_l.constprop.0+0x78>
 800bbb2:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800bbb6:	f1be 0f19 	cmp.w	lr, #25
 800bbba:	d804      	bhi.n	800bbc6 <_strtol_l.constprop.0+0xc6>
 800bbbc:	3c57      	subs	r4, #87	; 0x57
 800bbbe:	e7db      	b.n	800bb78 <_strtol_l.constprop.0+0x78>
 800bbc0:	f04f 3cff 	mov.w	ip, #4294967295
 800bbc4:	e7e6      	b.n	800bb94 <_strtol_l.constprop.0+0x94>
 800bbc6:	f1bc 0f00 	cmp.w	ip, #0
 800bbca:	da05      	bge.n	800bbd8 <_strtol_l.constprop.0+0xd8>
 800bbcc:	2322      	movs	r3, #34	; 0x22
 800bbce:	6003      	str	r3, [r0, #0]
 800bbd0:	4646      	mov	r6, r8
 800bbd2:	b942      	cbnz	r2, 800bbe6 <_strtol_l.constprop.0+0xe6>
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	e79e      	b.n	800bb16 <_strtol_l.constprop.0+0x16>
 800bbd8:	b107      	cbz	r7, 800bbdc <_strtol_l.constprop.0+0xdc>
 800bbda:	4276      	negs	r6, r6
 800bbdc:	2a00      	cmp	r2, #0
 800bbde:	d0f9      	beq.n	800bbd4 <_strtol_l.constprop.0+0xd4>
 800bbe0:	f1bc 0f00 	cmp.w	ip, #0
 800bbe4:	d000      	beq.n	800bbe8 <_strtol_l.constprop.0+0xe8>
 800bbe6:	1e69      	subs	r1, r5, #1
 800bbe8:	6011      	str	r1, [r2, #0]
 800bbea:	e7f3      	b.n	800bbd4 <_strtol_l.constprop.0+0xd4>
 800bbec:	2430      	movs	r4, #48	; 0x30
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d1b1      	bne.n	800bb56 <_strtol_l.constprop.0+0x56>
 800bbf2:	2308      	movs	r3, #8
 800bbf4:	e7af      	b.n	800bb56 <_strtol_l.constprop.0+0x56>
 800bbf6:	2c30      	cmp	r4, #48	; 0x30
 800bbf8:	d0a5      	beq.n	800bb46 <_strtol_l.constprop.0+0x46>
 800bbfa:	230a      	movs	r3, #10
 800bbfc:	e7ab      	b.n	800bb56 <_strtol_l.constprop.0+0x56>
 800bbfe:	bf00      	nop
 800bc00:	080105d9 	.word	0x080105d9

0800bc04 <_strtol_r>:
 800bc04:	f7ff bf7c 	b.w	800bb00 <_strtol_l.constprop.0>

0800bc08 <quorem>:
 800bc08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc0c:	6903      	ldr	r3, [r0, #16]
 800bc0e:	690c      	ldr	r4, [r1, #16]
 800bc10:	42a3      	cmp	r3, r4
 800bc12:	4607      	mov	r7, r0
 800bc14:	f2c0 8081 	blt.w	800bd1a <quorem+0x112>
 800bc18:	3c01      	subs	r4, #1
 800bc1a:	f101 0814 	add.w	r8, r1, #20
 800bc1e:	f100 0514 	add.w	r5, r0, #20
 800bc22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc26:	9301      	str	r3, [sp, #4]
 800bc28:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bc2c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc30:	3301      	adds	r3, #1
 800bc32:	429a      	cmp	r2, r3
 800bc34:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bc38:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bc3c:	fbb2 f6f3 	udiv	r6, r2, r3
 800bc40:	d331      	bcc.n	800bca6 <quorem+0x9e>
 800bc42:	f04f 0e00 	mov.w	lr, #0
 800bc46:	4640      	mov	r0, r8
 800bc48:	46ac      	mov	ip, r5
 800bc4a:	46f2      	mov	sl, lr
 800bc4c:	f850 2b04 	ldr.w	r2, [r0], #4
 800bc50:	b293      	uxth	r3, r2
 800bc52:	fb06 e303 	mla	r3, r6, r3, lr
 800bc56:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bc5a:	b29b      	uxth	r3, r3
 800bc5c:	ebaa 0303 	sub.w	r3, sl, r3
 800bc60:	f8dc a000 	ldr.w	sl, [ip]
 800bc64:	0c12      	lsrs	r2, r2, #16
 800bc66:	fa13 f38a 	uxtah	r3, r3, sl
 800bc6a:	fb06 e202 	mla	r2, r6, r2, lr
 800bc6e:	9300      	str	r3, [sp, #0]
 800bc70:	9b00      	ldr	r3, [sp, #0]
 800bc72:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc76:	b292      	uxth	r2, r2
 800bc78:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bc7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc80:	f8bd 3000 	ldrh.w	r3, [sp]
 800bc84:	4581      	cmp	r9, r0
 800bc86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc8a:	f84c 3b04 	str.w	r3, [ip], #4
 800bc8e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc92:	d2db      	bcs.n	800bc4c <quorem+0x44>
 800bc94:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc98:	b92b      	cbnz	r3, 800bca6 <quorem+0x9e>
 800bc9a:	9b01      	ldr	r3, [sp, #4]
 800bc9c:	3b04      	subs	r3, #4
 800bc9e:	429d      	cmp	r5, r3
 800bca0:	461a      	mov	r2, r3
 800bca2:	d32e      	bcc.n	800bd02 <quorem+0xfa>
 800bca4:	613c      	str	r4, [r7, #16]
 800bca6:	4638      	mov	r0, r7
 800bca8:	f001 fc82 	bl	800d5b0 <__mcmp>
 800bcac:	2800      	cmp	r0, #0
 800bcae:	db24      	blt.n	800bcfa <quorem+0xf2>
 800bcb0:	3601      	adds	r6, #1
 800bcb2:	4628      	mov	r0, r5
 800bcb4:	f04f 0c00 	mov.w	ip, #0
 800bcb8:	f858 2b04 	ldr.w	r2, [r8], #4
 800bcbc:	f8d0 e000 	ldr.w	lr, [r0]
 800bcc0:	b293      	uxth	r3, r2
 800bcc2:	ebac 0303 	sub.w	r3, ip, r3
 800bcc6:	0c12      	lsrs	r2, r2, #16
 800bcc8:	fa13 f38e 	uxtah	r3, r3, lr
 800bccc:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bcd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bcd4:	b29b      	uxth	r3, r3
 800bcd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bcda:	45c1      	cmp	r9, r8
 800bcdc:	f840 3b04 	str.w	r3, [r0], #4
 800bce0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bce4:	d2e8      	bcs.n	800bcb8 <quorem+0xb0>
 800bce6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcea:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bcee:	b922      	cbnz	r2, 800bcfa <quorem+0xf2>
 800bcf0:	3b04      	subs	r3, #4
 800bcf2:	429d      	cmp	r5, r3
 800bcf4:	461a      	mov	r2, r3
 800bcf6:	d30a      	bcc.n	800bd0e <quorem+0x106>
 800bcf8:	613c      	str	r4, [r7, #16]
 800bcfa:	4630      	mov	r0, r6
 800bcfc:	b003      	add	sp, #12
 800bcfe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd02:	6812      	ldr	r2, [r2, #0]
 800bd04:	3b04      	subs	r3, #4
 800bd06:	2a00      	cmp	r2, #0
 800bd08:	d1cc      	bne.n	800bca4 <quorem+0x9c>
 800bd0a:	3c01      	subs	r4, #1
 800bd0c:	e7c7      	b.n	800bc9e <quorem+0x96>
 800bd0e:	6812      	ldr	r2, [r2, #0]
 800bd10:	3b04      	subs	r3, #4
 800bd12:	2a00      	cmp	r2, #0
 800bd14:	d1f0      	bne.n	800bcf8 <quorem+0xf0>
 800bd16:	3c01      	subs	r4, #1
 800bd18:	e7eb      	b.n	800bcf2 <quorem+0xea>
 800bd1a:	2000      	movs	r0, #0
 800bd1c:	e7ee      	b.n	800bcfc <quorem+0xf4>
	...

0800bd20 <_dtoa_r>:
 800bd20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd24:	ed2d 8b04 	vpush	{d8-d9}
 800bd28:	ec57 6b10 	vmov	r6, r7, d0
 800bd2c:	b093      	sub	sp, #76	; 0x4c
 800bd2e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bd30:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bd34:	9106      	str	r1, [sp, #24]
 800bd36:	ee10 aa10 	vmov	sl, s0
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	9209      	str	r2, [sp, #36]	; 0x24
 800bd3e:	930c      	str	r3, [sp, #48]	; 0x30
 800bd40:	46bb      	mov	fp, r7
 800bd42:	b975      	cbnz	r5, 800bd62 <_dtoa_r+0x42>
 800bd44:	2010      	movs	r0, #16
 800bd46:	f001 f94d 	bl	800cfe4 <malloc>
 800bd4a:	4602      	mov	r2, r0
 800bd4c:	6260      	str	r0, [r4, #36]	; 0x24
 800bd4e:	b920      	cbnz	r0, 800bd5a <_dtoa_r+0x3a>
 800bd50:	4ba7      	ldr	r3, [pc, #668]	; (800bff0 <_dtoa_r+0x2d0>)
 800bd52:	21ea      	movs	r1, #234	; 0xea
 800bd54:	48a7      	ldr	r0, [pc, #668]	; (800bff4 <_dtoa_r+0x2d4>)
 800bd56:	f002 f8ad 	bl	800deb4 <__assert_func>
 800bd5a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd5e:	6005      	str	r5, [r0, #0]
 800bd60:	60c5      	str	r5, [r0, #12]
 800bd62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd64:	6819      	ldr	r1, [r3, #0]
 800bd66:	b151      	cbz	r1, 800bd7e <_dtoa_r+0x5e>
 800bd68:	685a      	ldr	r2, [r3, #4]
 800bd6a:	604a      	str	r2, [r1, #4]
 800bd6c:	2301      	movs	r3, #1
 800bd6e:	4093      	lsls	r3, r2
 800bd70:	608b      	str	r3, [r1, #8]
 800bd72:	4620      	mov	r0, r4
 800bd74:	f001 f990 	bl	800d098 <_Bfree>
 800bd78:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd7a:	2200      	movs	r2, #0
 800bd7c:	601a      	str	r2, [r3, #0]
 800bd7e:	1e3b      	subs	r3, r7, #0
 800bd80:	bfaa      	itet	ge
 800bd82:	2300      	movge	r3, #0
 800bd84:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800bd88:	f8c8 3000 	strge.w	r3, [r8]
 800bd8c:	4b9a      	ldr	r3, [pc, #616]	; (800bff8 <_dtoa_r+0x2d8>)
 800bd8e:	bfbc      	itt	lt
 800bd90:	2201      	movlt	r2, #1
 800bd92:	f8c8 2000 	strlt.w	r2, [r8]
 800bd96:	ea33 030b 	bics.w	r3, r3, fp
 800bd9a:	d11b      	bne.n	800bdd4 <_dtoa_r+0xb4>
 800bd9c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bd9e:	f242 730f 	movw	r3, #9999	; 0x270f
 800bda2:	6013      	str	r3, [r2, #0]
 800bda4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800bda8:	4333      	orrs	r3, r6
 800bdaa:	f000 8592 	beq.w	800c8d2 <_dtoa_r+0xbb2>
 800bdae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdb0:	b963      	cbnz	r3, 800bdcc <_dtoa_r+0xac>
 800bdb2:	4b92      	ldr	r3, [pc, #584]	; (800bffc <_dtoa_r+0x2dc>)
 800bdb4:	e022      	b.n	800bdfc <_dtoa_r+0xdc>
 800bdb6:	4b92      	ldr	r3, [pc, #584]	; (800c000 <_dtoa_r+0x2e0>)
 800bdb8:	9301      	str	r3, [sp, #4]
 800bdba:	3308      	adds	r3, #8
 800bdbc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bdbe:	6013      	str	r3, [r2, #0]
 800bdc0:	9801      	ldr	r0, [sp, #4]
 800bdc2:	b013      	add	sp, #76	; 0x4c
 800bdc4:	ecbd 8b04 	vpop	{d8-d9}
 800bdc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdcc:	4b8b      	ldr	r3, [pc, #556]	; (800bffc <_dtoa_r+0x2dc>)
 800bdce:	9301      	str	r3, [sp, #4]
 800bdd0:	3303      	adds	r3, #3
 800bdd2:	e7f3      	b.n	800bdbc <_dtoa_r+0x9c>
 800bdd4:	2200      	movs	r2, #0
 800bdd6:	2300      	movs	r3, #0
 800bdd8:	4650      	mov	r0, sl
 800bdda:	4659      	mov	r1, fp
 800bddc:	f7f4 fe7c 	bl	8000ad8 <__aeabi_dcmpeq>
 800bde0:	ec4b ab19 	vmov	d9, sl, fp
 800bde4:	4680      	mov	r8, r0
 800bde6:	b158      	cbz	r0, 800be00 <_dtoa_r+0xe0>
 800bde8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bdea:	2301      	movs	r3, #1
 800bdec:	6013      	str	r3, [r2, #0]
 800bdee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	f000 856b 	beq.w	800c8cc <_dtoa_r+0xbac>
 800bdf6:	4883      	ldr	r0, [pc, #524]	; (800c004 <_dtoa_r+0x2e4>)
 800bdf8:	6018      	str	r0, [r3, #0]
 800bdfa:	1e43      	subs	r3, r0, #1
 800bdfc:	9301      	str	r3, [sp, #4]
 800bdfe:	e7df      	b.n	800bdc0 <_dtoa_r+0xa0>
 800be00:	ec4b ab10 	vmov	d0, sl, fp
 800be04:	aa10      	add	r2, sp, #64	; 0x40
 800be06:	a911      	add	r1, sp, #68	; 0x44
 800be08:	4620      	mov	r0, r4
 800be0a:	f001 fcf3 	bl	800d7f4 <__d2b>
 800be0e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800be12:	ee08 0a10 	vmov	s16, r0
 800be16:	2d00      	cmp	r5, #0
 800be18:	f000 8084 	beq.w	800bf24 <_dtoa_r+0x204>
 800be1c:	ee19 3a90 	vmov	r3, s19
 800be20:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be24:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800be28:	4656      	mov	r6, sl
 800be2a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800be2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800be32:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800be36:	4b74      	ldr	r3, [pc, #464]	; (800c008 <_dtoa_r+0x2e8>)
 800be38:	2200      	movs	r2, #0
 800be3a:	4630      	mov	r0, r6
 800be3c:	4639      	mov	r1, r7
 800be3e:	f7f4 fa2b 	bl	8000298 <__aeabi_dsub>
 800be42:	a365      	add	r3, pc, #404	; (adr r3, 800bfd8 <_dtoa_r+0x2b8>)
 800be44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be48:	f7f4 fbde 	bl	8000608 <__aeabi_dmul>
 800be4c:	a364      	add	r3, pc, #400	; (adr r3, 800bfe0 <_dtoa_r+0x2c0>)
 800be4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be52:	f7f4 fa23 	bl	800029c <__adddf3>
 800be56:	4606      	mov	r6, r0
 800be58:	4628      	mov	r0, r5
 800be5a:	460f      	mov	r7, r1
 800be5c:	f7f4 fb6a 	bl	8000534 <__aeabi_i2d>
 800be60:	a361      	add	r3, pc, #388	; (adr r3, 800bfe8 <_dtoa_r+0x2c8>)
 800be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be66:	f7f4 fbcf 	bl	8000608 <__aeabi_dmul>
 800be6a:	4602      	mov	r2, r0
 800be6c:	460b      	mov	r3, r1
 800be6e:	4630      	mov	r0, r6
 800be70:	4639      	mov	r1, r7
 800be72:	f7f4 fa13 	bl	800029c <__adddf3>
 800be76:	4606      	mov	r6, r0
 800be78:	460f      	mov	r7, r1
 800be7a:	f7f4 fe75 	bl	8000b68 <__aeabi_d2iz>
 800be7e:	2200      	movs	r2, #0
 800be80:	9000      	str	r0, [sp, #0]
 800be82:	2300      	movs	r3, #0
 800be84:	4630      	mov	r0, r6
 800be86:	4639      	mov	r1, r7
 800be88:	f7f4 fe30 	bl	8000aec <__aeabi_dcmplt>
 800be8c:	b150      	cbz	r0, 800bea4 <_dtoa_r+0x184>
 800be8e:	9800      	ldr	r0, [sp, #0]
 800be90:	f7f4 fb50 	bl	8000534 <__aeabi_i2d>
 800be94:	4632      	mov	r2, r6
 800be96:	463b      	mov	r3, r7
 800be98:	f7f4 fe1e 	bl	8000ad8 <__aeabi_dcmpeq>
 800be9c:	b910      	cbnz	r0, 800bea4 <_dtoa_r+0x184>
 800be9e:	9b00      	ldr	r3, [sp, #0]
 800bea0:	3b01      	subs	r3, #1
 800bea2:	9300      	str	r3, [sp, #0]
 800bea4:	9b00      	ldr	r3, [sp, #0]
 800bea6:	2b16      	cmp	r3, #22
 800bea8:	d85a      	bhi.n	800bf60 <_dtoa_r+0x240>
 800beaa:	9a00      	ldr	r2, [sp, #0]
 800beac:	4b57      	ldr	r3, [pc, #348]	; (800c00c <_dtoa_r+0x2ec>)
 800beae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800beb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beb6:	ec51 0b19 	vmov	r0, r1, d9
 800beba:	f7f4 fe17 	bl	8000aec <__aeabi_dcmplt>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	d050      	beq.n	800bf64 <_dtoa_r+0x244>
 800bec2:	9b00      	ldr	r3, [sp, #0]
 800bec4:	3b01      	subs	r3, #1
 800bec6:	9300      	str	r3, [sp, #0]
 800bec8:	2300      	movs	r3, #0
 800beca:	930b      	str	r3, [sp, #44]	; 0x2c
 800becc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bece:	1b5d      	subs	r5, r3, r5
 800bed0:	1e6b      	subs	r3, r5, #1
 800bed2:	9305      	str	r3, [sp, #20]
 800bed4:	bf45      	ittet	mi
 800bed6:	f1c5 0301 	rsbmi	r3, r5, #1
 800beda:	9304      	strmi	r3, [sp, #16]
 800bedc:	2300      	movpl	r3, #0
 800bede:	2300      	movmi	r3, #0
 800bee0:	bf4c      	ite	mi
 800bee2:	9305      	strmi	r3, [sp, #20]
 800bee4:	9304      	strpl	r3, [sp, #16]
 800bee6:	9b00      	ldr	r3, [sp, #0]
 800bee8:	2b00      	cmp	r3, #0
 800beea:	db3d      	blt.n	800bf68 <_dtoa_r+0x248>
 800beec:	9b05      	ldr	r3, [sp, #20]
 800beee:	9a00      	ldr	r2, [sp, #0]
 800bef0:	920a      	str	r2, [sp, #40]	; 0x28
 800bef2:	4413      	add	r3, r2
 800bef4:	9305      	str	r3, [sp, #20]
 800bef6:	2300      	movs	r3, #0
 800bef8:	9307      	str	r3, [sp, #28]
 800befa:	9b06      	ldr	r3, [sp, #24]
 800befc:	2b09      	cmp	r3, #9
 800befe:	f200 8089 	bhi.w	800c014 <_dtoa_r+0x2f4>
 800bf02:	2b05      	cmp	r3, #5
 800bf04:	bfc4      	itt	gt
 800bf06:	3b04      	subgt	r3, #4
 800bf08:	9306      	strgt	r3, [sp, #24]
 800bf0a:	9b06      	ldr	r3, [sp, #24]
 800bf0c:	f1a3 0302 	sub.w	r3, r3, #2
 800bf10:	bfcc      	ite	gt
 800bf12:	2500      	movgt	r5, #0
 800bf14:	2501      	movle	r5, #1
 800bf16:	2b03      	cmp	r3, #3
 800bf18:	f200 8087 	bhi.w	800c02a <_dtoa_r+0x30a>
 800bf1c:	e8df f003 	tbb	[pc, r3]
 800bf20:	59383a2d 	.word	0x59383a2d
 800bf24:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800bf28:	441d      	add	r5, r3
 800bf2a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800bf2e:	2b20      	cmp	r3, #32
 800bf30:	bfc1      	itttt	gt
 800bf32:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bf36:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bf3a:	fa0b f303 	lslgt.w	r3, fp, r3
 800bf3e:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bf42:	bfda      	itte	le
 800bf44:	f1c3 0320 	rsble	r3, r3, #32
 800bf48:	fa06 f003 	lslle.w	r0, r6, r3
 800bf4c:	4318      	orrgt	r0, r3
 800bf4e:	f7f4 fae1 	bl	8000514 <__aeabi_ui2d>
 800bf52:	2301      	movs	r3, #1
 800bf54:	4606      	mov	r6, r0
 800bf56:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bf5a:	3d01      	subs	r5, #1
 800bf5c:	930e      	str	r3, [sp, #56]	; 0x38
 800bf5e:	e76a      	b.n	800be36 <_dtoa_r+0x116>
 800bf60:	2301      	movs	r3, #1
 800bf62:	e7b2      	b.n	800beca <_dtoa_r+0x1aa>
 800bf64:	900b      	str	r0, [sp, #44]	; 0x2c
 800bf66:	e7b1      	b.n	800becc <_dtoa_r+0x1ac>
 800bf68:	9b04      	ldr	r3, [sp, #16]
 800bf6a:	9a00      	ldr	r2, [sp, #0]
 800bf6c:	1a9b      	subs	r3, r3, r2
 800bf6e:	9304      	str	r3, [sp, #16]
 800bf70:	4253      	negs	r3, r2
 800bf72:	9307      	str	r3, [sp, #28]
 800bf74:	2300      	movs	r3, #0
 800bf76:	930a      	str	r3, [sp, #40]	; 0x28
 800bf78:	e7bf      	b.n	800befa <_dtoa_r+0x1da>
 800bf7a:	2300      	movs	r3, #0
 800bf7c:	9308      	str	r3, [sp, #32]
 800bf7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	dc55      	bgt.n	800c030 <_dtoa_r+0x310>
 800bf84:	2301      	movs	r3, #1
 800bf86:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800bf8a:	461a      	mov	r2, r3
 800bf8c:	9209      	str	r2, [sp, #36]	; 0x24
 800bf8e:	e00c      	b.n	800bfaa <_dtoa_r+0x28a>
 800bf90:	2301      	movs	r3, #1
 800bf92:	e7f3      	b.n	800bf7c <_dtoa_r+0x25c>
 800bf94:	2300      	movs	r3, #0
 800bf96:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bf98:	9308      	str	r3, [sp, #32]
 800bf9a:	9b00      	ldr	r3, [sp, #0]
 800bf9c:	4413      	add	r3, r2
 800bf9e:	9302      	str	r3, [sp, #8]
 800bfa0:	3301      	adds	r3, #1
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	9303      	str	r3, [sp, #12]
 800bfa6:	bfb8      	it	lt
 800bfa8:	2301      	movlt	r3, #1
 800bfaa:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bfac:	2200      	movs	r2, #0
 800bfae:	6042      	str	r2, [r0, #4]
 800bfb0:	2204      	movs	r2, #4
 800bfb2:	f102 0614 	add.w	r6, r2, #20
 800bfb6:	429e      	cmp	r6, r3
 800bfb8:	6841      	ldr	r1, [r0, #4]
 800bfba:	d93d      	bls.n	800c038 <_dtoa_r+0x318>
 800bfbc:	4620      	mov	r0, r4
 800bfbe:	f001 f82b 	bl	800d018 <_Balloc>
 800bfc2:	9001      	str	r0, [sp, #4]
 800bfc4:	2800      	cmp	r0, #0
 800bfc6:	d13b      	bne.n	800c040 <_dtoa_r+0x320>
 800bfc8:	4b11      	ldr	r3, [pc, #68]	; (800c010 <_dtoa_r+0x2f0>)
 800bfca:	4602      	mov	r2, r0
 800bfcc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bfd0:	e6c0      	b.n	800bd54 <_dtoa_r+0x34>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	e7df      	b.n	800bf96 <_dtoa_r+0x276>
 800bfd6:	bf00      	nop
 800bfd8:	636f4361 	.word	0x636f4361
 800bfdc:	3fd287a7 	.word	0x3fd287a7
 800bfe0:	8b60c8b3 	.word	0x8b60c8b3
 800bfe4:	3fc68a28 	.word	0x3fc68a28
 800bfe8:	509f79fb 	.word	0x509f79fb
 800bfec:	3fd34413 	.word	0x3fd34413
 800bff0:	080106e6 	.word	0x080106e6
 800bff4:	080106fd 	.word	0x080106fd
 800bff8:	7ff00000 	.word	0x7ff00000
 800bffc:	080106e2 	.word	0x080106e2
 800c000:	080106d9 	.word	0x080106d9
 800c004:	0801055d 	.word	0x0801055d
 800c008:	3ff80000 	.word	0x3ff80000
 800c00c:	08010868 	.word	0x08010868
 800c010:	08010758 	.word	0x08010758
 800c014:	2501      	movs	r5, #1
 800c016:	2300      	movs	r3, #0
 800c018:	9306      	str	r3, [sp, #24]
 800c01a:	9508      	str	r5, [sp, #32]
 800c01c:	f04f 33ff 	mov.w	r3, #4294967295
 800c020:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c024:	2200      	movs	r2, #0
 800c026:	2312      	movs	r3, #18
 800c028:	e7b0      	b.n	800bf8c <_dtoa_r+0x26c>
 800c02a:	2301      	movs	r3, #1
 800c02c:	9308      	str	r3, [sp, #32]
 800c02e:	e7f5      	b.n	800c01c <_dtoa_r+0x2fc>
 800c030:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c032:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c036:	e7b8      	b.n	800bfaa <_dtoa_r+0x28a>
 800c038:	3101      	adds	r1, #1
 800c03a:	6041      	str	r1, [r0, #4]
 800c03c:	0052      	lsls	r2, r2, #1
 800c03e:	e7b8      	b.n	800bfb2 <_dtoa_r+0x292>
 800c040:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c042:	9a01      	ldr	r2, [sp, #4]
 800c044:	601a      	str	r2, [r3, #0]
 800c046:	9b03      	ldr	r3, [sp, #12]
 800c048:	2b0e      	cmp	r3, #14
 800c04a:	f200 809d 	bhi.w	800c188 <_dtoa_r+0x468>
 800c04e:	2d00      	cmp	r5, #0
 800c050:	f000 809a 	beq.w	800c188 <_dtoa_r+0x468>
 800c054:	9b00      	ldr	r3, [sp, #0]
 800c056:	2b00      	cmp	r3, #0
 800c058:	dd32      	ble.n	800c0c0 <_dtoa_r+0x3a0>
 800c05a:	4ab7      	ldr	r2, [pc, #732]	; (800c338 <_dtoa_r+0x618>)
 800c05c:	f003 030f 	and.w	r3, r3, #15
 800c060:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c064:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c068:	9b00      	ldr	r3, [sp, #0]
 800c06a:	05d8      	lsls	r0, r3, #23
 800c06c:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c070:	d516      	bpl.n	800c0a0 <_dtoa_r+0x380>
 800c072:	4bb2      	ldr	r3, [pc, #712]	; (800c33c <_dtoa_r+0x61c>)
 800c074:	ec51 0b19 	vmov	r0, r1, d9
 800c078:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c07c:	f7f4 fbee 	bl	800085c <__aeabi_ddiv>
 800c080:	f007 070f 	and.w	r7, r7, #15
 800c084:	4682      	mov	sl, r0
 800c086:	468b      	mov	fp, r1
 800c088:	2503      	movs	r5, #3
 800c08a:	4eac      	ldr	r6, [pc, #688]	; (800c33c <_dtoa_r+0x61c>)
 800c08c:	b957      	cbnz	r7, 800c0a4 <_dtoa_r+0x384>
 800c08e:	4642      	mov	r2, r8
 800c090:	464b      	mov	r3, r9
 800c092:	4650      	mov	r0, sl
 800c094:	4659      	mov	r1, fp
 800c096:	f7f4 fbe1 	bl	800085c <__aeabi_ddiv>
 800c09a:	4682      	mov	sl, r0
 800c09c:	468b      	mov	fp, r1
 800c09e:	e028      	b.n	800c0f2 <_dtoa_r+0x3d2>
 800c0a0:	2502      	movs	r5, #2
 800c0a2:	e7f2      	b.n	800c08a <_dtoa_r+0x36a>
 800c0a4:	07f9      	lsls	r1, r7, #31
 800c0a6:	d508      	bpl.n	800c0ba <_dtoa_r+0x39a>
 800c0a8:	4640      	mov	r0, r8
 800c0aa:	4649      	mov	r1, r9
 800c0ac:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c0b0:	f7f4 faaa 	bl	8000608 <__aeabi_dmul>
 800c0b4:	3501      	adds	r5, #1
 800c0b6:	4680      	mov	r8, r0
 800c0b8:	4689      	mov	r9, r1
 800c0ba:	107f      	asrs	r7, r7, #1
 800c0bc:	3608      	adds	r6, #8
 800c0be:	e7e5      	b.n	800c08c <_dtoa_r+0x36c>
 800c0c0:	f000 809b 	beq.w	800c1fa <_dtoa_r+0x4da>
 800c0c4:	9b00      	ldr	r3, [sp, #0]
 800c0c6:	4f9d      	ldr	r7, [pc, #628]	; (800c33c <_dtoa_r+0x61c>)
 800c0c8:	425e      	negs	r6, r3
 800c0ca:	4b9b      	ldr	r3, [pc, #620]	; (800c338 <_dtoa_r+0x618>)
 800c0cc:	f006 020f 	and.w	r2, r6, #15
 800c0d0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0d8:	ec51 0b19 	vmov	r0, r1, d9
 800c0dc:	f7f4 fa94 	bl	8000608 <__aeabi_dmul>
 800c0e0:	1136      	asrs	r6, r6, #4
 800c0e2:	4682      	mov	sl, r0
 800c0e4:	468b      	mov	fp, r1
 800c0e6:	2300      	movs	r3, #0
 800c0e8:	2502      	movs	r5, #2
 800c0ea:	2e00      	cmp	r6, #0
 800c0ec:	d17a      	bne.n	800c1e4 <_dtoa_r+0x4c4>
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d1d3      	bne.n	800c09a <_dtoa_r+0x37a>
 800c0f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c0f4:	2b00      	cmp	r3, #0
 800c0f6:	f000 8082 	beq.w	800c1fe <_dtoa_r+0x4de>
 800c0fa:	4b91      	ldr	r3, [pc, #580]	; (800c340 <_dtoa_r+0x620>)
 800c0fc:	2200      	movs	r2, #0
 800c0fe:	4650      	mov	r0, sl
 800c100:	4659      	mov	r1, fp
 800c102:	f7f4 fcf3 	bl	8000aec <__aeabi_dcmplt>
 800c106:	2800      	cmp	r0, #0
 800c108:	d079      	beq.n	800c1fe <_dtoa_r+0x4de>
 800c10a:	9b03      	ldr	r3, [sp, #12]
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d076      	beq.n	800c1fe <_dtoa_r+0x4de>
 800c110:	9b02      	ldr	r3, [sp, #8]
 800c112:	2b00      	cmp	r3, #0
 800c114:	dd36      	ble.n	800c184 <_dtoa_r+0x464>
 800c116:	9b00      	ldr	r3, [sp, #0]
 800c118:	4650      	mov	r0, sl
 800c11a:	4659      	mov	r1, fp
 800c11c:	1e5f      	subs	r7, r3, #1
 800c11e:	2200      	movs	r2, #0
 800c120:	4b88      	ldr	r3, [pc, #544]	; (800c344 <_dtoa_r+0x624>)
 800c122:	f7f4 fa71 	bl	8000608 <__aeabi_dmul>
 800c126:	9e02      	ldr	r6, [sp, #8]
 800c128:	4682      	mov	sl, r0
 800c12a:	468b      	mov	fp, r1
 800c12c:	3501      	adds	r5, #1
 800c12e:	4628      	mov	r0, r5
 800c130:	f7f4 fa00 	bl	8000534 <__aeabi_i2d>
 800c134:	4652      	mov	r2, sl
 800c136:	465b      	mov	r3, fp
 800c138:	f7f4 fa66 	bl	8000608 <__aeabi_dmul>
 800c13c:	4b82      	ldr	r3, [pc, #520]	; (800c348 <_dtoa_r+0x628>)
 800c13e:	2200      	movs	r2, #0
 800c140:	f7f4 f8ac 	bl	800029c <__adddf3>
 800c144:	46d0      	mov	r8, sl
 800c146:	46d9      	mov	r9, fp
 800c148:	4682      	mov	sl, r0
 800c14a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c14e:	2e00      	cmp	r6, #0
 800c150:	d158      	bne.n	800c204 <_dtoa_r+0x4e4>
 800c152:	4b7e      	ldr	r3, [pc, #504]	; (800c34c <_dtoa_r+0x62c>)
 800c154:	2200      	movs	r2, #0
 800c156:	4640      	mov	r0, r8
 800c158:	4649      	mov	r1, r9
 800c15a:	f7f4 f89d 	bl	8000298 <__aeabi_dsub>
 800c15e:	4652      	mov	r2, sl
 800c160:	465b      	mov	r3, fp
 800c162:	4680      	mov	r8, r0
 800c164:	4689      	mov	r9, r1
 800c166:	f7f4 fcdf 	bl	8000b28 <__aeabi_dcmpgt>
 800c16a:	2800      	cmp	r0, #0
 800c16c:	f040 8295 	bne.w	800c69a <_dtoa_r+0x97a>
 800c170:	4652      	mov	r2, sl
 800c172:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c176:	4640      	mov	r0, r8
 800c178:	4649      	mov	r1, r9
 800c17a:	f7f4 fcb7 	bl	8000aec <__aeabi_dcmplt>
 800c17e:	2800      	cmp	r0, #0
 800c180:	f040 8289 	bne.w	800c696 <_dtoa_r+0x976>
 800c184:	ec5b ab19 	vmov	sl, fp, d9
 800c188:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	f2c0 8148 	blt.w	800c420 <_dtoa_r+0x700>
 800c190:	9a00      	ldr	r2, [sp, #0]
 800c192:	2a0e      	cmp	r2, #14
 800c194:	f300 8144 	bgt.w	800c420 <_dtoa_r+0x700>
 800c198:	4b67      	ldr	r3, [pc, #412]	; (800c338 <_dtoa_r+0x618>)
 800c19a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c19e:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c1a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	f280 80d5 	bge.w	800c354 <_dtoa_r+0x634>
 800c1aa:	9b03      	ldr	r3, [sp, #12]
 800c1ac:	2b00      	cmp	r3, #0
 800c1ae:	f300 80d1 	bgt.w	800c354 <_dtoa_r+0x634>
 800c1b2:	f040 826f 	bne.w	800c694 <_dtoa_r+0x974>
 800c1b6:	4b65      	ldr	r3, [pc, #404]	; (800c34c <_dtoa_r+0x62c>)
 800c1b8:	2200      	movs	r2, #0
 800c1ba:	4640      	mov	r0, r8
 800c1bc:	4649      	mov	r1, r9
 800c1be:	f7f4 fa23 	bl	8000608 <__aeabi_dmul>
 800c1c2:	4652      	mov	r2, sl
 800c1c4:	465b      	mov	r3, fp
 800c1c6:	f7f4 fca5 	bl	8000b14 <__aeabi_dcmpge>
 800c1ca:	9e03      	ldr	r6, [sp, #12]
 800c1cc:	4637      	mov	r7, r6
 800c1ce:	2800      	cmp	r0, #0
 800c1d0:	f040 8245 	bne.w	800c65e <_dtoa_r+0x93e>
 800c1d4:	9d01      	ldr	r5, [sp, #4]
 800c1d6:	2331      	movs	r3, #49	; 0x31
 800c1d8:	f805 3b01 	strb.w	r3, [r5], #1
 800c1dc:	9b00      	ldr	r3, [sp, #0]
 800c1de:	3301      	adds	r3, #1
 800c1e0:	9300      	str	r3, [sp, #0]
 800c1e2:	e240      	b.n	800c666 <_dtoa_r+0x946>
 800c1e4:	07f2      	lsls	r2, r6, #31
 800c1e6:	d505      	bpl.n	800c1f4 <_dtoa_r+0x4d4>
 800c1e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1ec:	f7f4 fa0c 	bl	8000608 <__aeabi_dmul>
 800c1f0:	3501      	adds	r5, #1
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	1076      	asrs	r6, r6, #1
 800c1f6:	3708      	adds	r7, #8
 800c1f8:	e777      	b.n	800c0ea <_dtoa_r+0x3ca>
 800c1fa:	2502      	movs	r5, #2
 800c1fc:	e779      	b.n	800c0f2 <_dtoa_r+0x3d2>
 800c1fe:	9f00      	ldr	r7, [sp, #0]
 800c200:	9e03      	ldr	r6, [sp, #12]
 800c202:	e794      	b.n	800c12e <_dtoa_r+0x40e>
 800c204:	9901      	ldr	r1, [sp, #4]
 800c206:	4b4c      	ldr	r3, [pc, #304]	; (800c338 <_dtoa_r+0x618>)
 800c208:	4431      	add	r1, r6
 800c20a:	910d      	str	r1, [sp, #52]	; 0x34
 800c20c:	9908      	ldr	r1, [sp, #32]
 800c20e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c212:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c216:	2900      	cmp	r1, #0
 800c218:	d043      	beq.n	800c2a2 <_dtoa_r+0x582>
 800c21a:	494d      	ldr	r1, [pc, #308]	; (800c350 <_dtoa_r+0x630>)
 800c21c:	2000      	movs	r0, #0
 800c21e:	f7f4 fb1d 	bl	800085c <__aeabi_ddiv>
 800c222:	4652      	mov	r2, sl
 800c224:	465b      	mov	r3, fp
 800c226:	f7f4 f837 	bl	8000298 <__aeabi_dsub>
 800c22a:	9d01      	ldr	r5, [sp, #4]
 800c22c:	4682      	mov	sl, r0
 800c22e:	468b      	mov	fp, r1
 800c230:	4649      	mov	r1, r9
 800c232:	4640      	mov	r0, r8
 800c234:	f7f4 fc98 	bl	8000b68 <__aeabi_d2iz>
 800c238:	4606      	mov	r6, r0
 800c23a:	f7f4 f97b 	bl	8000534 <__aeabi_i2d>
 800c23e:	4602      	mov	r2, r0
 800c240:	460b      	mov	r3, r1
 800c242:	4640      	mov	r0, r8
 800c244:	4649      	mov	r1, r9
 800c246:	f7f4 f827 	bl	8000298 <__aeabi_dsub>
 800c24a:	3630      	adds	r6, #48	; 0x30
 800c24c:	f805 6b01 	strb.w	r6, [r5], #1
 800c250:	4652      	mov	r2, sl
 800c252:	465b      	mov	r3, fp
 800c254:	4680      	mov	r8, r0
 800c256:	4689      	mov	r9, r1
 800c258:	f7f4 fc48 	bl	8000aec <__aeabi_dcmplt>
 800c25c:	2800      	cmp	r0, #0
 800c25e:	d163      	bne.n	800c328 <_dtoa_r+0x608>
 800c260:	4642      	mov	r2, r8
 800c262:	464b      	mov	r3, r9
 800c264:	4936      	ldr	r1, [pc, #216]	; (800c340 <_dtoa_r+0x620>)
 800c266:	2000      	movs	r0, #0
 800c268:	f7f4 f816 	bl	8000298 <__aeabi_dsub>
 800c26c:	4652      	mov	r2, sl
 800c26e:	465b      	mov	r3, fp
 800c270:	f7f4 fc3c 	bl	8000aec <__aeabi_dcmplt>
 800c274:	2800      	cmp	r0, #0
 800c276:	f040 80b5 	bne.w	800c3e4 <_dtoa_r+0x6c4>
 800c27a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c27c:	429d      	cmp	r5, r3
 800c27e:	d081      	beq.n	800c184 <_dtoa_r+0x464>
 800c280:	4b30      	ldr	r3, [pc, #192]	; (800c344 <_dtoa_r+0x624>)
 800c282:	2200      	movs	r2, #0
 800c284:	4650      	mov	r0, sl
 800c286:	4659      	mov	r1, fp
 800c288:	f7f4 f9be 	bl	8000608 <__aeabi_dmul>
 800c28c:	4b2d      	ldr	r3, [pc, #180]	; (800c344 <_dtoa_r+0x624>)
 800c28e:	4682      	mov	sl, r0
 800c290:	468b      	mov	fp, r1
 800c292:	4640      	mov	r0, r8
 800c294:	4649      	mov	r1, r9
 800c296:	2200      	movs	r2, #0
 800c298:	f7f4 f9b6 	bl	8000608 <__aeabi_dmul>
 800c29c:	4680      	mov	r8, r0
 800c29e:	4689      	mov	r9, r1
 800c2a0:	e7c6      	b.n	800c230 <_dtoa_r+0x510>
 800c2a2:	4650      	mov	r0, sl
 800c2a4:	4659      	mov	r1, fp
 800c2a6:	f7f4 f9af 	bl	8000608 <__aeabi_dmul>
 800c2aa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2ac:	9d01      	ldr	r5, [sp, #4]
 800c2ae:	930f      	str	r3, [sp, #60]	; 0x3c
 800c2b0:	4682      	mov	sl, r0
 800c2b2:	468b      	mov	fp, r1
 800c2b4:	4649      	mov	r1, r9
 800c2b6:	4640      	mov	r0, r8
 800c2b8:	f7f4 fc56 	bl	8000b68 <__aeabi_d2iz>
 800c2bc:	4606      	mov	r6, r0
 800c2be:	f7f4 f939 	bl	8000534 <__aeabi_i2d>
 800c2c2:	3630      	adds	r6, #48	; 0x30
 800c2c4:	4602      	mov	r2, r0
 800c2c6:	460b      	mov	r3, r1
 800c2c8:	4640      	mov	r0, r8
 800c2ca:	4649      	mov	r1, r9
 800c2cc:	f7f3 ffe4 	bl	8000298 <__aeabi_dsub>
 800c2d0:	f805 6b01 	strb.w	r6, [r5], #1
 800c2d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c2d6:	429d      	cmp	r5, r3
 800c2d8:	4680      	mov	r8, r0
 800c2da:	4689      	mov	r9, r1
 800c2dc:	f04f 0200 	mov.w	r2, #0
 800c2e0:	d124      	bne.n	800c32c <_dtoa_r+0x60c>
 800c2e2:	4b1b      	ldr	r3, [pc, #108]	; (800c350 <_dtoa_r+0x630>)
 800c2e4:	4650      	mov	r0, sl
 800c2e6:	4659      	mov	r1, fp
 800c2e8:	f7f3 ffd8 	bl	800029c <__adddf3>
 800c2ec:	4602      	mov	r2, r0
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	4640      	mov	r0, r8
 800c2f2:	4649      	mov	r1, r9
 800c2f4:	f7f4 fc18 	bl	8000b28 <__aeabi_dcmpgt>
 800c2f8:	2800      	cmp	r0, #0
 800c2fa:	d173      	bne.n	800c3e4 <_dtoa_r+0x6c4>
 800c2fc:	4652      	mov	r2, sl
 800c2fe:	465b      	mov	r3, fp
 800c300:	4913      	ldr	r1, [pc, #76]	; (800c350 <_dtoa_r+0x630>)
 800c302:	2000      	movs	r0, #0
 800c304:	f7f3 ffc8 	bl	8000298 <__aeabi_dsub>
 800c308:	4602      	mov	r2, r0
 800c30a:	460b      	mov	r3, r1
 800c30c:	4640      	mov	r0, r8
 800c30e:	4649      	mov	r1, r9
 800c310:	f7f4 fbec 	bl	8000aec <__aeabi_dcmplt>
 800c314:	2800      	cmp	r0, #0
 800c316:	f43f af35 	beq.w	800c184 <_dtoa_r+0x464>
 800c31a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c31c:	1e6b      	subs	r3, r5, #1
 800c31e:	930f      	str	r3, [sp, #60]	; 0x3c
 800c320:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c324:	2b30      	cmp	r3, #48	; 0x30
 800c326:	d0f8      	beq.n	800c31a <_dtoa_r+0x5fa>
 800c328:	9700      	str	r7, [sp, #0]
 800c32a:	e049      	b.n	800c3c0 <_dtoa_r+0x6a0>
 800c32c:	4b05      	ldr	r3, [pc, #20]	; (800c344 <_dtoa_r+0x624>)
 800c32e:	f7f4 f96b 	bl	8000608 <__aeabi_dmul>
 800c332:	4680      	mov	r8, r0
 800c334:	4689      	mov	r9, r1
 800c336:	e7bd      	b.n	800c2b4 <_dtoa_r+0x594>
 800c338:	08010868 	.word	0x08010868
 800c33c:	08010840 	.word	0x08010840
 800c340:	3ff00000 	.word	0x3ff00000
 800c344:	40240000 	.word	0x40240000
 800c348:	401c0000 	.word	0x401c0000
 800c34c:	40140000 	.word	0x40140000
 800c350:	3fe00000 	.word	0x3fe00000
 800c354:	9d01      	ldr	r5, [sp, #4]
 800c356:	4656      	mov	r6, sl
 800c358:	465f      	mov	r7, fp
 800c35a:	4642      	mov	r2, r8
 800c35c:	464b      	mov	r3, r9
 800c35e:	4630      	mov	r0, r6
 800c360:	4639      	mov	r1, r7
 800c362:	f7f4 fa7b 	bl	800085c <__aeabi_ddiv>
 800c366:	f7f4 fbff 	bl	8000b68 <__aeabi_d2iz>
 800c36a:	4682      	mov	sl, r0
 800c36c:	f7f4 f8e2 	bl	8000534 <__aeabi_i2d>
 800c370:	4642      	mov	r2, r8
 800c372:	464b      	mov	r3, r9
 800c374:	f7f4 f948 	bl	8000608 <__aeabi_dmul>
 800c378:	4602      	mov	r2, r0
 800c37a:	460b      	mov	r3, r1
 800c37c:	4630      	mov	r0, r6
 800c37e:	4639      	mov	r1, r7
 800c380:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c384:	f7f3 ff88 	bl	8000298 <__aeabi_dsub>
 800c388:	f805 6b01 	strb.w	r6, [r5], #1
 800c38c:	9e01      	ldr	r6, [sp, #4]
 800c38e:	9f03      	ldr	r7, [sp, #12]
 800c390:	1bae      	subs	r6, r5, r6
 800c392:	42b7      	cmp	r7, r6
 800c394:	4602      	mov	r2, r0
 800c396:	460b      	mov	r3, r1
 800c398:	d135      	bne.n	800c406 <_dtoa_r+0x6e6>
 800c39a:	f7f3 ff7f 	bl	800029c <__adddf3>
 800c39e:	4642      	mov	r2, r8
 800c3a0:	464b      	mov	r3, r9
 800c3a2:	4606      	mov	r6, r0
 800c3a4:	460f      	mov	r7, r1
 800c3a6:	f7f4 fbbf 	bl	8000b28 <__aeabi_dcmpgt>
 800c3aa:	b9d0      	cbnz	r0, 800c3e2 <_dtoa_r+0x6c2>
 800c3ac:	4642      	mov	r2, r8
 800c3ae:	464b      	mov	r3, r9
 800c3b0:	4630      	mov	r0, r6
 800c3b2:	4639      	mov	r1, r7
 800c3b4:	f7f4 fb90 	bl	8000ad8 <__aeabi_dcmpeq>
 800c3b8:	b110      	cbz	r0, 800c3c0 <_dtoa_r+0x6a0>
 800c3ba:	f01a 0f01 	tst.w	sl, #1
 800c3be:	d110      	bne.n	800c3e2 <_dtoa_r+0x6c2>
 800c3c0:	4620      	mov	r0, r4
 800c3c2:	ee18 1a10 	vmov	r1, s16
 800c3c6:	f000 fe67 	bl	800d098 <_Bfree>
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	9800      	ldr	r0, [sp, #0]
 800c3ce:	702b      	strb	r3, [r5, #0]
 800c3d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3d2:	3001      	adds	r0, #1
 800c3d4:	6018      	str	r0, [r3, #0]
 800c3d6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	f43f acf1 	beq.w	800bdc0 <_dtoa_r+0xa0>
 800c3de:	601d      	str	r5, [r3, #0]
 800c3e0:	e4ee      	b.n	800bdc0 <_dtoa_r+0xa0>
 800c3e2:	9f00      	ldr	r7, [sp, #0]
 800c3e4:	462b      	mov	r3, r5
 800c3e6:	461d      	mov	r5, r3
 800c3e8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3ec:	2a39      	cmp	r2, #57	; 0x39
 800c3ee:	d106      	bne.n	800c3fe <_dtoa_r+0x6de>
 800c3f0:	9a01      	ldr	r2, [sp, #4]
 800c3f2:	429a      	cmp	r2, r3
 800c3f4:	d1f7      	bne.n	800c3e6 <_dtoa_r+0x6c6>
 800c3f6:	9901      	ldr	r1, [sp, #4]
 800c3f8:	2230      	movs	r2, #48	; 0x30
 800c3fa:	3701      	adds	r7, #1
 800c3fc:	700a      	strb	r2, [r1, #0]
 800c3fe:	781a      	ldrb	r2, [r3, #0]
 800c400:	3201      	adds	r2, #1
 800c402:	701a      	strb	r2, [r3, #0]
 800c404:	e790      	b.n	800c328 <_dtoa_r+0x608>
 800c406:	4ba6      	ldr	r3, [pc, #664]	; (800c6a0 <_dtoa_r+0x980>)
 800c408:	2200      	movs	r2, #0
 800c40a:	f7f4 f8fd 	bl	8000608 <__aeabi_dmul>
 800c40e:	2200      	movs	r2, #0
 800c410:	2300      	movs	r3, #0
 800c412:	4606      	mov	r6, r0
 800c414:	460f      	mov	r7, r1
 800c416:	f7f4 fb5f 	bl	8000ad8 <__aeabi_dcmpeq>
 800c41a:	2800      	cmp	r0, #0
 800c41c:	d09d      	beq.n	800c35a <_dtoa_r+0x63a>
 800c41e:	e7cf      	b.n	800c3c0 <_dtoa_r+0x6a0>
 800c420:	9a08      	ldr	r2, [sp, #32]
 800c422:	2a00      	cmp	r2, #0
 800c424:	f000 80d7 	beq.w	800c5d6 <_dtoa_r+0x8b6>
 800c428:	9a06      	ldr	r2, [sp, #24]
 800c42a:	2a01      	cmp	r2, #1
 800c42c:	f300 80ba 	bgt.w	800c5a4 <_dtoa_r+0x884>
 800c430:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c432:	2a00      	cmp	r2, #0
 800c434:	f000 80b2 	beq.w	800c59c <_dtoa_r+0x87c>
 800c438:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c43c:	9e07      	ldr	r6, [sp, #28]
 800c43e:	9d04      	ldr	r5, [sp, #16]
 800c440:	9a04      	ldr	r2, [sp, #16]
 800c442:	441a      	add	r2, r3
 800c444:	9204      	str	r2, [sp, #16]
 800c446:	9a05      	ldr	r2, [sp, #20]
 800c448:	2101      	movs	r1, #1
 800c44a:	441a      	add	r2, r3
 800c44c:	4620      	mov	r0, r4
 800c44e:	9205      	str	r2, [sp, #20]
 800c450:	f000 ff24 	bl	800d29c <__i2b>
 800c454:	4607      	mov	r7, r0
 800c456:	2d00      	cmp	r5, #0
 800c458:	dd0c      	ble.n	800c474 <_dtoa_r+0x754>
 800c45a:	9b05      	ldr	r3, [sp, #20]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	dd09      	ble.n	800c474 <_dtoa_r+0x754>
 800c460:	42ab      	cmp	r3, r5
 800c462:	9a04      	ldr	r2, [sp, #16]
 800c464:	bfa8      	it	ge
 800c466:	462b      	movge	r3, r5
 800c468:	1ad2      	subs	r2, r2, r3
 800c46a:	9204      	str	r2, [sp, #16]
 800c46c:	9a05      	ldr	r2, [sp, #20]
 800c46e:	1aed      	subs	r5, r5, r3
 800c470:	1ad3      	subs	r3, r2, r3
 800c472:	9305      	str	r3, [sp, #20]
 800c474:	9b07      	ldr	r3, [sp, #28]
 800c476:	b31b      	cbz	r3, 800c4c0 <_dtoa_r+0x7a0>
 800c478:	9b08      	ldr	r3, [sp, #32]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	f000 80af 	beq.w	800c5de <_dtoa_r+0x8be>
 800c480:	2e00      	cmp	r6, #0
 800c482:	dd13      	ble.n	800c4ac <_dtoa_r+0x78c>
 800c484:	4639      	mov	r1, r7
 800c486:	4632      	mov	r2, r6
 800c488:	4620      	mov	r0, r4
 800c48a:	f000 ffc7 	bl	800d41c <__pow5mult>
 800c48e:	ee18 2a10 	vmov	r2, s16
 800c492:	4601      	mov	r1, r0
 800c494:	4607      	mov	r7, r0
 800c496:	4620      	mov	r0, r4
 800c498:	f000 ff16 	bl	800d2c8 <__multiply>
 800c49c:	ee18 1a10 	vmov	r1, s16
 800c4a0:	4680      	mov	r8, r0
 800c4a2:	4620      	mov	r0, r4
 800c4a4:	f000 fdf8 	bl	800d098 <_Bfree>
 800c4a8:	ee08 8a10 	vmov	s16, r8
 800c4ac:	9b07      	ldr	r3, [sp, #28]
 800c4ae:	1b9a      	subs	r2, r3, r6
 800c4b0:	d006      	beq.n	800c4c0 <_dtoa_r+0x7a0>
 800c4b2:	ee18 1a10 	vmov	r1, s16
 800c4b6:	4620      	mov	r0, r4
 800c4b8:	f000 ffb0 	bl	800d41c <__pow5mult>
 800c4bc:	ee08 0a10 	vmov	s16, r0
 800c4c0:	2101      	movs	r1, #1
 800c4c2:	4620      	mov	r0, r4
 800c4c4:	f000 feea 	bl	800d29c <__i2b>
 800c4c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	4606      	mov	r6, r0
 800c4ce:	f340 8088 	ble.w	800c5e2 <_dtoa_r+0x8c2>
 800c4d2:	461a      	mov	r2, r3
 800c4d4:	4601      	mov	r1, r0
 800c4d6:	4620      	mov	r0, r4
 800c4d8:	f000 ffa0 	bl	800d41c <__pow5mult>
 800c4dc:	9b06      	ldr	r3, [sp, #24]
 800c4de:	2b01      	cmp	r3, #1
 800c4e0:	4606      	mov	r6, r0
 800c4e2:	f340 8081 	ble.w	800c5e8 <_dtoa_r+0x8c8>
 800c4e6:	f04f 0800 	mov.w	r8, #0
 800c4ea:	6933      	ldr	r3, [r6, #16]
 800c4ec:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c4f0:	6918      	ldr	r0, [r3, #16]
 800c4f2:	f000 fe83 	bl	800d1fc <__hi0bits>
 800c4f6:	f1c0 0020 	rsb	r0, r0, #32
 800c4fa:	9b05      	ldr	r3, [sp, #20]
 800c4fc:	4418      	add	r0, r3
 800c4fe:	f010 001f 	ands.w	r0, r0, #31
 800c502:	f000 8092 	beq.w	800c62a <_dtoa_r+0x90a>
 800c506:	f1c0 0320 	rsb	r3, r0, #32
 800c50a:	2b04      	cmp	r3, #4
 800c50c:	f340 808a 	ble.w	800c624 <_dtoa_r+0x904>
 800c510:	f1c0 001c 	rsb	r0, r0, #28
 800c514:	9b04      	ldr	r3, [sp, #16]
 800c516:	4403      	add	r3, r0
 800c518:	9304      	str	r3, [sp, #16]
 800c51a:	9b05      	ldr	r3, [sp, #20]
 800c51c:	4403      	add	r3, r0
 800c51e:	4405      	add	r5, r0
 800c520:	9305      	str	r3, [sp, #20]
 800c522:	9b04      	ldr	r3, [sp, #16]
 800c524:	2b00      	cmp	r3, #0
 800c526:	dd07      	ble.n	800c538 <_dtoa_r+0x818>
 800c528:	ee18 1a10 	vmov	r1, s16
 800c52c:	461a      	mov	r2, r3
 800c52e:	4620      	mov	r0, r4
 800c530:	f000 ffce 	bl	800d4d0 <__lshift>
 800c534:	ee08 0a10 	vmov	s16, r0
 800c538:	9b05      	ldr	r3, [sp, #20]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	dd05      	ble.n	800c54a <_dtoa_r+0x82a>
 800c53e:	4631      	mov	r1, r6
 800c540:	461a      	mov	r2, r3
 800c542:	4620      	mov	r0, r4
 800c544:	f000 ffc4 	bl	800d4d0 <__lshift>
 800c548:	4606      	mov	r6, r0
 800c54a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	d06e      	beq.n	800c62e <_dtoa_r+0x90e>
 800c550:	ee18 0a10 	vmov	r0, s16
 800c554:	4631      	mov	r1, r6
 800c556:	f001 f82b 	bl	800d5b0 <__mcmp>
 800c55a:	2800      	cmp	r0, #0
 800c55c:	da67      	bge.n	800c62e <_dtoa_r+0x90e>
 800c55e:	9b00      	ldr	r3, [sp, #0]
 800c560:	3b01      	subs	r3, #1
 800c562:	ee18 1a10 	vmov	r1, s16
 800c566:	9300      	str	r3, [sp, #0]
 800c568:	220a      	movs	r2, #10
 800c56a:	2300      	movs	r3, #0
 800c56c:	4620      	mov	r0, r4
 800c56e:	f000 fdb5 	bl	800d0dc <__multadd>
 800c572:	9b08      	ldr	r3, [sp, #32]
 800c574:	ee08 0a10 	vmov	s16, r0
 800c578:	2b00      	cmp	r3, #0
 800c57a:	f000 81b1 	beq.w	800c8e0 <_dtoa_r+0xbc0>
 800c57e:	2300      	movs	r3, #0
 800c580:	4639      	mov	r1, r7
 800c582:	220a      	movs	r2, #10
 800c584:	4620      	mov	r0, r4
 800c586:	f000 fda9 	bl	800d0dc <__multadd>
 800c58a:	9b02      	ldr	r3, [sp, #8]
 800c58c:	2b00      	cmp	r3, #0
 800c58e:	4607      	mov	r7, r0
 800c590:	f300 808e 	bgt.w	800c6b0 <_dtoa_r+0x990>
 800c594:	9b06      	ldr	r3, [sp, #24]
 800c596:	2b02      	cmp	r3, #2
 800c598:	dc51      	bgt.n	800c63e <_dtoa_r+0x91e>
 800c59a:	e089      	b.n	800c6b0 <_dtoa_r+0x990>
 800c59c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c59e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c5a2:	e74b      	b.n	800c43c <_dtoa_r+0x71c>
 800c5a4:	9b03      	ldr	r3, [sp, #12]
 800c5a6:	1e5e      	subs	r6, r3, #1
 800c5a8:	9b07      	ldr	r3, [sp, #28]
 800c5aa:	42b3      	cmp	r3, r6
 800c5ac:	bfbf      	itttt	lt
 800c5ae:	9b07      	ldrlt	r3, [sp, #28]
 800c5b0:	9607      	strlt	r6, [sp, #28]
 800c5b2:	1af2      	sublt	r2, r6, r3
 800c5b4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c5b6:	bfb6      	itet	lt
 800c5b8:	189b      	addlt	r3, r3, r2
 800c5ba:	1b9e      	subge	r6, r3, r6
 800c5bc:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c5be:	9b03      	ldr	r3, [sp, #12]
 800c5c0:	bfb8      	it	lt
 800c5c2:	2600      	movlt	r6, #0
 800c5c4:	2b00      	cmp	r3, #0
 800c5c6:	bfb7      	itett	lt
 800c5c8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c5cc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c5d0:	1a9d      	sublt	r5, r3, r2
 800c5d2:	2300      	movlt	r3, #0
 800c5d4:	e734      	b.n	800c440 <_dtoa_r+0x720>
 800c5d6:	9e07      	ldr	r6, [sp, #28]
 800c5d8:	9d04      	ldr	r5, [sp, #16]
 800c5da:	9f08      	ldr	r7, [sp, #32]
 800c5dc:	e73b      	b.n	800c456 <_dtoa_r+0x736>
 800c5de:	9a07      	ldr	r2, [sp, #28]
 800c5e0:	e767      	b.n	800c4b2 <_dtoa_r+0x792>
 800c5e2:	9b06      	ldr	r3, [sp, #24]
 800c5e4:	2b01      	cmp	r3, #1
 800c5e6:	dc18      	bgt.n	800c61a <_dtoa_r+0x8fa>
 800c5e8:	f1ba 0f00 	cmp.w	sl, #0
 800c5ec:	d115      	bne.n	800c61a <_dtoa_r+0x8fa>
 800c5ee:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c5f2:	b993      	cbnz	r3, 800c61a <_dtoa_r+0x8fa>
 800c5f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c5f8:	0d1b      	lsrs	r3, r3, #20
 800c5fa:	051b      	lsls	r3, r3, #20
 800c5fc:	b183      	cbz	r3, 800c620 <_dtoa_r+0x900>
 800c5fe:	9b04      	ldr	r3, [sp, #16]
 800c600:	3301      	adds	r3, #1
 800c602:	9304      	str	r3, [sp, #16]
 800c604:	9b05      	ldr	r3, [sp, #20]
 800c606:	3301      	adds	r3, #1
 800c608:	9305      	str	r3, [sp, #20]
 800c60a:	f04f 0801 	mov.w	r8, #1
 800c60e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c610:	2b00      	cmp	r3, #0
 800c612:	f47f af6a 	bne.w	800c4ea <_dtoa_r+0x7ca>
 800c616:	2001      	movs	r0, #1
 800c618:	e76f      	b.n	800c4fa <_dtoa_r+0x7da>
 800c61a:	f04f 0800 	mov.w	r8, #0
 800c61e:	e7f6      	b.n	800c60e <_dtoa_r+0x8ee>
 800c620:	4698      	mov	r8, r3
 800c622:	e7f4      	b.n	800c60e <_dtoa_r+0x8ee>
 800c624:	f43f af7d 	beq.w	800c522 <_dtoa_r+0x802>
 800c628:	4618      	mov	r0, r3
 800c62a:	301c      	adds	r0, #28
 800c62c:	e772      	b.n	800c514 <_dtoa_r+0x7f4>
 800c62e:	9b03      	ldr	r3, [sp, #12]
 800c630:	2b00      	cmp	r3, #0
 800c632:	dc37      	bgt.n	800c6a4 <_dtoa_r+0x984>
 800c634:	9b06      	ldr	r3, [sp, #24]
 800c636:	2b02      	cmp	r3, #2
 800c638:	dd34      	ble.n	800c6a4 <_dtoa_r+0x984>
 800c63a:	9b03      	ldr	r3, [sp, #12]
 800c63c:	9302      	str	r3, [sp, #8]
 800c63e:	9b02      	ldr	r3, [sp, #8]
 800c640:	b96b      	cbnz	r3, 800c65e <_dtoa_r+0x93e>
 800c642:	4631      	mov	r1, r6
 800c644:	2205      	movs	r2, #5
 800c646:	4620      	mov	r0, r4
 800c648:	f000 fd48 	bl	800d0dc <__multadd>
 800c64c:	4601      	mov	r1, r0
 800c64e:	4606      	mov	r6, r0
 800c650:	ee18 0a10 	vmov	r0, s16
 800c654:	f000 ffac 	bl	800d5b0 <__mcmp>
 800c658:	2800      	cmp	r0, #0
 800c65a:	f73f adbb 	bgt.w	800c1d4 <_dtoa_r+0x4b4>
 800c65e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c660:	9d01      	ldr	r5, [sp, #4]
 800c662:	43db      	mvns	r3, r3
 800c664:	9300      	str	r3, [sp, #0]
 800c666:	f04f 0800 	mov.w	r8, #0
 800c66a:	4631      	mov	r1, r6
 800c66c:	4620      	mov	r0, r4
 800c66e:	f000 fd13 	bl	800d098 <_Bfree>
 800c672:	2f00      	cmp	r7, #0
 800c674:	f43f aea4 	beq.w	800c3c0 <_dtoa_r+0x6a0>
 800c678:	f1b8 0f00 	cmp.w	r8, #0
 800c67c:	d005      	beq.n	800c68a <_dtoa_r+0x96a>
 800c67e:	45b8      	cmp	r8, r7
 800c680:	d003      	beq.n	800c68a <_dtoa_r+0x96a>
 800c682:	4641      	mov	r1, r8
 800c684:	4620      	mov	r0, r4
 800c686:	f000 fd07 	bl	800d098 <_Bfree>
 800c68a:	4639      	mov	r1, r7
 800c68c:	4620      	mov	r0, r4
 800c68e:	f000 fd03 	bl	800d098 <_Bfree>
 800c692:	e695      	b.n	800c3c0 <_dtoa_r+0x6a0>
 800c694:	2600      	movs	r6, #0
 800c696:	4637      	mov	r7, r6
 800c698:	e7e1      	b.n	800c65e <_dtoa_r+0x93e>
 800c69a:	9700      	str	r7, [sp, #0]
 800c69c:	4637      	mov	r7, r6
 800c69e:	e599      	b.n	800c1d4 <_dtoa_r+0x4b4>
 800c6a0:	40240000 	.word	0x40240000
 800c6a4:	9b08      	ldr	r3, [sp, #32]
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	f000 80ca 	beq.w	800c840 <_dtoa_r+0xb20>
 800c6ac:	9b03      	ldr	r3, [sp, #12]
 800c6ae:	9302      	str	r3, [sp, #8]
 800c6b0:	2d00      	cmp	r5, #0
 800c6b2:	dd05      	ble.n	800c6c0 <_dtoa_r+0x9a0>
 800c6b4:	4639      	mov	r1, r7
 800c6b6:	462a      	mov	r2, r5
 800c6b8:	4620      	mov	r0, r4
 800c6ba:	f000 ff09 	bl	800d4d0 <__lshift>
 800c6be:	4607      	mov	r7, r0
 800c6c0:	f1b8 0f00 	cmp.w	r8, #0
 800c6c4:	d05b      	beq.n	800c77e <_dtoa_r+0xa5e>
 800c6c6:	6879      	ldr	r1, [r7, #4]
 800c6c8:	4620      	mov	r0, r4
 800c6ca:	f000 fca5 	bl	800d018 <_Balloc>
 800c6ce:	4605      	mov	r5, r0
 800c6d0:	b928      	cbnz	r0, 800c6de <_dtoa_r+0x9be>
 800c6d2:	4b87      	ldr	r3, [pc, #540]	; (800c8f0 <_dtoa_r+0xbd0>)
 800c6d4:	4602      	mov	r2, r0
 800c6d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c6da:	f7ff bb3b 	b.w	800bd54 <_dtoa_r+0x34>
 800c6de:	693a      	ldr	r2, [r7, #16]
 800c6e0:	3202      	adds	r2, #2
 800c6e2:	0092      	lsls	r2, r2, #2
 800c6e4:	f107 010c 	add.w	r1, r7, #12
 800c6e8:	300c      	adds	r0, #12
 800c6ea:	f7fd fd29 	bl	800a140 <memcpy>
 800c6ee:	2201      	movs	r2, #1
 800c6f0:	4629      	mov	r1, r5
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	f000 feec 	bl	800d4d0 <__lshift>
 800c6f8:	9b01      	ldr	r3, [sp, #4]
 800c6fa:	f103 0901 	add.w	r9, r3, #1
 800c6fe:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800c702:	4413      	add	r3, r2
 800c704:	9305      	str	r3, [sp, #20]
 800c706:	f00a 0301 	and.w	r3, sl, #1
 800c70a:	46b8      	mov	r8, r7
 800c70c:	9304      	str	r3, [sp, #16]
 800c70e:	4607      	mov	r7, r0
 800c710:	4631      	mov	r1, r6
 800c712:	ee18 0a10 	vmov	r0, s16
 800c716:	f7ff fa77 	bl	800bc08 <quorem>
 800c71a:	4641      	mov	r1, r8
 800c71c:	9002      	str	r0, [sp, #8]
 800c71e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c722:	ee18 0a10 	vmov	r0, s16
 800c726:	f000 ff43 	bl	800d5b0 <__mcmp>
 800c72a:	463a      	mov	r2, r7
 800c72c:	9003      	str	r0, [sp, #12]
 800c72e:	4631      	mov	r1, r6
 800c730:	4620      	mov	r0, r4
 800c732:	f000 ff59 	bl	800d5e8 <__mdiff>
 800c736:	68c2      	ldr	r2, [r0, #12]
 800c738:	f109 3bff 	add.w	fp, r9, #4294967295
 800c73c:	4605      	mov	r5, r0
 800c73e:	bb02      	cbnz	r2, 800c782 <_dtoa_r+0xa62>
 800c740:	4601      	mov	r1, r0
 800c742:	ee18 0a10 	vmov	r0, s16
 800c746:	f000 ff33 	bl	800d5b0 <__mcmp>
 800c74a:	4602      	mov	r2, r0
 800c74c:	4629      	mov	r1, r5
 800c74e:	4620      	mov	r0, r4
 800c750:	9207      	str	r2, [sp, #28]
 800c752:	f000 fca1 	bl	800d098 <_Bfree>
 800c756:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800c75a:	ea43 0102 	orr.w	r1, r3, r2
 800c75e:	9b04      	ldr	r3, [sp, #16]
 800c760:	430b      	orrs	r3, r1
 800c762:	464d      	mov	r5, r9
 800c764:	d10f      	bne.n	800c786 <_dtoa_r+0xa66>
 800c766:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c76a:	d02a      	beq.n	800c7c2 <_dtoa_r+0xaa2>
 800c76c:	9b03      	ldr	r3, [sp, #12]
 800c76e:	2b00      	cmp	r3, #0
 800c770:	dd02      	ble.n	800c778 <_dtoa_r+0xa58>
 800c772:	9b02      	ldr	r3, [sp, #8]
 800c774:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800c778:	f88b a000 	strb.w	sl, [fp]
 800c77c:	e775      	b.n	800c66a <_dtoa_r+0x94a>
 800c77e:	4638      	mov	r0, r7
 800c780:	e7ba      	b.n	800c6f8 <_dtoa_r+0x9d8>
 800c782:	2201      	movs	r2, #1
 800c784:	e7e2      	b.n	800c74c <_dtoa_r+0xa2c>
 800c786:	9b03      	ldr	r3, [sp, #12]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	db04      	blt.n	800c796 <_dtoa_r+0xa76>
 800c78c:	9906      	ldr	r1, [sp, #24]
 800c78e:	430b      	orrs	r3, r1
 800c790:	9904      	ldr	r1, [sp, #16]
 800c792:	430b      	orrs	r3, r1
 800c794:	d122      	bne.n	800c7dc <_dtoa_r+0xabc>
 800c796:	2a00      	cmp	r2, #0
 800c798:	ddee      	ble.n	800c778 <_dtoa_r+0xa58>
 800c79a:	ee18 1a10 	vmov	r1, s16
 800c79e:	2201      	movs	r2, #1
 800c7a0:	4620      	mov	r0, r4
 800c7a2:	f000 fe95 	bl	800d4d0 <__lshift>
 800c7a6:	4631      	mov	r1, r6
 800c7a8:	ee08 0a10 	vmov	s16, r0
 800c7ac:	f000 ff00 	bl	800d5b0 <__mcmp>
 800c7b0:	2800      	cmp	r0, #0
 800c7b2:	dc03      	bgt.n	800c7bc <_dtoa_r+0xa9c>
 800c7b4:	d1e0      	bne.n	800c778 <_dtoa_r+0xa58>
 800c7b6:	f01a 0f01 	tst.w	sl, #1
 800c7ba:	d0dd      	beq.n	800c778 <_dtoa_r+0xa58>
 800c7bc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c7c0:	d1d7      	bne.n	800c772 <_dtoa_r+0xa52>
 800c7c2:	2339      	movs	r3, #57	; 0x39
 800c7c4:	f88b 3000 	strb.w	r3, [fp]
 800c7c8:	462b      	mov	r3, r5
 800c7ca:	461d      	mov	r5, r3
 800c7cc:	3b01      	subs	r3, #1
 800c7ce:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c7d2:	2a39      	cmp	r2, #57	; 0x39
 800c7d4:	d071      	beq.n	800c8ba <_dtoa_r+0xb9a>
 800c7d6:	3201      	adds	r2, #1
 800c7d8:	701a      	strb	r2, [r3, #0]
 800c7da:	e746      	b.n	800c66a <_dtoa_r+0x94a>
 800c7dc:	2a00      	cmp	r2, #0
 800c7de:	dd07      	ble.n	800c7f0 <_dtoa_r+0xad0>
 800c7e0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800c7e4:	d0ed      	beq.n	800c7c2 <_dtoa_r+0xaa2>
 800c7e6:	f10a 0301 	add.w	r3, sl, #1
 800c7ea:	f88b 3000 	strb.w	r3, [fp]
 800c7ee:	e73c      	b.n	800c66a <_dtoa_r+0x94a>
 800c7f0:	9b05      	ldr	r3, [sp, #20]
 800c7f2:	f809 ac01 	strb.w	sl, [r9, #-1]
 800c7f6:	4599      	cmp	r9, r3
 800c7f8:	d047      	beq.n	800c88a <_dtoa_r+0xb6a>
 800c7fa:	ee18 1a10 	vmov	r1, s16
 800c7fe:	2300      	movs	r3, #0
 800c800:	220a      	movs	r2, #10
 800c802:	4620      	mov	r0, r4
 800c804:	f000 fc6a 	bl	800d0dc <__multadd>
 800c808:	45b8      	cmp	r8, r7
 800c80a:	ee08 0a10 	vmov	s16, r0
 800c80e:	f04f 0300 	mov.w	r3, #0
 800c812:	f04f 020a 	mov.w	r2, #10
 800c816:	4641      	mov	r1, r8
 800c818:	4620      	mov	r0, r4
 800c81a:	d106      	bne.n	800c82a <_dtoa_r+0xb0a>
 800c81c:	f000 fc5e 	bl	800d0dc <__multadd>
 800c820:	4680      	mov	r8, r0
 800c822:	4607      	mov	r7, r0
 800c824:	f109 0901 	add.w	r9, r9, #1
 800c828:	e772      	b.n	800c710 <_dtoa_r+0x9f0>
 800c82a:	f000 fc57 	bl	800d0dc <__multadd>
 800c82e:	4639      	mov	r1, r7
 800c830:	4680      	mov	r8, r0
 800c832:	2300      	movs	r3, #0
 800c834:	220a      	movs	r2, #10
 800c836:	4620      	mov	r0, r4
 800c838:	f000 fc50 	bl	800d0dc <__multadd>
 800c83c:	4607      	mov	r7, r0
 800c83e:	e7f1      	b.n	800c824 <_dtoa_r+0xb04>
 800c840:	9b03      	ldr	r3, [sp, #12]
 800c842:	9302      	str	r3, [sp, #8]
 800c844:	9d01      	ldr	r5, [sp, #4]
 800c846:	ee18 0a10 	vmov	r0, s16
 800c84a:	4631      	mov	r1, r6
 800c84c:	f7ff f9dc 	bl	800bc08 <quorem>
 800c850:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800c854:	9b01      	ldr	r3, [sp, #4]
 800c856:	f805 ab01 	strb.w	sl, [r5], #1
 800c85a:	1aea      	subs	r2, r5, r3
 800c85c:	9b02      	ldr	r3, [sp, #8]
 800c85e:	4293      	cmp	r3, r2
 800c860:	dd09      	ble.n	800c876 <_dtoa_r+0xb56>
 800c862:	ee18 1a10 	vmov	r1, s16
 800c866:	2300      	movs	r3, #0
 800c868:	220a      	movs	r2, #10
 800c86a:	4620      	mov	r0, r4
 800c86c:	f000 fc36 	bl	800d0dc <__multadd>
 800c870:	ee08 0a10 	vmov	s16, r0
 800c874:	e7e7      	b.n	800c846 <_dtoa_r+0xb26>
 800c876:	9b02      	ldr	r3, [sp, #8]
 800c878:	2b00      	cmp	r3, #0
 800c87a:	bfc8      	it	gt
 800c87c:	461d      	movgt	r5, r3
 800c87e:	9b01      	ldr	r3, [sp, #4]
 800c880:	bfd8      	it	le
 800c882:	2501      	movle	r5, #1
 800c884:	441d      	add	r5, r3
 800c886:	f04f 0800 	mov.w	r8, #0
 800c88a:	ee18 1a10 	vmov	r1, s16
 800c88e:	2201      	movs	r2, #1
 800c890:	4620      	mov	r0, r4
 800c892:	f000 fe1d 	bl	800d4d0 <__lshift>
 800c896:	4631      	mov	r1, r6
 800c898:	ee08 0a10 	vmov	s16, r0
 800c89c:	f000 fe88 	bl	800d5b0 <__mcmp>
 800c8a0:	2800      	cmp	r0, #0
 800c8a2:	dc91      	bgt.n	800c7c8 <_dtoa_r+0xaa8>
 800c8a4:	d102      	bne.n	800c8ac <_dtoa_r+0xb8c>
 800c8a6:	f01a 0f01 	tst.w	sl, #1
 800c8aa:	d18d      	bne.n	800c7c8 <_dtoa_r+0xaa8>
 800c8ac:	462b      	mov	r3, r5
 800c8ae:	461d      	mov	r5, r3
 800c8b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8b4:	2a30      	cmp	r2, #48	; 0x30
 800c8b6:	d0fa      	beq.n	800c8ae <_dtoa_r+0xb8e>
 800c8b8:	e6d7      	b.n	800c66a <_dtoa_r+0x94a>
 800c8ba:	9a01      	ldr	r2, [sp, #4]
 800c8bc:	429a      	cmp	r2, r3
 800c8be:	d184      	bne.n	800c7ca <_dtoa_r+0xaaa>
 800c8c0:	9b00      	ldr	r3, [sp, #0]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	9300      	str	r3, [sp, #0]
 800c8c6:	2331      	movs	r3, #49	; 0x31
 800c8c8:	7013      	strb	r3, [r2, #0]
 800c8ca:	e6ce      	b.n	800c66a <_dtoa_r+0x94a>
 800c8cc:	4b09      	ldr	r3, [pc, #36]	; (800c8f4 <_dtoa_r+0xbd4>)
 800c8ce:	f7ff ba95 	b.w	800bdfc <_dtoa_r+0xdc>
 800c8d2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c8d4:	2b00      	cmp	r3, #0
 800c8d6:	f47f aa6e 	bne.w	800bdb6 <_dtoa_r+0x96>
 800c8da:	4b07      	ldr	r3, [pc, #28]	; (800c8f8 <_dtoa_r+0xbd8>)
 800c8dc:	f7ff ba8e 	b.w	800bdfc <_dtoa_r+0xdc>
 800c8e0:	9b02      	ldr	r3, [sp, #8]
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	dcae      	bgt.n	800c844 <_dtoa_r+0xb24>
 800c8e6:	9b06      	ldr	r3, [sp, #24]
 800c8e8:	2b02      	cmp	r3, #2
 800c8ea:	f73f aea8 	bgt.w	800c63e <_dtoa_r+0x91e>
 800c8ee:	e7a9      	b.n	800c844 <_dtoa_r+0xb24>
 800c8f0:	08010758 	.word	0x08010758
 800c8f4:	0801055c 	.word	0x0801055c
 800c8f8:	080106d9 	.word	0x080106d9

0800c8fc <rshift>:
 800c8fc:	6903      	ldr	r3, [r0, #16]
 800c8fe:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800c902:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c906:	ea4f 1261 	mov.w	r2, r1, asr #5
 800c90a:	f100 0414 	add.w	r4, r0, #20
 800c90e:	dd45      	ble.n	800c99c <rshift+0xa0>
 800c910:	f011 011f 	ands.w	r1, r1, #31
 800c914:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800c918:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800c91c:	d10c      	bne.n	800c938 <rshift+0x3c>
 800c91e:	f100 0710 	add.w	r7, r0, #16
 800c922:	4629      	mov	r1, r5
 800c924:	42b1      	cmp	r1, r6
 800c926:	d334      	bcc.n	800c992 <rshift+0x96>
 800c928:	1a9b      	subs	r3, r3, r2
 800c92a:	009b      	lsls	r3, r3, #2
 800c92c:	1eea      	subs	r2, r5, #3
 800c92e:	4296      	cmp	r6, r2
 800c930:	bf38      	it	cc
 800c932:	2300      	movcc	r3, #0
 800c934:	4423      	add	r3, r4
 800c936:	e015      	b.n	800c964 <rshift+0x68>
 800c938:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800c93c:	f1c1 0820 	rsb	r8, r1, #32
 800c940:	40cf      	lsrs	r7, r1
 800c942:	f105 0e04 	add.w	lr, r5, #4
 800c946:	46a1      	mov	r9, r4
 800c948:	4576      	cmp	r6, lr
 800c94a:	46f4      	mov	ip, lr
 800c94c:	d815      	bhi.n	800c97a <rshift+0x7e>
 800c94e:	1a9a      	subs	r2, r3, r2
 800c950:	0092      	lsls	r2, r2, #2
 800c952:	3a04      	subs	r2, #4
 800c954:	3501      	adds	r5, #1
 800c956:	42ae      	cmp	r6, r5
 800c958:	bf38      	it	cc
 800c95a:	2200      	movcc	r2, #0
 800c95c:	18a3      	adds	r3, r4, r2
 800c95e:	50a7      	str	r7, [r4, r2]
 800c960:	b107      	cbz	r7, 800c964 <rshift+0x68>
 800c962:	3304      	adds	r3, #4
 800c964:	1b1a      	subs	r2, r3, r4
 800c966:	42a3      	cmp	r3, r4
 800c968:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800c96c:	bf08      	it	eq
 800c96e:	2300      	moveq	r3, #0
 800c970:	6102      	str	r2, [r0, #16]
 800c972:	bf08      	it	eq
 800c974:	6143      	streq	r3, [r0, #20]
 800c976:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c97a:	f8dc c000 	ldr.w	ip, [ip]
 800c97e:	fa0c fc08 	lsl.w	ip, ip, r8
 800c982:	ea4c 0707 	orr.w	r7, ip, r7
 800c986:	f849 7b04 	str.w	r7, [r9], #4
 800c98a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800c98e:	40cf      	lsrs	r7, r1
 800c990:	e7da      	b.n	800c948 <rshift+0x4c>
 800c992:	f851 cb04 	ldr.w	ip, [r1], #4
 800c996:	f847 cf04 	str.w	ip, [r7, #4]!
 800c99a:	e7c3      	b.n	800c924 <rshift+0x28>
 800c99c:	4623      	mov	r3, r4
 800c99e:	e7e1      	b.n	800c964 <rshift+0x68>

0800c9a0 <__hexdig_fun>:
 800c9a0:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800c9a4:	2b09      	cmp	r3, #9
 800c9a6:	d802      	bhi.n	800c9ae <__hexdig_fun+0xe>
 800c9a8:	3820      	subs	r0, #32
 800c9aa:	b2c0      	uxtb	r0, r0
 800c9ac:	4770      	bx	lr
 800c9ae:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800c9b2:	2b05      	cmp	r3, #5
 800c9b4:	d801      	bhi.n	800c9ba <__hexdig_fun+0x1a>
 800c9b6:	3847      	subs	r0, #71	; 0x47
 800c9b8:	e7f7      	b.n	800c9aa <__hexdig_fun+0xa>
 800c9ba:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800c9be:	2b05      	cmp	r3, #5
 800c9c0:	d801      	bhi.n	800c9c6 <__hexdig_fun+0x26>
 800c9c2:	3827      	subs	r0, #39	; 0x27
 800c9c4:	e7f1      	b.n	800c9aa <__hexdig_fun+0xa>
 800c9c6:	2000      	movs	r0, #0
 800c9c8:	4770      	bx	lr
	...

0800c9cc <__gethex>:
 800c9cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c9d0:	ed2d 8b02 	vpush	{d8}
 800c9d4:	b089      	sub	sp, #36	; 0x24
 800c9d6:	ee08 0a10 	vmov	s16, r0
 800c9da:	9304      	str	r3, [sp, #16]
 800c9dc:	4bb4      	ldr	r3, [pc, #720]	; (800ccb0 <__gethex+0x2e4>)
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	9301      	str	r3, [sp, #4]
 800c9e2:	4618      	mov	r0, r3
 800c9e4:	468b      	mov	fp, r1
 800c9e6:	4690      	mov	r8, r2
 800c9e8:	f7f3 fbfa 	bl	80001e0 <strlen>
 800c9ec:	9b01      	ldr	r3, [sp, #4]
 800c9ee:	f8db 2000 	ldr.w	r2, [fp]
 800c9f2:	4403      	add	r3, r0
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800c9fa:	9305      	str	r3, [sp, #20]
 800c9fc:	1c93      	adds	r3, r2, #2
 800c9fe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ca02:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ca06:	32fe      	adds	r2, #254	; 0xfe
 800ca08:	18d1      	adds	r1, r2, r3
 800ca0a:	461f      	mov	r7, r3
 800ca0c:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ca10:	9100      	str	r1, [sp, #0]
 800ca12:	2830      	cmp	r0, #48	; 0x30
 800ca14:	d0f8      	beq.n	800ca08 <__gethex+0x3c>
 800ca16:	f7ff ffc3 	bl	800c9a0 <__hexdig_fun>
 800ca1a:	4604      	mov	r4, r0
 800ca1c:	2800      	cmp	r0, #0
 800ca1e:	d13a      	bne.n	800ca96 <__gethex+0xca>
 800ca20:	9901      	ldr	r1, [sp, #4]
 800ca22:	4652      	mov	r2, sl
 800ca24:	4638      	mov	r0, r7
 800ca26:	f001 fa23 	bl	800de70 <strncmp>
 800ca2a:	4605      	mov	r5, r0
 800ca2c:	2800      	cmp	r0, #0
 800ca2e:	d168      	bne.n	800cb02 <__gethex+0x136>
 800ca30:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ca34:	eb07 060a 	add.w	r6, r7, sl
 800ca38:	f7ff ffb2 	bl	800c9a0 <__hexdig_fun>
 800ca3c:	2800      	cmp	r0, #0
 800ca3e:	d062      	beq.n	800cb06 <__gethex+0x13a>
 800ca40:	4633      	mov	r3, r6
 800ca42:	7818      	ldrb	r0, [r3, #0]
 800ca44:	2830      	cmp	r0, #48	; 0x30
 800ca46:	461f      	mov	r7, r3
 800ca48:	f103 0301 	add.w	r3, r3, #1
 800ca4c:	d0f9      	beq.n	800ca42 <__gethex+0x76>
 800ca4e:	f7ff ffa7 	bl	800c9a0 <__hexdig_fun>
 800ca52:	2301      	movs	r3, #1
 800ca54:	fab0 f480 	clz	r4, r0
 800ca58:	0964      	lsrs	r4, r4, #5
 800ca5a:	4635      	mov	r5, r6
 800ca5c:	9300      	str	r3, [sp, #0]
 800ca5e:	463a      	mov	r2, r7
 800ca60:	4616      	mov	r6, r2
 800ca62:	3201      	adds	r2, #1
 800ca64:	7830      	ldrb	r0, [r6, #0]
 800ca66:	f7ff ff9b 	bl	800c9a0 <__hexdig_fun>
 800ca6a:	2800      	cmp	r0, #0
 800ca6c:	d1f8      	bne.n	800ca60 <__gethex+0x94>
 800ca6e:	9901      	ldr	r1, [sp, #4]
 800ca70:	4652      	mov	r2, sl
 800ca72:	4630      	mov	r0, r6
 800ca74:	f001 f9fc 	bl	800de70 <strncmp>
 800ca78:	b980      	cbnz	r0, 800ca9c <__gethex+0xd0>
 800ca7a:	b94d      	cbnz	r5, 800ca90 <__gethex+0xc4>
 800ca7c:	eb06 050a 	add.w	r5, r6, sl
 800ca80:	462a      	mov	r2, r5
 800ca82:	4616      	mov	r6, r2
 800ca84:	3201      	adds	r2, #1
 800ca86:	7830      	ldrb	r0, [r6, #0]
 800ca88:	f7ff ff8a 	bl	800c9a0 <__hexdig_fun>
 800ca8c:	2800      	cmp	r0, #0
 800ca8e:	d1f8      	bne.n	800ca82 <__gethex+0xb6>
 800ca90:	1bad      	subs	r5, r5, r6
 800ca92:	00ad      	lsls	r5, r5, #2
 800ca94:	e004      	b.n	800caa0 <__gethex+0xd4>
 800ca96:	2400      	movs	r4, #0
 800ca98:	4625      	mov	r5, r4
 800ca9a:	e7e0      	b.n	800ca5e <__gethex+0x92>
 800ca9c:	2d00      	cmp	r5, #0
 800ca9e:	d1f7      	bne.n	800ca90 <__gethex+0xc4>
 800caa0:	7833      	ldrb	r3, [r6, #0]
 800caa2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800caa6:	2b50      	cmp	r3, #80	; 0x50
 800caa8:	d13b      	bne.n	800cb22 <__gethex+0x156>
 800caaa:	7873      	ldrb	r3, [r6, #1]
 800caac:	2b2b      	cmp	r3, #43	; 0x2b
 800caae:	d02c      	beq.n	800cb0a <__gethex+0x13e>
 800cab0:	2b2d      	cmp	r3, #45	; 0x2d
 800cab2:	d02e      	beq.n	800cb12 <__gethex+0x146>
 800cab4:	1c71      	adds	r1, r6, #1
 800cab6:	f04f 0900 	mov.w	r9, #0
 800caba:	7808      	ldrb	r0, [r1, #0]
 800cabc:	f7ff ff70 	bl	800c9a0 <__hexdig_fun>
 800cac0:	1e43      	subs	r3, r0, #1
 800cac2:	b2db      	uxtb	r3, r3
 800cac4:	2b18      	cmp	r3, #24
 800cac6:	d82c      	bhi.n	800cb22 <__gethex+0x156>
 800cac8:	f1a0 0210 	sub.w	r2, r0, #16
 800cacc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800cad0:	f7ff ff66 	bl	800c9a0 <__hexdig_fun>
 800cad4:	1e43      	subs	r3, r0, #1
 800cad6:	b2db      	uxtb	r3, r3
 800cad8:	2b18      	cmp	r3, #24
 800cada:	d91d      	bls.n	800cb18 <__gethex+0x14c>
 800cadc:	f1b9 0f00 	cmp.w	r9, #0
 800cae0:	d000      	beq.n	800cae4 <__gethex+0x118>
 800cae2:	4252      	negs	r2, r2
 800cae4:	4415      	add	r5, r2
 800cae6:	f8cb 1000 	str.w	r1, [fp]
 800caea:	b1e4      	cbz	r4, 800cb26 <__gethex+0x15a>
 800caec:	9b00      	ldr	r3, [sp, #0]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	bf14      	ite	ne
 800caf2:	2700      	movne	r7, #0
 800caf4:	2706      	moveq	r7, #6
 800caf6:	4638      	mov	r0, r7
 800caf8:	b009      	add	sp, #36	; 0x24
 800cafa:	ecbd 8b02 	vpop	{d8}
 800cafe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb02:	463e      	mov	r6, r7
 800cb04:	4625      	mov	r5, r4
 800cb06:	2401      	movs	r4, #1
 800cb08:	e7ca      	b.n	800caa0 <__gethex+0xd4>
 800cb0a:	f04f 0900 	mov.w	r9, #0
 800cb0e:	1cb1      	adds	r1, r6, #2
 800cb10:	e7d3      	b.n	800caba <__gethex+0xee>
 800cb12:	f04f 0901 	mov.w	r9, #1
 800cb16:	e7fa      	b.n	800cb0e <__gethex+0x142>
 800cb18:	230a      	movs	r3, #10
 800cb1a:	fb03 0202 	mla	r2, r3, r2, r0
 800cb1e:	3a10      	subs	r2, #16
 800cb20:	e7d4      	b.n	800cacc <__gethex+0x100>
 800cb22:	4631      	mov	r1, r6
 800cb24:	e7df      	b.n	800cae6 <__gethex+0x11a>
 800cb26:	1bf3      	subs	r3, r6, r7
 800cb28:	3b01      	subs	r3, #1
 800cb2a:	4621      	mov	r1, r4
 800cb2c:	2b07      	cmp	r3, #7
 800cb2e:	dc0b      	bgt.n	800cb48 <__gethex+0x17c>
 800cb30:	ee18 0a10 	vmov	r0, s16
 800cb34:	f000 fa70 	bl	800d018 <_Balloc>
 800cb38:	4604      	mov	r4, r0
 800cb3a:	b940      	cbnz	r0, 800cb4e <__gethex+0x182>
 800cb3c:	4b5d      	ldr	r3, [pc, #372]	; (800ccb4 <__gethex+0x2e8>)
 800cb3e:	4602      	mov	r2, r0
 800cb40:	21de      	movs	r1, #222	; 0xde
 800cb42:	485d      	ldr	r0, [pc, #372]	; (800ccb8 <__gethex+0x2ec>)
 800cb44:	f001 f9b6 	bl	800deb4 <__assert_func>
 800cb48:	3101      	adds	r1, #1
 800cb4a:	105b      	asrs	r3, r3, #1
 800cb4c:	e7ee      	b.n	800cb2c <__gethex+0x160>
 800cb4e:	f100 0914 	add.w	r9, r0, #20
 800cb52:	f04f 0b00 	mov.w	fp, #0
 800cb56:	f1ca 0301 	rsb	r3, sl, #1
 800cb5a:	f8cd 9008 	str.w	r9, [sp, #8]
 800cb5e:	f8cd b000 	str.w	fp, [sp]
 800cb62:	9306      	str	r3, [sp, #24]
 800cb64:	42b7      	cmp	r7, r6
 800cb66:	d340      	bcc.n	800cbea <__gethex+0x21e>
 800cb68:	9802      	ldr	r0, [sp, #8]
 800cb6a:	9b00      	ldr	r3, [sp, #0]
 800cb6c:	f840 3b04 	str.w	r3, [r0], #4
 800cb70:	eba0 0009 	sub.w	r0, r0, r9
 800cb74:	1080      	asrs	r0, r0, #2
 800cb76:	0146      	lsls	r6, r0, #5
 800cb78:	6120      	str	r0, [r4, #16]
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	f000 fb3e 	bl	800d1fc <__hi0bits>
 800cb80:	1a30      	subs	r0, r6, r0
 800cb82:	f8d8 6000 	ldr.w	r6, [r8]
 800cb86:	42b0      	cmp	r0, r6
 800cb88:	dd63      	ble.n	800cc52 <__gethex+0x286>
 800cb8a:	1b87      	subs	r7, r0, r6
 800cb8c:	4639      	mov	r1, r7
 800cb8e:	4620      	mov	r0, r4
 800cb90:	f000 fee2 	bl	800d958 <__any_on>
 800cb94:	4682      	mov	sl, r0
 800cb96:	b1a8      	cbz	r0, 800cbc4 <__gethex+0x1f8>
 800cb98:	1e7b      	subs	r3, r7, #1
 800cb9a:	1159      	asrs	r1, r3, #5
 800cb9c:	f003 021f 	and.w	r2, r3, #31
 800cba0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800cba4:	f04f 0a01 	mov.w	sl, #1
 800cba8:	fa0a f202 	lsl.w	r2, sl, r2
 800cbac:	420a      	tst	r2, r1
 800cbae:	d009      	beq.n	800cbc4 <__gethex+0x1f8>
 800cbb0:	4553      	cmp	r3, sl
 800cbb2:	dd05      	ble.n	800cbc0 <__gethex+0x1f4>
 800cbb4:	1eb9      	subs	r1, r7, #2
 800cbb6:	4620      	mov	r0, r4
 800cbb8:	f000 fece 	bl	800d958 <__any_on>
 800cbbc:	2800      	cmp	r0, #0
 800cbbe:	d145      	bne.n	800cc4c <__gethex+0x280>
 800cbc0:	f04f 0a02 	mov.w	sl, #2
 800cbc4:	4639      	mov	r1, r7
 800cbc6:	4620      	mov	r0, r4
 800cbc8:	f7ff fe98 	bl	800c8fc <rshift>
 800cbcc:	443d      	add	r5, r7
 800cbce:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800cbd2:	42ab      	cmp	r3, r5
 800cbd4:	da4c      	bge.n	800cc70 <__gethex+0x2a4>
 800cbd6:	ee18 0a10 	vmov	r0, s16
 800cbda:	4621      	mov	r1, r4
 800cbdc:	f000 fa5c 	bl	800d098 <_Bfree>
 800cbe0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800cbe2:	2300      	movs	r3, #0
 800cbe4:	6013      	str	r3, [r2, #0]
 800cbe6:	27a3      	movs	r7, #163	; 0xa3
 800cbe8:	e785      	b.n	800caf6 <__gethex+0x12a>
 800cbea:	1e73      	subs	r3, r6, #1
 800cbec:	9a05      	ldr	r2, [sp, #20]
 800cbee:	9303      	str	r3, [sp, #12]
 800cbf0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800cbf4:	4293      	cmp	r3, r2
 800cbf6:	d019      	beq.n	800cc2c <__gethex+0x260>
 800cbf8:	f1bb 0f20 	cmp.w	fp, #32
 800cbfc:	d107      	bne.n	800cc0e <__gethex+0x242>
 800cbfe:	9b02      	ldr	r3, [sp, #8]
 800cc00:	9a00      	ldr	r2, [sp, #0]
 800cc02:	f843 2b04 	str.w	r2, [r3], #4
 800cc06:	9302      	str	r3, [sp, #8]
 800cc08:	2300      	movs	r3, #0
 800cc0a:	9300      	str	r3, [sp, #0]
 800cc0c:	469b      	mov	fp, r3
 800cc0e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800cc12:	f7ff fec5 	bl	800c9a0 <__hexdig_fun>
 800cc16:	9b00      	ldr	r3, [sp, #0]
 800cc18:	f000 000f 	and.w	r0, r0, #15
 800cc1c:	fa00 f00b 	lsl.w	r0, r0, fp
 800cc20:	4303      	orrs	r3, r0
 800cc22:	9300      	str	r3, [sp, #0]
 800cc24:	f10b 0b04 	add.w	fp, fp, #4
 800cc28:	9b03      	ldr	r3, [sp, #12]
 800cc2a:	e00d      	b.n	800cc48 <__gethex+0x27c>
 800cc2c:	9b03      	ldr	r3, [sp, #12]
 800cc2e:	9a06      	ldr	r2, [sp, #24]
 800cc30:	4413      	add	r3, r2
 800cc32:	42bb      	cmp	r3, r7
 800cc34:	d3e0      	bcc.n	800cbf8 <__gethex+0x22c>
 800cc36:	4618      	mov	r0, r3
 800cc38:	9901      	ldr	r1, [sp, #4]
 800cc3a:	9307      	str	r3, [sp, #28]
 800cc3c:	4652      	mov	r2, sl
 800cc3e:	f001 f917 	bl	800de70 <strncmp>
 800cc42:	9b07      	ldr	r3, [sp, #28]
 800cc44:	2800      	cmp	r0, #0
 800cc46:	d1d7      	bne.n	800cbf8 <__gethex+0x22c>
 800cc48:	461e      	mov	r6, r3
 800cc4a:	e78b      	b.n	800cb64 <__gethex+0x198>
 800cc4c:	f04f 0a03 	mov.w	sl, #3
 800cc50:	e7b8      	b.n	800cbc4 <__gethex+0x1f8>
 800cc52:	da0a      	bge.n	800cc6a <__gethex+0x29e>
 800cc54:	1a37      	subs	r7, r6, r0
 800cc56:	4621      	mov	r1, r4
 800cc58:	ee18 0a10 	vmov	r0, s16
 800cc5c:	463a      	mov	r2, r7
 800cc5e:	f000 fc37 	bl	800d4d0 <__lshift>
 800cc62:	1bed      	subs	r5, r5, r7
 800cc64:	4604      	mov	r4, r0
 800cc66:	f100 0914 	add.w	r9, r0, #20
 800cc6a:	f04f 0a00 	mov.w	sl, #0
 800cc6e:	e7ae      	b.n	800cbce <__gethex+0x202>
 800cc70:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800cc74:	42a8      	cmp	r0, r5
 800cc76:	dd72      	ble.n	800cd5e <__gethex+0x392>
 800cc78:	1b45      	subs	r5, r0, r5
 800cc7a:	42ae      	cmp	r6, r5
 800cc7c:	dc36      	bgt.n	800ccec <__gethex+0x320>
 800cc7e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cc82:	2b02      	cmp	r3, #2
 800cc84:	d02a      	beq.n	800ccdc <__gethex+0x310>
 800cc86:	2b03      	cmp	r3, #3
 800cc88:	d02c      	beq.n	800cce4 <__gethex+0x318>
 800cc8a:	2b01      	cmp	r3, #1
 800cc8c:	d11c      	bne.n	800ccc8 <__gethex+0x2fc>
 800cc8e:	42ae      	cmp	r6, r5
 800cc90:	d11a      	bne.n	800ccc8 <__gethex+0x2fc>
 800cc92:	2e01      	cmp	r6, #1
 800cc94:	d112      	bne.n	800ccbc <__gethex+0x2f0>
 800cc96:	9a04      	ldr	r2, [sp, #16]
 800cc98:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800cc9c:	6013      	str	r3, [r2, #0]
 800cc9e:	2301      	movs	r3, #1
 800cca0:	6123      	str	r3, [r4, #16]
 800cca2:	f8c9 3000 	str.w	r3, [r9]
 800cca6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cca8:	2762      	movs	r7, #98	; 0x62
 800ccaa:	601c      	str	r4, [r3, #0]
 800ccac:	e723      	b.n	800caf6 <__gethex+0x12a>
 800ccae:	bf00      	nop
 800ccb0:	080107d0 	.word	0x080107d0
 800ccb4:	08010758 	.word	0x08010758
 800ccb8:	08010769 	.word	0x08010769
 800ccbc:	1e71      	subs	r1, r6, #1
 800ccbe:	4620      	mov	r0, r4
 800ccc0:	f000 fe4a 	bl	800d958 <__any_on>
 800ccc4:	2800      	cmp	r0, #0
 800ccc6:	d1e6      	bne.n	800cc96 <__gethex+0x2ca>
 800ccc8:	ee18 0a10 	vmov	r0, s16
 800cccc:	4621      	mov	r1, r4
 800ccce:	f000 f9e3 	bl	800d098 <_Bfree>
 800ccd2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800ccd4:	2300      	movs	r3, #0
 800ccd6:	6013      	str	r3, [r2, #0]
 800ccd8:	2750      	movs	r7, #80	; 0x50
 800ccda:	e70c      	b.n	800caf6 <__gethex+0x12a>
 800ccdc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ccde:	2b00      	cmp	r3, #0
 800cce0:	d1f2      	bne.n	800ccc8 <__gethex+0x2fc>
 800cce2:	e7d8      	b.n	800cc96 <__gethex+0x2ca>
 800cce4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d1d5      	bne.n	800cc96 <__gethex+0x2ca>
 800ccea:	e7ed      	b.n	800ccc8 <__gethex+0x2fc>
 800ccec:	1e6f      	subs	r7, r5, #1
 800ccee:	f1ba 0f00 	cmp.w	sl, #0
 800ccf2:	d131      	bne.n	800cd58 <__gethex+0x38c>
 800ccf4:	b127      	cbz	r7, 800cd00 <__gethex+0x334>
 800ccf6:	4639      	mov	r1, r7
 800ccf8:	4620      	mov	r0, r4
 800ccfa:	f000 fe2d 	bl	800d958 <__any_on>
 800ccfe:	4682      	mov	sl, r0
 800cd00:	117b      	asrs	r3, r7, #5
 800cd02:	2101      	movs	r1, #1
 800cd04:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800cd08:	f007 071f 	and.w	r7, r7, #31
 800cd0c:	fa01 f707 	lsl.w	r7, r1, r7
 800cd10:	421f      	tst	r7, r3
 800cd12:	4629      	mov	r1, r5
 800cd14:	4620      	mov	r0, r4
 800cd16:	bf18      	it	ne
 800cd18:	f04a 0a02 	orrne.w	sl, sl, #2
 800cd1c:	1b76      	subs	r6, r6, r5
 800cd1e:	f7ff fded 	bl	800c8fc <rshift>
 800cd22:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800cd26:	2702      	movs	r7, #2
 800cd28:	f1ba 0f00 	cmp.w	sl, #0
 800cd2c:	d048      	beq.n	800cdc0 <__gethex+0x3f4>
 800cd2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800cd32:	2b02      	cmp	r3, #2
 800cd34:	d015      	beq.n	800cd62 <__gethex+0x396>
 800cd36:	2b03      	cmp	r3, #3
 800cd38:	d017      	beq.n	800cd6a <__gethex+0x39e>
 800cd3a:	2b01      	cmp	r3, #1
 800cd3c:	d109      	bne.n	800cd52 <__gethex+0x386>
 800cd3e:	f01a 0f02 	tst.w	sl, #2
 800cd42:	d006      	beq.n	800cd52 <__gethex+0x386>
 800cd44:	f8d9 0000 	ldr.w	r0, [r9]
 800cd48:	ea4a 0a00 	orr.w	sl, sl, r0
 800cd4c:	f01a 0f01 	tst.w	sl, #1
 800cd50:	d10e      	bne.n	800cd70 <__gethex+0x3a4>
 800cd52:	f047 0710 	orr.w	r7, r7, #16
 800cd56:	e033      	b.n	800cdc0 <__gethex+0x3f4>
 800cd58:	f04f 0a01 	mov.w	sl, #1
 800cd5c:	e7d0      	b.n	800cd00 <__gethex+0x334>
 800cd5e:	2701      	movs	r7, #1
 800cd60:	e7e2      	b.n	800cd28 <__gethex+0x35c>
 800cd62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd64:	f1c3 0301 	rsb	r3, r3, #1
 800cd68:	9315      	str	r3, [sp, #84]	; 0x54
 800cd6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d0f0      	beq.n	800cd52 <__gethex+0x386>
 800cd70:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800cd74:	f104 0314 	add.w	r3, r4, #20
 800cd78:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800cd7c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800cd80:	f04f 0c00 	mov.w	ip, #0
 800cd84:	4618      	mov	r0, r3
 800cd86:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd8a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800cd8e:	d01c      	beq.n	800cdca <__gethex+0x3fe>
 800cd90:	3201      	adds	r2, #1
 800cd92:	6002      	str	r2, [r0, #0]
 800cd94:	2f02      	cmp	r7, #2
 800cd96:	f104 0314 	add.w	r3, r4, #20
 800cd9a:	d13f      	bne.n	800ce1c <__gethex+0x450>
 800cd9c:	f8d8 2000 	ldr.w	r2, [r8]
 800cda0:	3a01      	subs	r2, #1
 800cda2:	42b2      	cmp	r2, r6
 800cda4:	d10a      	bne.n	800cdbc <__gethex+0x3f0>
 800cda6:	1171      	asrs	r1, r6, #5
 800cda8:	2201      	movs	r2, #1
 800cdaa:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800cdae:	f006 061f 	and.w	r6, r6, #31
 800cdb2:	fa02 f606 	lsl.w	r6, r2, r6
 800cdb6:	421e      	tst	r6, r3
 800cdb8:	bf18      	it	ne
 800cdba:	4617      	movne	r7, r2
 800cdbc:	f047 0720 	orr.w	r7, r7, #32
 800cdc0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800cdc2:	601c      	str	r4, [r3, #0]
 800cdc4:	9b04      	ldr	r3, [sp, #16]
 800cdc6:	601d      	str	r5, [r3, #0]
 800cdc8:	e695      	b.n	800caf6 <__gethex+0x12a>
 800cdca:	4299      	cmp	r1, r3
 800cdcc:	f843 cc04 	str.w	ip, [r3, #-4]
 800cdd0:	d8d8      	bhi.n	800cd84 <__gethex+0x3b8>
 800cdd2:	68a3      	ldr	r3, [r4, #8]
 800cdd4:	459b      	cmp	fp, r3
 800cdd6:	db19      	blt.n	800ce0c <__gethex+0x440>
 800cdd8:	6861      	ldr	r1, [r4, #4]
 800cdda:	ee18 0a10 	vmov	r0, s16
 800cdde:	3101      	adds	r1, #1
 800cde0:	f000 f91a 	bl	800d018 <_Balloc>
 800cde4:	4681      	mov	r9, r0
 800cde6:	b918      	cbnz	r0, 800cdf0 <__gethex+0x424>
 800cde8:	4b1a      	ldr	r3, [pc, #104]	; (800ce54 <__gethex+0x488>)
 800cdea:	4602      	mov	r2, r0
 800cdec:	2184      	movs	r1, #132	; 0x84
 800cdee:	e6a8      	b.n	800cb42 <__gethex+0x176>
 800cdf0:	6922      	ldr	r2, [r4, #16]
 800cdf2:	3202      	adds	r2, #2
 800cdf4:	f104 010c 	add.w	r1, r4, #12
 800cdf8:	0092      	lsls	r2, r2, #2
 800cdfa:	300c      	adds	r0, #12
 800cdfc:	f7fd f9a0 	bl	800a140 <memcpy>
 800ce00:	4621      	mov	r1, r4
 800ce02:	ee18 0a10 	vmov	r0, s16
 800ce06:	f000 f947 	bl	800d098 <_Bfree>
 800ce0a:	464c      	mov	r4, r9
 800ce0c:	6923      	ldr	r3, [r4, #16]
 800ce0e:	1c5a      	adds	r2, r3, #1
 800ce10:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800ce14:	6122      	str	r2, [r4, #16]
 800ce16:	2201      	movs	r2, #1
 800ce18:	615a      	str	r2, [r3, #20]
 800ce1a:	e7bb      	b.n	800cd94 <__gethex+0x3c8>
 800ce1c:	6922      	ldr	r2, [r4, #16]
 800ce1e:	455a      	cmp	r2, fp
 800ce20:	dd0b      	ble.n	800ce3a <__gethex+0x46e>
 800ce22:	2101      	movs	r1, #1
 800ce24:	4620      	mov	r0, r4
 800ce26:	f7ff fd69 	bl	800c8fc <rshift>
 800ce2a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ce2e:	3501      	adds	r5, #1
 800ce30:	42ab      	cmp	r3, r5
 800ce32:	f6ff aed0 	blt.w	800cbd6 <__gethex+0x20a>
 800ce36:	2701      	movs	r7, #1
 800ce38:	e7c0      	b.n	800cdbc <__gethex+0x3f0>
 800ce3a:	f016 061f 	ands.w	r6, r6, #31
 800ce3e:	d0fa      	beq.n	800ce36 <__gethex+0x46a>
 800ce40:	4453      	add	r3, sl
 800ce42:	f1c6 0620 	rsb	r6, r6, #32
 800ce46:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800ce4a:	f000 f9d7 	bl	800d1fc <__hi0bits>
 800ce4e:	42b0      	cmp	r0, r6
 800ce50:	dbe7      	blt.n	800ce22 <__gethex+0x456>
 800ce52:	e7f0      	b.n	800ce36 <__gethex+0x46a>
 800ce54:	08010758 	.word	0x08010758

0800ce58 <L_shift>:
 800ce58:	f1c2 0208 	rsb	r2, r2, #8
 800ce5c:	0092      	lsls	r2, r2, #2
 800ce5e:	b570      	push	{r4, r5, r6, lr}
 800ce60:	f1c2 0620 	rsb	r6, r2, #32
 800ce64:	6843      	ldr	r3, [r0, #4]
 800ce66:	6804      	ldr	r4, [r0, #0]
 800ce68:	fa03 f506 	lsl.w	r5, r3, r6
 800ce6c:	432c      	orrs	r4, r5
 800ce6e:	40d3      	lsrs	r3, r2
 800ce70:	6004      	str	r4, [r0, #0]
 800ce72:	f840 3f04 	str.w	r3, [r0, #4]!
 800ce76:	4288      	cmp	r0, r1
 800ce78:	d3f4      	bcc.n	800ce64 <L_shift+0xc>
 800ce7a:	bd70      	pop	{r4, r5, r6, pc}

0800ce7c <__match>:
 800ce7c:	b530      	push	{r4, r5, lr}
 800ce7e:	6803      	ldr	r3, [r0, #0]
 800ce80:	3301      	adds	r3, #1
 800ce82:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ce86:	b914      	cbnz	r4, 800ce8e <__match+0x12>
 800ce88:	6003      	str	r3, [r0, #0]
 800ce8a:	2001      	movs	r0, #1
 800ce8c:	bd30      	pop	{r4, r5, pc}
 800ce8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce92:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ce96:	2d19      	cmp	r5, #25
 800ce98:	bf98      	it	ls
 800ce9a:	3220      	addls	r2, #32
 800ce9c:	42a2      	cmp	r2, r4
 800ce9e:	d0f0      	beq.n	800ce82 <__match+0x6>
 800cea0:	2000      	movs	r0, #0
 800cea2:	e7f3      	b.n	800ce8c <__match+0x10>

0800cea4 <__hexnan>:
 800cea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea8:	680b      	ldr	r3, [r1, #0]
 800ceaa:	115e      	asrs	r6, r3, #5
 800ceac:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ceb0:	f013 031f 	ands.w	r3, r3, #31
 800ceb4:	b087      	sub	sp, #28
 800ceb6:	bf18      	it	ne
 800ceb8:	3604      	addne	r6, #4
 800ceba:	2500      	movs	r5, #0
 800cebc:	1f37      	subs	r7, r6, #4
 800cebe:	4690      	mov	r8, r2
 800cec0:	6802      	ldr	r2, [r0, #0]
 800cec2:	9301      	str	r3, [sp, #4]
 800cec4:	4682      	mov	sl, r0
 800cec6:	f846 5c04 	str.w	r5, [r6, #-4]
 800ceca:	46b9      	mov	r9, r7
 800cecc:	463c      	mov	r4, r7
 800cece:	9502      	str	r5, [sp, #8]
 800ced0:	46ab      	mov	fp, r5
 800ced2:	7851      	ldrb	r1, [r2, #1]
 800ced4:	1c53      	adds	r3, r2, #1
 800ced6:	9303      	str	r3, [sp, #12]
 800ced8:	b341      	cbz	r1, 800cf2c <__hexnan+0x88>
 800ceda:	4608      	mov	r0, r1
 800cedc:	9205      	str	r2, [sp, #20]
 800cede:	9104      	str	r1, [sp, #16]
 800cee0:	f7ff fd5e 	bl	800c9a0 <__hexdig_fun>
 800cee4:	2800      	cmp	r0, #0
 800cee6:	d14f      	bne.n	800cf88 <__hexnan+0xe4>
 800cee8:	9904      	ldr	r1, [sp, #16]
 800ceea:	9a05      	ldr	r2, [sp, #20]
 800ceec:	2920      	cmp	r1, #32
 800ceee:	d818      	bhi.n	800cf22 <__hexnan+0x7e>
 800cef0:	9b02      	ldr	r3, [sp, #8]
 800cef2:	459b      	cmp	fp, r3
 800cef4:	dd13      	ble.n	800cf1e <__hexnan+0x7a>
 800cef6:	454c      	cmp	r4, r9
 800cef8:	d206      	bcs.n	800cf08 <__hexnan+0x64>
 800cefa:	2d07      	cmp	r5, #7
 800cefc:	dc04      	bgt.n	800cf08 <__hexnan+0x64>
 800cefe:	462a      	mov	r2, r5
 800cf00:	4649      	mov	r1, r9
 800cf02:	4620      	mov	r0, r4
 800cf04:	f7ff ffa8 	bl	800ce58 <L_shift>
 800cf08:	4544      	cmp	r4, r8
 800cf0a:	d950      	bls.n	800cfae <__hexnan+0x10a>
 800cf0c:	2300      	movs	r3, #0
 800cf0e:	f1a4 0904 	sub.w	r9, r4, #4
 800cf12:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf16:	f8cd b008 	str.w	fp, [sp, #8]
 800cf1a:	464c      	mov	r4, r9
 800cf1c:	461d      	mov	r5, r3
 800cf1e:	9a03      	ldr	r2, [sp, #12]
 800cf20:	e7d7      	b.n	800ced2 <__hexnan+0x2e>
 800cf22:	2929      	cmp	r1, #41	; 0x29
 800cf24:	d156      	bne.n	800cfd4 <__hexnan+0x130>
 800cf26:	3202      	adds	r2, #2
 800cf28:	f8ca 2000 	str.w	r2, [sl]
 800cf2c:	f1bb 0f00 	cmp.w	fp, #0
 800cf30:	d050      	beq.n	800cfd4 <__hexnan+0x130>
 800cf32:	454c      	cmp	r4, r9
 800cf34:	d206      	bcs.n	800cf44 <__hexnan+0xa0>
 800cf36:	2d07      	cmp	r5, #7
 800cf38:	dc04      	bgt.n	800cf44 <__hexnan+0xa0>
 800cf3a:	462a      	mov	r2, r5
 800cf3c:	4649      	mov	r1, r9
 800cf3e:	4620      	mov	r0, r4
 800cf40:	f7ff ff8a 	bl	800ce58 <L_shift>
 800cf44:	4544      	cmp	r4, r8
 800cf46:	d934      	bls.n	800cfb2 <__hexnan+0x10e>
 800cf48:	f1a8 0204 	sub.w	r2, r8, #4
 800cf4c:	4623      	mov	r3, r4
 800cf4e:	f853 1b04 	ldr.w	r1, [r3], #4
 800cf52:	f842 1f04 	str.w	r1, [r2, #4]!
 800cf56:	429f      	cmp	r7, r3
 800cf58:	d2f9      	bcs.n	800cf4e <__hexnan+0xaa>
 800cf5a:	1b3b      	subs	r3, r7, r4
 800cf5c:	f023 0303 	bic.w	r3, r3, #3
 800cf60:	3304      	adds	r3, #4
 800cf62:	3401      	adds	r4, #1
 800cf64:	3e03      	subs	r6, #3
 800cf66:	42b4      	cmp	r4, r6
 800cf68:	bf88      	it	hi
 800cf6a:	2304      	movhi	r3, #4
 800cf6c:	4443      	add	r3, r8
 800cf6e:	2200      	movs	r2, #0
 800cf70:	f843 2b04 	str.w	r2, [r3], #4
 800cf74:	429f      	cmp	r7, r3
 800cf76:	d2fb      	bcs.n	800cf70 <__hexnan+0xcc>
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	b91b      	cbnz	r3, 800cf84 <__hexnan+0xe0>
 800cf7c:	4547      	cmp	r7, r8
 800cf7e:	d127      	bne.n	800cfd0 <__hexnan+0x12c>
 800cf80:	2301      	movs	r3, #1
 800cf82:	603b      	str	r3, [r7, #0]
 800cf84:	2005      	movs	r0, #5
 800cf86:	e026      	b.n	800cfd6 <__hexnan+0x132>
 800cf88:	3501      	adds	r5, #1
 800cf8a:	2d08      	cmp	r5, #8
 800cf8c:	f10b 0b01 	add.w	fp, fp, #1
 800cf90:	dd06      	ble.n	800cfa0 <__hexnan+0xfc>
 800cf92:	4544      	cmp	r4, r8
 800cf94:	d9c3      	bls.n	800cf1e <__hexnan+0x7a>
 800cf96:	2300      	movs	r3, #0
 800cf98:	f844 3c04 	str.w	r3, [r4, #-4]
 800cf9c:	2501      	movs	r5, #1
 800cf9e:	3c04      	subs	r4, #4
 800cfa0:	6822      	ldr	r2, [r4, #0]
 800cfa2:	f000 000f 	and.w	r0, r0, #15
 800cfa6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800cfaa:	6022      	str	r2, [r4, #0]
 800cfac:	e7b7      	b.n	800cf1e <__hexnan+0x7a>
 800cfae:	2508      	movs	r5, #8
 800cfb0:	e7b5      	b.n	800cf1e <__hexnan+0x7a>
 800cfb2:	9b01      	ldr	r3, [sp, #4]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d0df      	beq.n	800cf78 <__hexnan+0xd4>
 800cfb8:	f04f 32ff 	mov.w	r2, #4294967295
 800cfbc:	f1c3 0320 	rsb	r3, r3, #32
 800cfc0:	fa22 f303 	lsr.w	r3, r2, r3
 800cfc4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800cfc8:	401a      	ands	r2, r3
 800cfca:	f846 2c04 	str.w	r2, [r6, #-4]
 800cfce:	e7d3      	b.n	800cf78 <__hexnan+0xd4>
 800cfd0:	3f04      	subs	r7, #4
 800cfd2:	e7d1      	b.n	800cf78 <__hexnan+0xd4>
 800cfd4:	2004      	movs	r0, #4
 800cfd6:	b007      	add	sp, #28
 800cfd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800cfdc <_localeconv_r>:
 800cfdc:	4800      	ldr	r0, [pc, #0]	; (800cfe0 <_localeconv_r+0x4>)
 800cfde:	4770      	bx	lr
 800cfe0:	2000038c 	.word	0x2000038c

0800cfe4 <malloc>:
 800cfe4:	4b02      	ldr	r3, [pc, #8]	; (800cff0 <malloc+0xc>)
 800cfe6:	4601      	mov	r1, r0
 800cfe8:	6818      	ldr	r0, [r3, #0]
 800cfea:	f000 bd59 	b.w	800daa0 <_malloc_r>
 800cfee:	bf00      	nop
 800cff0:	20000234 	.word	0x20000234

0800cff4 <__ascii_mbtowc>:
 800cff4:	b082      	sub	sp, #8
 800cff6:	b901      	cbnz	r1, 800cffa <__ascii_mbtowc+0x6>
 800cff8:	a901      	add	r1, sp, #4
 800cffa:	b142      	cbz	r2, 800d00e <__ascii_mbtowc+0x1a>
 800cffc:	b14b      	cbz	r3, 800d012 <__ascii_mbtowc+0x1e>
 800cffe:	7813      	ldrb	r3, [r2, #0]
 800d000:	600b      	str	r3, [r1, #0]
 800d002:	7812      	ldrb	r2, [r2, #0]
 800d004:	1e10      	subs	r0, r2, #0
 800d006:	bf18      	it	ne
 800d008:	2001      	movne	r0, #1
 800d00a:	b002      	add	sp, #8
 800d00c:	4770      	bx	lr
 800d00e:	4610      	mov	r0, r2
 800d010:	e7fb      	b.n	800d00a <__ascii_mbtowc+0x16>
 800d012:	f06f 0001 	mvn.w	r0, #1
 800d016:	e7f8      	b.n	800d00a <__ascii_mbtowc+0x16>

0800d018 <_Balloc>:
 800d018:	b570      	push	{r4, r5, r6, lr}
 800d01a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d01c:	4604      	mov	r4, r0
 800d01e:	460d      	mov	r5, r1
 800d020:	b976      	cbnz	r6, 800d040 <_Balloc+0x28>
 800d022:	2010      	movs	r0, #16
 800d024:	f7ff ffde 	bl	800cfe4 <malloc>
 800d028:	4602      	mov	r2, r0
 800d02a:	6260      	str	r0, [r4, #36]	; 0x24
 800d02c:	b920      	cbnz	r0, 800d038 <_Balloc+0x20>
 800d02e:	4b18      	ldr	r3, [pc, #96]	; (800d090 <_Balloc+0x78>)
 800d030:	4818      	ldr	r0, [pc, #96]	; (800d094 <_Balloc+0x7c>)
 800d032:	2166      	movs	r1, #102	; 0x66
 800d034:	f000 ff3e 	bl	800deb4 <__assert_func>
 800d038:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d03c:	6006      	str	r6, [r0, #0]
 800d03e:	60c6      	str	r6, [r0, #12]
 800d040:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d042:	68f3      	ldr	r3, [r6, #12]
 800d044:	b183      	cbz	r3, 800d068 <_Balloc+0x50>
 800d046:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d048:	68db      	ldr	r3, [r3, #12]
 800d04a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d04e:	b9b8      	cbnz	r0, 800d080 <_Balloc+0x68>
 800d050:	2101      	movs	r1, #1
 800d052:	fa01 f605 	lsl.w	r6, r1, r5
 800d056:	1d72      	adds	r2, r6, #5
 800d058:	0092      	lsls	r2, r2, #2
 800d05a:	4620      	mov	r0, r4
 800d05c:	f000 fc9d 	bl	800d99a <_calloc_r>
 800d060:	b160      	cbz	r0, 800d07c <_Balloc+0x64>
 800d062:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d066:	e00e      	b.n	800d086 <_Balloc+0x6e>
 800d068:	2221      	movs	r2, #33	; 0x21
 800d06a:	2104      	movs	r1, #4
 800d06c:	4620      	mov	r0, r4
 800d06e:	f000 fc94 	bl	800d99a <_calloc_r>
 800d072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d074:	60f0      	str	r0, [r6, #12]
 800d076:	68db      	ldr	r3, [r3, #12]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d1e4      	bne.n	800d046 <_Balloc+0x2e>
 800d07c:	2000      	movs	r0, #0
 800d07e:	bd70      	pop	{r4, r5, r6, pc}
 800d080:	6802      	ldr	r2, [r0, #0]
 800d082:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d086:	2300      	movs	r3, #0
 800d088:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d08c:	e7f7      	b.n	800d07e <_Balloc+0x66>
 800d08e:	bf00      	nop
 800d090:	080106e6 	.word	0x080106e6
 800d094:	080107e4 	.word	0x080107e4

0800d098 <_Bfree>:
 800d098:	b570      	push	{r4, r5, r6, lr}
 800d09a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d09c:	4605      	mov	r5, r0
 800d09e:	460c      	mov	r4, r1
 800d0a0:	b976      	cbnz	r6, 800d0c0 <_Bfree+0x28>
 800d0a2:	2010      	movs	r0, #16
 800d0a4:	f7ff ff9e 	bl	800cfe4 <malloc>
 800d0a8:	4602      	mov	r2, r0
 800d0aa:	6268      	str	r0, [r5, #36]	; 0x24
 800d0ac:	b920      	cbnz	r0, 800d0b8 <_Bfree+0x20>
 800d0ae:	4b09      	ldr	r3, [pc, #36]	; (800d0d4 <_Bfree+0x3c>)
 800d0b0:	4809      	ldr	r0, [pc, #36]	; (800d0d8 <_Bfree+0x40>)
 800d0b2:	218a      	movs	r1, #138	; 0x8a
 800d0b4:	f000 fefe 	bl	800deb4 <__assert_func>
 800d0b8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0bc:	6006      	str	r6, [r0, #0]
 800d0be:	60c6      	str	r6, [r0, #12]
 800d0c0:	b13c      	cbz	r4, 800d0d2 <_Bfree+0x3a>
 800d0c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d0c4:	6862      	ldr	r2, [r4, #4]
 800d0c6:	68db      	ldr	r3, [r3, #12]
 800d0c8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d0cc:	6021      	str	r1, [r4, #0]
 800d0ce:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d0d2:	bd70      	pop	{r4, r5, r6, pc}
 800d0d4:	080106e6 	.word	0x080106e6
 800d0d8:	080107e4 	.word	0x080107e4

0800d0dc <__multadd>:
 800d0dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0e0:	690d      	ldr	r5, [r1, #16]
 800d0e2:	4607      	mov	r7, r0
 800d0e4:	460c      	mov	r4, r1
 800d0e6:	461e      	mov	r6, r3
 800d0e8:	f101 0c14 	add.w	ip, r1, #20
 800d0ec:	2000      	movs	r0, #0
 800d0ee:	f8dc 3000 	ldr.w	r3, [ip]
 800d0f2:	b299      	uxth	r1, r3
 800d0f4:	fb02 6101 	mla	r1, r2, r1, r6
 800d0f8:	0c1e      	lsrs	r6, r3, #16
 800d0fa:	0c0b      	lsrs	r3, r1, #16
 800d0fc:	fb02 3306 	mla	r3, r2, r6, r3
 800d100:	b289      	uxth	r1, r1
 800d102:	3001      	adds	r0, #1
 800d104:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d108:	4285      	cmp	r5, r0
 800d10a:	f84c 1b04 	str.w	r1, [ip], #4
 800d10e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d112:	dcec      	bgt.n	800d0ee <__multadd+0x12>
 800d114:	b30e      	cbz	r6, 800d15a <__multadd+0x7e>
 800d116:	68a3      	ldr	r3, [r4, #8]
 800d118:	42ab      	cmp	r3, r5
 800d11a:	dc19      	bgt.n	800d150 <__multadd+0x74>
 800d11c:	6861      	ldr	r1, [r4, #4]
 800d11e:	4638      	mov	r0, r7
 800d120:	3101      	adds	r1, #1
 800d122:	f7ff ff79 	bl	800d018 <_Balloc>
 800d126:	4680      	mov	r8, r0
 800d128:	b928      	cbnz	r0, 800d136 <__multadd+0x5a>
 800d12a:	4602      	mov	r2, r0
 800d12c:	4b0c      	ldr	r3, [pc, #48]	; (800d160 <__multadd+0x84>)
 800d12e:	480d      	ldr	r0, [pc, #52]	; (800d164 <__multadd+0x88>)
 800d130:	21b5      	movs	r1, #181	; 0xb5
 800d132:	f000 febf 	bl	800deb4 <__assert_func>
 800d136:	6922      	ldr	r2, [r4, #16]
 800d138:	3202      	adds	r2, #2
 800d13a:	f104 010c 	add.w	r1, r4, #12
 800d13e:	0092      	lsls	r2, r2, #2
 800d140:	300c      	adds	r0, #12
 800d142:	f7fc fffd 	bl	800a140 <memcpy>
 800d146:	4621      	mov	r1, r4
 800d148:	4638      	mov	r0, r7
 800d14a:	f7ff ffa5 	bl	800d098 <_Bfree>
 800d14e:	4644      	mov	r4, r8
 800d150:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d154:	3501      	adds	r5, #1
 800d156:	615e      	str	r6, [r3, #20]
 800d158:	6125      	str	r5, [r4, #16]
 800d15a:	4620      	mov	r0, r4
 800d15c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d160:	08010758 	.word	0x08010758
 800d164:	080107e4 	.word	0x080107e4

0800d168 <__s2b>:
 800d168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d16c:	460c      	mov	r4, r1
 800d16e:	4615      	mov	r5, r2
 800d170:	461f      	mov	r7, r3
 800d172:	2209      	movs	r2, #9
 800d174:	3308      	adds	r3, #8
 800d176:	4606      	mov	r6, r0
 800d178:	fb93 f3f2 	sdiv	r3, r3, r2
 800d17c:	2100      	movs	r1, #0
 800d17e:	2201      	movs	r2, #1
 800d180:	429a      	cmp	r2, r3
 800d182:	db09      	blt.n	800d198 <__s2b+0x30>
 800d184:	4630      	mov	r0, r6
 800d186:	f7ff ff47 	bl	800d018 <_Balloc>
 800d18a:	b940      	cbnz	r0, 800d19e <__s2b+0x36>
 800d18c:	4602      	mov	r2, r0
 800d18e:	4b19      	ldr	r3, [pc, #100]	; (800d1f4 <__s2b+0x8c>)
 800d190:	4819      	ldr	r0, [pc, #100]	; (800d1f8 <__s2b+0x90>)
 800d192:	21ce      	movs	r1, #206	; 0xce
 800d194:	f000 fe8e 	bl	800deb4 <__assert_func>
 800d198:	0052      	lsls	r2, r2, #1
 800d19a:	3101      	adds	r1, #1
 800d19c:	e7f0      	b.n	800d180 <__s2b+0x18>
 800d19e:	9b08      	ldr	r3, [sp, #32]
 800d1a0:	6143      	str	r3, [r0, #20]
 800d1a2:	2d09      	cmp	r5, #9
 800d1a4:	f04f 0301 	mov.w	r3, #1
 800d1a8:	6103      	str	r3, [r0, #16]
 800d1aa:	dd16      	ble.n	800d1da <__s2b+0x72>
 800d1ac:	f104 0909 	add.w	r9, r4, #9
 800d1b0:	46c8      	mov	r8, r9
 800d1b2:	442c      	add	r4, r5
 800d1b4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800d1b8:	4601      	mov	r1, r0
 800d1ba:	3b30      	subs	r3, #48	; 0x30
 800d1bc:	220a      	movs	r2, #10
 800d1be:	4630      	mov	r0, r6
 800d1c0:	f7ff ff8c 	bl	800d0dc <__multadd>
 800d1c4:	45a0      	cmp	r8, r4
 800d1c6:	d1f5      	bne.n	800d1b4 <__s2b+0x4c>
 800d1c8:	f1a5 0408 	sub.w	r4, r5, #8
 800d1cc:	444c      	add	r4, r9
 800d1ce:	1b2d      	subs	r5, r5, r4
 800d1d0:	1963      	adds	r3, r4, r5
 800d1d2:	42bb      	cmp	r3, r7
 800d1d4:	db04      	blt.n	800d1e0 <__s2b+0x78>
 800d1d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d1da:	340a      	adds	r4, #10
 800d1dc:	2509      	movs	r5, #9
 800d1de:	e7f6      	b.n	800d1ce <__s2b+0x66>
 800d1e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d1e4:	4601      	mov	r1, r0
 800d1e6:	3b30      	subs	r3, #48	; 0x30
 800d1e8:	220a      	movs	r2, #10
 800d1ea:	4630      	mov	r0, r6
 800d1ec:	f7ff ff76 	bl	800d0dc <__multadd>
 800d1f0:	e7ee      	b.n	800d1d0 <__s2b+0x68>
 800d1f2:	bf00      	nop
 800d1f4:	08010758 	.word	0x08010758
 800d1f8:	080107e4 	.word	0x080107e4

0800d1fc <__hi0bits>:
 800d1fc:	0c03      	lsrs	r3, r0, #16
 800d1fe:	041b      	lsls	r3, r3, #16
 800d200:	b9d3      	cbnz	r3, 800d238 <__hi0bits+0x3c>
 800d202:	0400      	lsls	r0, r0, #16
 800d204:	2310      	movs	r3, #16
 800d206:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d20a:	bf04      	itt	eq
 800d20c:	0200      	lsleq	r0, r0, #8
 800d20e:	3308      	addeq	r3, #8
 800d210:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d214:	bf04      	itt	eq
 800d216:	0100      	lsleq	r0, r0, #4
 800d218:	3304      	addeq	r3, #4
 800d21a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d21e:	bf04      	itt	eq
 800d220:	0080      	lsleq	r0, r0, #2
 800d222:	3302      	addeq	r3, #2
 800d224:	2800      	cmp	r0, #0
 800d226:	db05      	blt.n	800d234 <__hi0bits+0x38>
 800d228:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d22c:	f103 0301 	add.w	r3, r3, #1
 800d230:	bf08      	it	eq
 800d232:	2320      	moveq	r3, #32
 800d234:	4618      	mov	r0, r3
 800d236:	4770      	bx	lr
 800d238:	2300      	movs	r3, #0
 800d23a:	e7e4      	b.n	800d206 <__hi0bits+0xa>

0800d23c <__lo0bits>:
 800d23c:	6803      	ldr	r3, [r0, #0]
 800d23e:	f013 0207 	ands.w	r2, r3, #7
 800d242:	4601      	mov	r1, r0
 800d244:	d00b      	beq.n	800d25e <__lo0bits+0x22>
 800d246:	07da      	lsls	r2, r3, #31
 800d248:	d423      	bmi.n	800d292 <__lo0bits+0x56>
 800d24a:	0798      	lsls	r0, r3, #30
 800d24c:	bf49      	itett	mi
 800d24e:	085b      	lsrmi	r3, r3, #1
 800d250:	089b      	lsrpl	r3, r3, #2
 800d252:	2001      	movmi	r0, #1
 800d254:	600b      	strmi	r3, [r1, #0]
 800d256:	bf5c      	itt	pl
 800d258:	600b      	strpl	r3, [r1, #0]
 800d25a:	2002      	movpl	r0, #2
 800d25c:	4770      	bx	lr
 800d25e:	b298      	uxth	r0, r3
 800d260:	b9a8      	cbnz	r0, 800d28e <__lo0bits+0x52>
 800d262:	0c1b      	lsrs	r3, r3, #16
 800d264:	2010      	movs	r0, #16
 800d266:	b2da      	uxtb	r2, r3
 800d268:	b90a      	cbnz	r2, 800d26e <__lo0bits+0x32>
 800d26a:	3008      	adds	r0, #8
 800d26c:	0a1b      	lsrs	r3, r3, #8
 800d26e:	071a      	lsls	r2, r3, #28
 800d270:	bf04      	itt	eq
 800d272:	091b      	lsreq	r3, r3, #4
 800d274:	3004      	addeq	r0, #4
 800d276:	079a      	lsls	r2, r3, #30
 800d278:	bf04      	itt	eq
 800d27a:	089b      	lsreq	r3, r3, #2
 800d27c:	3002      	addeq	r0, #2
 800d27e:	07da      	lsls	r2, r3, #31
 800d280:	d403      	bmi.n	800d28a <__lo0bits+0x4e>
 800d282:	085b      	lsrs	r3, r3, #1
 800d284:	f100 0001 	add.w	r0, r0, #1
 800d288:	d005      	beq.n	800d296 <__lo0bits+0x5a>
 800d28a:	600b      	str	r3, [r1, #0]
 800d28c:	4770      	bx	lr
 800d28e:	4610      	mov	r0, r2
 800d290:	e7e9      	b.n	800d266 <__lo0bits+0x2a>
 800d292:	2000      	movs	r0, #0
 800d294:	4770      	bx	lr
 800d296:	2020      	movs	r0, #32
 800d298:	4770      	bx	lr
	...

0800d29c <__i2b>:
 800d29c:	b510      	push	{r4, lr}
 800d29e:	460c      	mov	r4, r1
 800d2a0:	2101      	movs	r1, #1
 800d2a2:	f7ff feb9 	bl	800d018 <_Balloc>
 800d2a6:	4602      	mov	r2, r0
 800d2a8:	b928      	cbnz	r0, 800d2b6 <__i2b+0x1a>
 800d2aa:	4b05      	ldr	r3, [pc, #20]	; (800d2c0 <__i2b+0x24>)
 800d2ac:	4805      	ldr	r0, [pc, #20]	; (800d2c4 <__i2b+0x28>)
 800d2ae:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d2b2:	f000 fdff 	bl	800deb4 <__assert_func>
 800d2b6:	2301      	movs	r3, #1
 800d2b8:	6144      	str	r4, [r0, #20]
 800d2ba:	6103      	str	r3, [r0, #16]
 800d2bc:	bd10      	pop	{r4, pc}
 800d2be:	bf00      	nop
 800d2c0:	08010758 	.word	0x08010758
 800d2c4:	080107e4 	.word	0x080107e4

0800d2c8 <__multiply>:
 800d2c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2cc:	4691      	mov	r9, r2
 800d2ce:	690a      	ldr	r2, [r1, #16]
 800d2d0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d2d4:	429a      	cmp	r2, r3
 800d2d6:	bfb8      	it	lt
 800d2d8:	460b      	movlt	r3, r1
 800d2da:	460c      	mov	r4, r1
 800d2dc:	bfbc      	itt	lt
 800d2de:	464c      	movlt	r4, r9
 800d2e0:	4699      	movlt	r9, r3
 800d2e2:	6927      	ldr	r7, [r4, #16]
 800d2e4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d2e8:	68a3      	ldr	r3, [r4, #8]
 800d2ea:	6861      	ldr	r1, [r4, #4]
 800d2ec:	eb07 060a 	add.w	r6, r7, sl
 800d2f0:	42b3      	cmp	r3, r6
 800d2f2:	b085      	sub	sp, #20
 800d2f4:	bfb8      	it	lt
 800d2f6:	3101      	addlt	r1, #1
 800d2f8:	f7ff fe8e 	bl	800d018 <_Balloc>
 800d2fc:	b930      	cbnz	r0, 800d30c <__multiply+0x44>
 800d2fe:	4602      	mov	r2, r0
 800d300:	4b44      	ldr	r3, [pc, #272]	; (800d414 <__multiply+0x14c>)
 800d302:	4845      	ldr	r0, [pc, #276]	; (800d418 <__multiply+0x150>)
 800d304:	f240 115d 	movw	r1, #349	; 0x15d
 800d308:	f000 fdd4 	bl	800deb4 <__assert_func>
 800d30c:	f100 0514 	add.w	r5, r0, #20
 800d310:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d314:	462b      	mov	r3, r5
 800d316:	2200      	movs	r2, #0
 800d318:	4543      	cmp	r3, r8
 800d31a:	d321      	bcc.n	800d360 <__multiply+0x98>
 800d31c:	f104 0314 	add.w	r3, r4, #20
 800d320:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d324:	f109 0314 	add.w	r3, r9, #20
 800d328:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d32c:	9202      	str	r2, [sp, #8]
 800d32e:	1b3a      	subs	r2, r7, r4
 800d330:	3a15      	subs	r2, #21
 800d332:	f022 0203 	bic.w	r2, r2, #3
 800d336:	3204      	adds	r2, #4
 800d338:	f104 0115 	add.w	r1, r4, #21
 800d33c:	428f      	cmp	r7, r1
 800d33e:	bf38      	it	cc
 800d340:	2204      	movcc	r2, #4
 800d342:	9201      	str	r2, [sp, #4]
 800d344:	9a02      	ldr	r2, [sp, #8]
 800d346:	9303      	str	r3, [sp, #12]
 800d348:	429a      	cmp	r2, r3
 800d34a:	d80c      	bhi.n	800d366 <__multiply+0x9e>
 800d34c:	2e00      	cmp	r6, #0
 800d34e:	dd03      	ble.n	800d358 <__multiply+0x90>
 800d350:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d354:	2b00      	cmp	r3, #0
 800d356:	d05a      	beq.n	800d40e <__multiply+0x146>
 800d358:	6106      	str	r6, [r0, #16]
 800d35a:	b005      	add	sp, #20
 800d35c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d360:	f843 2b04 	str.w	r2, [r3], #4
 800d364:	e7d8      	b.n	800d318 <__multiply+0x50>
 800d366:	f8b3 a000 	ldrh.w	sl, [r3]
 800d36a:	f1ba 0f00 	cmp.w	sl, #0
 800d36e:	d024      	beq.n	800d3ba <__multiply+0xf2>
 800d370:	f104 0e14 	add.w	lr, r4, #20
 800d374:	46a9      	mov	r9, r5
 800d376:	f04f 0c00 	mov.w	ip, #0
 800d37a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d37e:	f8d9 1000 	ldr.w	r1, [r9]
 800d382:	fa1f fb82 	uxth.w	fp, r2
 800d386:	b289      	uxth	r1, r1
 800d388:	fb0a 110b 	mla	r1, sl, fp, r1
 800d38c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d390:	f8d9 2000 	ldr.w	r2, [r9]
 800d394:	4461      	add	r1, ip
 800d396:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d39a:	fb0a c20b 	mla	r2, sl, fp, ip
 800d39e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d3a2:	b289      	uxth	r1, r1
 800d3a4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3a8:	4577      	cmp	r7, lr
 800d3aa:	f849 1b04 	str.w	r1, [r9], #4
 800d3ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3b2:	d8e2      	bhi.n	800d37a <__multiply+0xb2>
 800d3b4:	9a01      	ldr	r2, [sp, #4]
 800d3b6:	f845 c002 	str.w	ip, [r5, r2]
 800d3ba:	9a03      	ldr	r2, [sp, #12]
 800d3bc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d3c0:	3304      	adds	r3, #4
 800d3c2:	f1b9 0f00 	cmp.w	r9, #0
 800d3c6:	d020      	beq.n	800d40a <__multiply+0x142>
 800d3c8:	6829      	ldr	r1, [r5, #0]
 800d3ca:	f104 0c14 	add.w	ip, r4, #20
 800d3ce:	46ae      	mov	lr, r5
 800d3d0:	f04f 0a00 	mov.w	sl, #0
 800d3d4:	f8bc b000 	ldrh.w	fp, [ip]
 800d3d8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d3dc:	fb09 220b 	mla	r2, r9, fp, r2
 800d3e0:	4492      	add	sl, r2
 800d3e2:	b289      	uxth	r1, r1
 800d3e4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d3e8:	f84e 1b04 	str.w	r1, [lr], #4
 800d3ec:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d3f0:	f8be 1000 	ldrh.w	r1, [lr]
 800d3f4:	0c12      	lsrs	r2, r2, #16
 800d3f6:	fb09 1102 	mla	r1, r9, r2, r1
 800d3fa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d3fe:	4567      	cmp	r7, ip
 800d400:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d404:	d8e6      	bhi.n	800d3d4 <__multiply+0x10c>
 800d406:	9a01      	ldr	r2, [sp, #4]
 800d408:	50a9      	str	r1, [r5, r2]
 800d40a:	3504      	adds	r5, #4
 800d40c:	e79a      	b.n	800d344 <__multiply+0x7c>
 800d40e:	3e01      	subs	r6, #1
 800d410:	e79c      	b.n	800d34c <__multiply+0x84>
 800d412:	bf00      	nop
 800d414:	08010758 	.word	0x08010758
 800d418:	080107e4 	.word	0x080107e4

0800d41c <__pow5mult>:
 800d41c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d420:	4615      	mov	r5, r2
 800d422:	f012 0203 	ands.w	r2, r2, #3
 800d426:	4606      	mov	r6, r0
 800d428:	460f      	mov	r7, r1
 800d42a:	d007      	beq.n	800d43c <__pow5mult+0x20>
 800d42c:	4c25      	ldr	r4, [pc, #148]	; (800d4c4 <__pow5mult+0xa8>)
 800d42e:	3a01      	subs	r2, #1
 800d430:	2300      	movs	r3, #0
 800d432:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d436:	f7ff fe51 	bl	800d0dc <__multadd>
 800d43a:	4607      	mov	r7, r0
 800d43c:	10ad      	asrs	r5, r5, #2
 800d43e:	d03d      	beq.n	800d4bc <__pow5mult+0xa0>
 800d440:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d442:	b97c      	cbnz	r4, 800d464 <__pow5mult+0x48>
 800d444:	2010      	movs	r0, #16
 800d446:	f7ff fdcd 	bl	800cfe4 <malloc>
 800d44a:	4602      	mov	r2, r0
 800d44c:	6270      	str	r0, [r6, #36]	; 0x24
 800d44e:	b928      	cbnz	r0, 800d45c <__pow5mult+0x40>
 800d450:	4b1d      	ldr	r3, [pc, #116]	; (800d4c8 <__pow5mult+0xac>)
 800d452:	481e      	ldr	r0, [pc, #120]	; (800d4cc <__pow5mult+0xb0>)
 800d454:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d458:	f000 fd2c 	bl	800deb4 <__assert_func>
 800d45c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d460:	6004      	str	r4, [r0, #0]
 800d462:	60c4      	str	r4, [r0, #12]
 800d464:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d468:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d46c:	b94c      	cbnz	r4, 800d482 <__pow5mult+0x66>
 800d46e:	f240 2171 	movw	r1, #625	; 0x271
 800d472:	4630      	mov	r0, r6
 800d474:	f7ff ff12 	bl	800d29c <__i2b>
 800d478:	2300      	movs	r3, #0
 800d47a:	f8c8 0008 	str.w	r0, [r8, #8]
 800d47e:	4604      	mov	r4, r0
 800d480:	6003      	str	r3, [r0, #0]
 800d482:	f04f 0900 	mov.w	r9, #0
 800d486:	07eb      	lsls	r3, r5, #31
 800d488:	d50a      	bpl.n	800d4a0 <__pow5mult+0x84>
 800d48a:	4639      	mov	r1, r7
 800d48c:	4622      	mov	r2, r4
 800d48e:	4630      	mov	r0, r6
 800d490:	f7ff ff1a 	bl	800d2c8 <__multiply>
 800d494:	4639      	mov	r1, r7
 800d496:	4680      	mov	r8, r0
 800d498:	4630      	mov	r0, r6
 800d49a:	f7ff fdfd 	bl	800d098 <_Bfree>
 800d49e:	4647      	mov	r7, r8
 800d4a0:	106d      	asrs	r5, r5, #1
 800d4a2:	d00b      	beq.n	800d4bc <__pow5mult+0xa0>
 800d4a4:	6820      	ldr	r0, [r4, #0]
 800d4a6:	b938      	cbnz	r0, 800d4b8 <__pow5mult+0x9c>
 800d4a8:	4622      	mov	r2, r4
 800d4aa:	4621      	mov	r1, r4
 800d4ac:	4630      	mov	r0, r6
 800d4ae:	f7ff ff0b 	bl	800d2c8 <__multiply>
 800d4b2:	6020      	str	r0, [r4, #0]
 800d4b4:	f8c0 9000 	str.w	r9, [r0]
 800d4b8:	4604      	mov	r4, r0
 800d4ba:	e7e4      	b.n	800d486 <__pow5mult+0x6a>
 800d4bc:	4638      	mov	r0, r7
 800d4be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4c2:	bf00      	nop
 800d4c4:	08010930 	.word	0x08010930
 800d4c8:	080106e6 	.word	0x080106e6
 800d4cc:	080107e4 	.word	0x080107e4

0800d4d0 <__lshift>:
 800d4d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4d4:	460c      	mov	r4, r1
 800d4d6:	6849      	ldr	r1, [r1, #4]
 800d4d8:	6923      	ldr	r3, [r4, #16]
 800d4da:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4de:	68a3      	ldr	r3, [r4, #8]
 800d4e0:	4607      	mov	r7, r0
 800d4e2:	4691      	mov	r9, r2
 800d4e4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d4e8:	f108 0601 	add.w	r6, r8, #1
 800d4ec:	42b3      	cmp	r3, r6
 800d4ee:	db0b      	blt.n	800d508 <__lshift+0x38>
 800d4f0:	4638      	mov	r0, r7
 800d4f2:	f7ff fd91 	bl	800d018 <_Balloc>
 800d4f6:	4605      	mov	r5, r0
 800d4f8:	b948      	cbnz	r0, 800d50e <__lshift+0x3e>
 800d4fa:	4602      	mov	r2, r0
 800d4fc:	4b2a      	ldr	r3, [pc, #168]	; (800d5a8 <__lshift+0xd8>)
 800d4fe:	482b      	ldr	r0, [pc, #172]	; (800d5ac <__lshift+0xdc>)
 800d500:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d504:	f000 fcd6 	bl	800deb4 <__assert_func>
 800d508:	3101      	adds	r1, #1
 800d50a:	005b      	lsls	r3, r3, #1
 800d50c:	e7ee      	b.n	800d4ec <__lshift+0x1c>
 800d50e:	2300      	movs	r3, #0
 800d510:	f100 0114 	add.w	r1, r0, #20
 800d514:	f100 0210 	add.w	r2, r0, #16
 800d518:	4618      	mov	r0, r3
 800d51a:	4553      	cmp	r3, sl
 800d51c:	db37      	blt.n	800d58e <__lshift+0xbe>
 800d51e:	6920      	ldr	r0, [r4, #16]
 800d520:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d524:	f104 0314 	add.w	r3, r4, #20
 800d528:	f019 091f 	ands.w	r9, r9, #31
 800d52c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d530:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d534:	d02f      	beq.n	800d596 <__lshift+0xc6>
 800d536:	f1c9 0e20 	rsb	lr, r9, #32
 800d53a:	468a      	mov	sl, r1
 800d53c:	f04f 0c00 	mov.w	ip, #0
 800d540:	681a      	ldr	r2, [r3, #0]
 800d542:	fa02 f209 	lsl.w	r2, r2, r9
 800d546:	ea42 020c 	orr.w	r2, r2, ip
 800d54a:	f84a 2b04 	str.w	r2, [sl], #4
 800d54e:	f853 2b04 	ldr.w	r2, [r3], #4
 800d552:	4298      	cmp	r0, r3
 800d554:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d558:	d8f2      	bhi.n	800d540 <__lshift+0x70>
 800d55a:	1b03      	subs	r3, r0, r4
 800d55c:	3b15      	subs	r3, #21
 800d55e:	f023 0303 	bic.w	r3, r3, #3
 800d562:	3304      	adds	r3, #4
 800d564:	f104 0215 	add.w	r2, r4, #21
 800d568:	4290      	cmp	r0, r2
 800d56a:	bf38      	it	cc
 800d56c:	2304      	movcc	r3, #4
 800d56e:	f841 c003 	str.w	ip, [r1, r3]
 800d572:	f1bc 0f00 	cmp.w	ip, #0
 800d576:	d001      	beq.n	800d57c <__lshift+0xac>
 800d578:	f108 0602 	add.w	r6, r8, #2
 800d57c:	3e01      	subs	r6, #1
 800d57e:	4638      	mov	r0, r7
 800d580:	612e      	str	r6, [r5, #16]
 800d582:	4621      	mov	r1, r4
 800d584:	f7ff fd88 	bl	800d098 <_Bfree>
 800d588:	4628      	mov	r0, r5
 800d58a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d58e:	f842 0f04 	str.w	r0, [r2, #4]!
 800d592:	3301      	adds	r3, #1
 800d594:	e7c1      	b.n	800d51a <__lshift+0x4a>
 800d596:	3904      	subs	r1, #4
 800d598:	f853 2b04 	ldr.w	r2, [r3], #4
 800d59c:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5a0:	4298      	cmp	r0, r3
 800d5a2:	d8f9      	bhi.n	800d598 <__lshift+0xc8>
 800d5a4:	e7ea      	b.n	800d57c <__lshift+0xac>
 800d5a6:	bf00      	nop
 800d5a8:	08010758 	.word	0x08010758
 800d5ac:	080107e4 	.word	0x080107e4

0800d5b0 <__mcmp>:
 800d5b0:	b530      	push	{r4, r5, lr}
 800d5b2:	6902      	ldr	r2, [r0, #16]
 800d5b4:	690c      	ldr	r4, [r1, #16]
 800d5b6:	1b12      	subs	r2, r2, r4
 800d5b8:	d10e      	bne.n	800d5d8 <__mcmp+0x28>
 800d5ba:	f100 0314 	add.w	r3, r0, #20
 800d5be:	3114      	adds	r1, #20
 800d5c0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d5c4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d5c8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d5cc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d5d0:	42a5      	cmp	r5, r4
 800d5d2:	d003      	beq.n	800d5dc <__mcmp+0x2c>
 800d5d4:	d305      	bcc.n	800d5e2 <__mcmp+0x32>
 800d5d6:	2201      	movs	r2, #1
 800d5d8:	4610      	mov	r0, r2
 800d5da:	bd30      	pop	{r4, r5, pc}
 800d5dc:	4283      	cmp	r3, r0
 800d5de:	d3f3      	bcc.n	800d5c8 <__mcmp+0x18>
 800d5e0:	e7fa      	b.n	800d5d8 <__mcmp+0x28>
 800d5e2:	f04f 32ff 	mov.w	r2, #4294967295
 800d5e6:	e7f7      	b.n	800d5d8 <__mcmp+0x28>

0800d5e8 <__mdiff>:
 800d5e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5ec:	460c      	mov	r4, r1
 800d5ee:	4606      	mov	r6, r0
 800d5f0:	4611      	mov	r1, r2
 800d5f2:	4620      	mov	r0, r4
 800d5f4:	4690      	mov	r8, r2
 800d5f6:	f7ff ffdb 	bl	800d5b0 <__mcmp>
 800d5fa:	1e05      	subs	r5, r0, #0
 800d5fc:	d110      	bne.n	800d620 <__mdiff+0x38>
 800d5fe:	4629      	mov	r1, r5
 800d600:	4630      	mov	r0, r6
 800d602:	f7ff fd09 	bl	800d018 <_Balloc>
 800d606:	b930      	cbnz	r0, 800d616 <__mdiff+0x2e>
 800d608:	4b3a      	ldr	r3, [pc, #232]	; (800d6f4 <__mdiff+0x10c>)
 800d60a:	4602      	mov	r2, r0
 800d60c:	f240 2132 	movw	r1, #562	; 0x232
 800d610:	4839      	ldr	r0, [pc, #228]	; (800d6f8 <__mdiff+0x110>)
 800d612:	f000 fc4f 	bl	800deb4 <__assert_func>
 800d616:	2301      	movs	r3, #1
 800d618:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d61c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d620:	bfa4      	itt	ge
 800d622:	4643      	movge	r3, r8
 800d624:	46a0      	movge	r8, r4
 800d626:	4630      	mov	r0, r6
 800d628:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d62c:	bfa6      	itte	ge
 800d62e:	461c      	movge	r4, r3
 800d630:	2500      	movge	r5, #0
 800d632:	2501      	movlt	r5, #1
 800d634:	f7ff fcf0 	bl	800d018 <_Balloc>
 800d638:	b920      	cbnz	r0, 800d644 <__mdiff+0x5c>
 800d63a:	4b2e      	ldr	r3, [pc, #184]	; (800d6f4 <__mdiff+0x10c>)
 800d63c:	4602      	mov	r2, r0
 800d63e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d642:	e7e5      	b.n	800d610 <__mdiff+0x28>
 800d644:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d648:	6926      	ldr	r6, [r4, #16]
 800d64a:	60c5      	str	r5, [r0, #12]
 800d64c:	f104 0914 	add.w	r9, r4, #20
 800d650:	f108 0514 	add.w	r5, r8, #20
 800d654:	f100 0e14 	add.w	lr, r0, #20
 800d658:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d65c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d660:	f108 0210 	add.w	r2, r8, #16
 800d664:	46f2      	mov	sl, lr
 800d666:	2100      	movs	r1, #0
 800d668:	f859 3b04 	ldr.w	r3, [r9], #4
 800d66c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d670:	fa1f f883 	uxth.w	r8, r3
 800d674:	fa11 f18b 	uxtah	r1, r1, fp
 800d678:	0c1b      	lsrs	r3, r3, #16
 800d67a:	eba1 0808 	sub.w	r8, r1, r8
 800d67e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d682:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d686:	fa1f f888 	uxth.w	r8, r8
 800d68a:	1419      	asrs	r1, r3, #16
 800d68c:	454e      	cmp	r6, r9
 800d68e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d692:	f84a 3b04 	str.w	r3, [sl], #4
 800d696:	d8e7      	bhi.n	800d668 <__mdiff+0x80>
 800d698:	1b33      	subs	r3, r6, r4
 800d69a:	3b15      	subs	r3, #21
 800d69c:	f023 0303 	bic.w	r3, r3, #3
 800d6a0:	3304      	adds	r3, #4
 800d6a2:	3415      	adds	r4, #21
 800d6a4:	42a6      	cmp	r6, r4
 800d6a6:	bf38      	it	cc
 800d6a8:	2304      	movcc	r3, #4
 800d6aa:	441d      	add	r5, r3
 800d6ac:	4473      	add	r3, lr
 800d6ae:	469e      	mov	lr, r3
 800d6b0:	462e      	mov	r6, r5
 800d6b2:	4566      	cmp	r6, ip
 800d6b4:	d30e      	bcc.n	800d6d4 <__mdiff+0xec>
 800d6b6:	f10c 0203 	add.w	r2, ip, #3
 800d6ba:	1b52      	subs	r2, r2, r5
 800d6bc:	f022 0203 	bic.w	r2, r2, #3
 800d6c0:	3d03      	subs	r5, #3
 800d6c2:	45ac      	cmp	ip, r5
 800d6c4:	bf38      	it	cc
 800d6c6:	2200      	movcc	r2, #0
 800d6c8:	441a      	add	r2, r3
 800d6ca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d6ce:	b17b      	cbz	r3, 800d6f0 <__mdiff+0x108>
 800d6d0:	6107      	str	r7, [r0, #16]
 800d6d2:	e7a3      	b.n	800d61c <__mdiff+0x34>
 800d6d4:	f856 8b04 	ldr.w	r8, [r6], #4
 800d6d8:	fa11 f288 	uxtah	r2, r1, r8
 800d6dc:	1414      	asrs	r4, r2, #16
 800d6de:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d6e2:	b292      	uxth	r2, r2
 800d6e4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d6e8:	f84e 2b04 	str.w	r2, [lr], #4
 800d6ec:	1421      	asrs	r1, r4, #16
 800d6ee:	e7e0      	b.n	800d6b2 <__mdiff+0xca>
 800d6f0:	3f01      	subs	r7, #1
 800d6f2:	e7ea      	b.n	800d6ca <__mdiff+0xe2>
 800d6f4:	08010758 	.word	0x08010758
 800d6f8:	080107e4 	.word	0x080107e4

0800d6fc <__ulp>:
 800d6fc:	b082      	sub	sp, #8
 800d6fe:	ed8d 0b00 	vstr	d0, [sp]
 800d702:	9b01      	ldr	r3, [sp, #4]
 800d704:	4912      	ldr	r1, [pc, #72]	; (800d750 <__ulp+0x54>)
 800d706:	4019      	ands	r1, r3
 800d708:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800d70c:	2900      	cmp	r1, #0
 800d70e:	dd05      	ble.n	800d71c <__ulp+0x20>
 800d710:	2200      	movs	r2, #0
 800d712:	460b      	mov	r3, r1
 800d714:	ec43 2b10 	vmov	d0, r2, r3
 800d718:	b002      	add	sp, #8
 800d71a:	4770      	bx	lr
 800d71c:	4249      	negs	r1, r1
 800d71e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800d722:	ea4f 5021 	mov.w	r0, r1, asr #20
 800d726:	f04f 0200 	mov.w	r2, #0
 800d72a:	f04f 0300 	mov.w	r3, #0
 800d72e:	da04      	bge.n	800d73a <__ulp+0x3e>
 800d730:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800d734:	fa41 f300 	asr.w	r3, r1, r0
 800d738:	e7ec      	b.n	800d714 <__ulp+0x18>
 800d73a:	f1a0 0114 	sub.w	r1, r0, #20
 800d73e:	291e      	cmp	r1, #30
 800d740:	bfda      	itte	le
 800d742:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800d746:	fa20 f101 	lsrle.w	r1, r0, r1
 800d74a:	2101      	movgt	r1, #1
 800d74c:	460a      	mov	r2, r1
 800d74e:	e7e1      	b.n	800d714 <__ulp+0x18>
 800d750:	7ff00000 	.word	0x7ff00000

0800d754 <__b2d>:
 800d754:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d756:	6905      	ldr	r5, [r0, #16]
 800d758:	f100 0714 	add.w	r7, r0, #20
 800d75c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800d760:	1f2e      	subs	r6, r5, #4
 800d762:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800d766:	4620      	mov	r0, r4
 800d768:	f7ff fd48 	bl	800d1fc <__hi0bits>
 800d76c:	f1c0 0320 	rsb	r3, r0, #32
 800d770:	280a      	cmp	r0, #10
 800d772:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800d7f0 <__b2d+0x9c>
 800d776:	600b      	str	r3, [r1, #0]
 800d778:	dc14      	bgt.n	800d7a4 <__b2d+0x50>
 800d77a:	f1c0 0e0b 	rsb	lr, r0, #11
 800d77e:	fa24 f10e 	lsr.w	r1, r4, lr
 800d782:	42b7      	cmp	r7, r6
 800d784:	ea41 030c 	orr.w	r3, r1, ip
 800d788:	bf34      	ite	cc
 800d78a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d78e:	2100      	movcs	r1, #0
 800d790:	3015      	adds	r0, #21
 800d792:	fa04 f000 	lsl.w	r0, r4, r0
 800d796:	fa21 f10e 	lsr.w	r1, r1, lr
 800d79a:	ea40 0201 	orr.w	r2, r0, r1
 800d79e:	ec43 2b10 	vmov	d0, r2, r3
 800d7a2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d7a4:	42b7      	cmp	r7, r6
 800d7a6:	bf3a      	itte	cc
 800d7a8:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800d7ac:	f1a5 0608 	subcc.w	r6, r5, #8
 800d7b0:	2100      	movcs	r1, #0
 800d7b2:	380b      	subs	r0, #11
 800d7b4:	d017      	beq.n	800d7e6 <__b2d+0x92>
 800d7b6:	f1c0 0c20 	rsb	ip, r0, #32
 800d7ba:	fa04 f500 	lsl.w	r5, r4, r0
 800d7be:	42be      	cmp	r6, r7
 800d7c0:	fa21 f40c 	lsr.w	r4, r1, ip
 800d7c4:	ea45 0504 	orr.w	r5, r5, r4
 800d7c8:	bf8c      	ite	hi
 800d7ca:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800d7ce:	2400      	movls	r4, #0
 800d7d0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800d7d4:	fa01 f000 	lsl.w	r0, r1, r0
 800d7d8:	fa24 f40c 	lsr.w	r4, r4, ip
 800d7dc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800d7e0:	ea40 0204 	orr.w	r2, r0, r4
 800d7e4:	e7db      	b.n	800d79e <__b2d+0x4a>
 800d7e6:	ea44 030c 	orr.w	r3, r4, ip
 800d7ea:	460a      	mov	r2, r1
 800d7ec:	e7d7      	b.n	800d79e <__b2d+0x4a>
 800d7ee:	bf00      	nop
 800d7f0:	3ff00000 	.word	0x3ff00000

0800d7f4 <__d2b>:
 800d7f4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d7f8:	4689      	mov	r9, r1
 800d7fa:	2101      	movs	r1, #1
 800d7fc:	ec57 6b10 	vmov	r6, r7, d0
 800d800:	4690      	mov	r8, r2
 800d802:	f7ff fc09 	bl	800d018 <_Balloc>
 800d806:	4604      	mov	r4, r0
 800d808:	b930      	cbnz	r0, 800d818 <__d2b+0x24>
 800d80a:	4602      	mov	r2, r0
 800d80c:	4b25      	ldr	r3, [pc, #148]	; (800d8a4 <__d2b+0xb0>)
 800d80e:	4826      	ldr	r0, [pc, #152]	; (800d8a8 <__d2b+0xb4>)
 800d810:	f240 310a 	movw	r1, #778	; 0x30a
 800d814:	f000 fb4e 	bl	800deb4 <__assert_func>
 800d818:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d81c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d820:	bb35      	cbnz	r5, 800d870 <__d2b+0x7c>
 800d822:	2e00      	cmp	r6, #0
 800d824:	9301      	str	r3, [sp, #4]
 800d826:	d028      	beq.n	800d87a <__d2b+0x86>
 800d828:	4668      	mov	r0, sp
 800d82a:	9600      	str	r6, [sp, #0]
 800d82c:	f7ff fd06 	bl	800d23c <__lo0bits>
 800d830:	9900      	ldr	r1, [sp, #0]
 800d832:	b300      	cbz	r0, 800d876 <__d2b+0x82>
 800d834:	9a01      	ldr	r2, [sp, #4]
 800d836:	f1c0 0320 	rsb	r3, r0, #32
 800d83a:	fa02 f303 	lsl.w	r3, r2, r3
 800d83e:	430b      	orrs	r3, r1
 800d840:	40c2      	lsrs	r2, r0
 800d842:	6163      	str	r3, [r4, #20]
 800d844:	9201      	str	r2, [sp, #4]
 800d846:	9b01      	ldr	r3, [sp, #4]
 800d848:	61a3      	str	r3, [r4, #24]
 800d84a:	2b00      	cmp	r3, #0
 800d84c:	bf14      	ite	ne
 800d84e:	2202      	movne	r2, #2
 800d850:	2201      	moveq	r2, #1
 800d852:	6122      	str	r2, [r4, #16]
 800d854:	b1d5      	cbz	r5, 800d88c <__d2b+0x98>
 800d856:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d85a:	4405      	add	r5, r0
 800d85c:	f8c9 5000 	str.w	r5, [r9]
 800d860:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d864:	f8c8 0000 	str.w	r0, [r8]
 800d868:	4620      	mov	r0, r4
 800d86a:	b003      	add	sp, #12
 800d86c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d870:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d874:	e7d5      	b.n	800d822 <__d2b+0x2e>
 800d876:	6161      	str	r1, [r4, #20]
 800d878:	e7e5      	b.n	800d846 <__d2b+0x52>
 800d87a:	a801      	add	r0, sp, #4
 800d87c:	f7ff fcde 	bl	800d23c <__lo0bits>
 800d880:	9b01      	ldr	r3, [sp, #4]
 800d882:	6163      	str	r3, [r4, #20]
 800d884:	2201      	movs	r2, #1
 800d886:	6122      	str	r2, [r4, #16]
 800d888:	3020      	adds	r0, #32
 800d88a:	e7e3      	b.n	800d854 <__d2b+0x60>
 800d88c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d890:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d894:	f8c9 0000 	str.w	r0, [r9]
 800d898:	6918      	ldr	r0, [r3, #16]
 800d89a:	f7ff fcaf 	bl	800d1fc <__hi0bits>
 800d89e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d8a2:	e7df      	b.n	800d864 <__d2b+0x70>
 800d8a4:	08010758 	.word	0x08010758
 800d8a8:	080107e4 	.word	0x080107e4

0800d8ac <__ratio>:
 800d8ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8b0:	4688      	mov	r8, r1
 800d8b2:	4669      	mov	r1, sp
 800d8b4:	4681      	mov	r9, r0
 800d8b6:	f7ff ff4d 	bl	800d754 <__b2d>
 800d8ba:	a901      	add	r1, sp, #4
 800d8bc:	4640      	mov	r0, r8
 800d8be:	ec55 4b10 	vmov	r4, r5, d0
 800d8c2:	f7ff ff47 	bl	800d754 <__b2d>
 800d8c6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d8ca:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800d8ce:	eba3 0c02 	sub.w	ip, r3, r2
 800d8d2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800d8d6:	1a9b      	subs	r3, r3, r2
 800d8d8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800d8dc:	ec51 0b10 	vmov	r0, r1, d0
 800d8e0:	2b00      	cmp	r3, #0
 800d8e2:	bfd6      	itet	le
 800d8e4:	460a      	movle	r2, r1
 800d8e6:	462a      	movgt	r2, r5
 800d8e8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d8ec:	468b      	mov	fp, r1
 800d8ee:	462f      	mov	r7, r5
 800d8f0:	bfd4      	ite	le
 800d8f2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800d8f6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d8fa:	4620      	mov	r0, r4
 800d8fc:	ee10 2a10 	vmov	r2, s0
 800d900:	465b      	mov	r3, fp
 800d902:	4639      	mov	r1, r7
 800d904:	f7f2 ffaa 	bl	800085c <__aeabi_ddiv>
 800d908:	ec41 0b10 	vmov	d0, r0, r1
 800d90c:	b003      	add	sp, #12
 800d90e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d912 <__copybits>:
 800d912:	3901      	subs	r1, #1
 800d914:	b570      	push	{r4, r5, r6, lr}
 800d916:	1149      	asrs	r1, r1, #5
 800d918:	6914      	ldr	r4, [r2, #16]
 800d91a:	3101      	adds	r1, #1
 800d91c:	f102 0314 	add.w	r3, r2, #20
 800d920:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d924:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d928:	1f05      	subs	r5, r0, #4
 800d92a:	42a3      	cmp	r3, r4
 800d92c:	d30c      	bcc.n	800d948 <__copybits+0x36>
 800d92e:	1aa3      	subs	r3, r4, r2
 800d930:	3b11      	subs	r3, #17
 800d932:	f023 0303 	bic.w	r3, r3, #3
 800d936:	3211      	adds	r2, #17
 800d938:	42a2      	cmp	r2, r4
 800d93a:	bf88      	it	hi
 800d93c:	2300      	movhi	r3, #0
 800d93e:	4418      	add	r0, r3
 800d940:	2300      	movs	r3, #0
 800d942:	4288      	cmp	r0, r1
 800d944:	d305      	bcc.n	800d952 <__copybits+0x40>
 800d946:	bd70      	pop	{r4, r5, r6, pc}
 800d948:	f853 6b04 	ldr.w	r6, [r3], #4
 800d94c:	f845 6f04 	str.w	r6, [r5, #4]!
 800d950:	e7eb      	b.n	800d92a <__copybits+0x18>
 800d952:	f840 3b04 	str.w	r3, [r0], #4
 800d956:	e7f4      	b.n	800d942 <__copybits+0x30>

0800d958 <__any_on>:
 800d958:	f100 0214 	add.w	r2, r0, #20
 800d95c:	6900      	ldr	r0, [r0, #16]
 800d95e:	114b      	asrs	r3, r1, #5
 800d960:	4298      	cmp	r0, r3
 800d962:	b510      	push	{r4, lr}
 800d964:	db11      	blt.n	800d98a <__any_on+0x32>
 800d966:	dd0a      	ble.n	800d97e <__any_on+0x26>
 800d968:	f011 011f 	ands.w	r1, r1, #31
 800d96c:	d007      	beq.n	800d97e <__any_on+0x26>
 800d96e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d972:	fa24 f001 	lsr.w	r0, r4, r1
 800d976:	fa00 f101 	lsl.w	r1, r0, r1
 800d97a:	428c      	cmp	r4, r1
 800d97c:	d10b      	bne.n	800d996 <__any_on+0x3e>
 800d97e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d982:	4293      	cmp	r3, r2
 800d984:	d803      	bhi.n	800d98e <__any_on+0x36>
 800d986:	2000      	movs	r0, #0
 800d988:	bd10      	pop	{r4, pc}
 800d98a:	4603      	mov	r3, r0
 800d98c:	e7f7      	b.n	800d97e <__any_on+0x26>
 800d98e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d992:	2900      	cmp	r1, #0
 800d994:	d0f5      	beq.n	800d982 <__any_on+0x2a>
 800d996:	2001      	movs	r0, #1
 800d998:	e7f6      	b.n	800d988 <__any_on+0x30>

0800d99a <_calloc_r>:
 800d99a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d99c:	fba1 2402 	umull	r2, r4, r1, r2
 800d9a0:	b94c      	cbnz	r4, 800d9b6 <_calloc_r+0x1c>
 800d9a2:	4611      	mov	r1, r2
 800d9a4:	9201      	str	r2, [sp, #4]
 800d9a6:	f000 f87b 	bl	800daa0 <_malloc_r>
 800d9aa:	9a01      	ldr	r2, [sp, #4]
 800d9ac:	4605      	mov	r5, r0
 800d9ae:	b930      	cbnz	r0, 800d9be <_calloc_r+0x24>
 800d9b0:	4628      	mov	r0, r5
 800d9b2:	b003      	add	sp, #12
 800d9b4:	bd30      	pop	{r4, r5, pc}
 800d9b6:	220c      	movs	r2, #12
 800d9b8:	6002      	str	r2, [r0, #0]
 800d9ba:	2500      	movs	r5, #0
 800d9bc:	e7f8      	b.n	800d9b0 <_calloc_r+0x16>
 800d9be:	4621      	mov	r1, r4
 800d9c0:	f7fc fbcc 	bl	800a15c <memset>
 800d9c4:	e7f4      	b.n	800d9b0 <_calloc_r+0x16>
	...

0800d9c8 <_free_r>:
 800d9c8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d9ca:	2900      	cmp	r1, #0
 800d9cc:	d044      	beq.n	800da58 <_free_r+0x90>
 800d9ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d9d2:	9001      	str	r0, [sp, #4]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	f1a1 0404 	sub.w	r4, r1, #4
 800d9da:	bfb8      	it	lt
 800d9dc:	18e4      	addlt	r4, r4, r3
 800d9de:	f000 fab3 	bl	800df48 <__malloc_lock>
 800d9e2:	4a1e      	ldr	r2, [pc, #120]	; (800da5c <_free_r+0x94>)
 800d9e4:	9801      	ldr	r0, [sp, #4]
 800d9e6:	6813      	ldr	r3, [r2, #0]
 800d9e8:	b933      	cbnz	r3, 800d9f8 <_free_r+0x30>
 800d9ea:	6063      	str	r3, [r4, #4]
 800d9ec:	6014      	str	r4, [r2, #0]
 800d9ee:	b003      	add	sp, #12
 800d9f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d9f4:	f000 baae 	b.w	800df54 <__malloc_unlock>
 800d9f8:	42a3      	cmp	r3, r4
 800d9fa:	d908      	bls.n	800da0e <_free_r+0x46>
 800d9fc:	6825      	ldr	r5, [r4, #0]
 800d9fe:	1961      	adds	r1, r4, r5
 800da00:	428b      	cmp	r3, r1
 800da02:	bf01      	itttt	eq
 800da04:	6819      	ldreq	r1, [r3, #0]
 800da06:	685b      	ldreq	r3, [r3, #4]
 800da08:	1949      	addeq	r1, r1, r5
 800da0a:	6021      	streq	r1, [r4, #0]
 800da0c:	e7ed      	b.n	800d9ea <_free_r+0x22>
 800da0e:	461a      	mov	r2, r3
 800da10:	685b      	ldr	r3, [r3, #4]
 800da12:	b10b      	cbz	r3, 800da18 <_free_r+0x50>
 800da14:	42a3      	cmp	r3, r4
 800da16:	d9fa      	bls.n	800da0e <_free_r+0x46>
 800da18:	6811      	ldr	r1, [r2, #0]
 800da1a:	1855      	adds	r5, r2, r1
 800da1c:	42a5      	cmp	r5, r4
 800da1e:	d10b      	bne.n	800da38 <_free_r+0x70>
 800da20:	6824      	ldr	r4, [r4, #0]
 800da22:	4421      	add	r1, r4
 800da24:	1854      	adds	r4, r2, r1
 800da26:	42a3      	cmp	r3, r4
 800da28:	6011      	str	r1, [r2, #0]
 800da2a:	d1e0      	bne.n	800d9ee <_free_r+0x26>
 800da2c:	681c      	ldr	r4, [r3, #0]
 800da2e:	685b      	ldr	r3, [r3, #4]
 800da30:	6053      	str	r3, [r2, #4]
 800da32:	4421      	add	r1, r4
 800da34:	6011      	str	r1, [r2, #0]
 800da36:	e7da      	b.n	800d9ee <_free_r+0x26>
 800da38:	d902      	bls.n	800da40 <_free_r+0x78>
 800da3a:	230c      	movs	r3, #12
 800da3c:	6003      	str	r3, [r0, #0]
 800da3e:	e7d6      	b.n	800d9ee <_free_r+0x26>
 800da40:	6825      	ldr	r5, [r4, #0]
 800da42:	1961      	adds	r1, r4, r5
 800da44:	428b      	cmp	r3, r1
 800da46:	bf04      	itt	eq
 800da48:	6819      	ldreq	r1, [r3, #0]
 800da4a:	685b      	ldreq	r3, [r3, #4]
 800da4c:	6063      	str	r3, [r4, #4]
 800da4e:	bf04      	itt	eq
 800da50:	1949      	addeq	r1, r1, r5
 800da52:	6021      	streq	r1, [r4, #0]
 800da54:	6054      	str	r4, [r2, #4]
 800da56:	e7ca      	b.n	800d9ee <_free_r+0x26>
 800da58:	b003      	add	sp, #12
 800da5a:	bd30      	pop	{r4, r5, pc}
 800da5c:	20001e18 	.word	0x20001e18

0800da60 <sbrk_aligned>:
 800da60:	b570      	push	{r4, r5, r6, lr}
 800da62:	4e0e      	ldr	r6, [pc, #56]	; (800da9c <sbrk_aligned+0x3c>)
 800da64:	460c      	mov	r4, r1
 800da66:	6831      	ldr	r1, [r6, #0]
 800da68:	4605      	mov	r5, r0
 800da6a:	b911      	cbnz	r1, 800da72 <sbrk_aligned+0x12>
 800da6c:	f000 f9f0 	bl	800de50 <_sbrk_r>
 800da70:	6030      	str	r0, [r6, #0]
 800da72:	4621      	mov	r1, r4
 800da74:	4628      	mov	r0, r5
 800da76:	f000 f9eb 	bl	800de50 <_sbrk_r>
 800da7a:	1c43      	adds	r3, r0, #1
 800da7c:	d00a      	beq.n	800da94 <sbrk_aligned+0x34>
 800da7e:	1cc4      	adds	r4, r0, #3
 800da80:	f024 0403 	bic.w	r4, r4, #3
 800da84:	42a0      	cmp	r0, r4
 800da86:	d007      	beq.n	800da98 <sbrk_aligned+0x38>
 800da88:	1a21      	subs	r1, r4, r0
 800da8a:	4628      	mov	r0, r5
 800da8c:	f000 f9e0 	bl	800de50 <_sbrk_r>
 800da90:	3001      	adds	r0, #1
 800da92:	d101      	bne.n	800da98 <sbrk_aligned+0x38>
 800da94:	f04f 34ff 	mov.w	r4, #4294967295
 800da98:	4620      	mov	r0, r4
 800da9a:	bd70      	pop	{r4, r5, r6, pc}
 800da9c:	20001e1c 	.word	0x20001e1c

0800daa0 <_malloc_r>:
 800daa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800daa4:	1ccd      	adds	r5, r1, #3
 800daa6:	f025 0503 	bic.w	r5, r5, #3
 800daaa:	3508      	adds	r5, #8
 800daac:	2d0c      	cmp	r5, #12
 800daae:	bf38      	it	cc
 800dab0:	250c      	movcc	r5, #12
 800dab2:	2d00      	cmp	r5, #0
 800dab4:	4607      	mov	r7, r0
 800dab6:	db01      	blt.n	800dabc <_malloc_r+0x1c>
 800dab8:	42a9      	cmp	r1, r5
 800daba:	d905      	bls.n	800dac8 <_malloc_r+0x28>
 800dabc:	230c      	movs	r3, #12
 800dabe:	603b      	str	r3, [r7, #0]
 800dac0:	2600      	movs	r6, #0
 800dac2:	4630      	mov	r0, r6
 800dac4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dac8:	4e2e      	ldr	r6, [pc, #184]	; (800db84 <_malloc_r+0xe4>)
 800daca:	f000 fa3d 	bl	800df48 <__malloc_lock>
 800dace:	6833      	ldr	r3, [r6, #0]
 800dad0:	461c      	mov	r4, r3
 800dad2:	bb34      	cbnz	r4, 800db22 <_malloc_r+0x82>
 800dad4:	4629      	mov	r1, r5
 800dad6:	4638      	mov	r0, r7
 800dad8:	f7ff ffc2 	bl	800da60 <sbrk_aligned>
 800dadc:	1c43      	adds	r3, r0, #1
 800dade:	4604      	mov	r4, r0
 800dae0:	d14d      	bne.n	800db7e <_malloc_r+0xde>
 800dae2:	6834      	ldr	r4, [r6, #0]
 800dae4:	4626      	mov	r6, r4
 800dae6:	2e00      	cmp	r6, #0
 800dae8:	d140      	bne.n	800db6c <_malloc_r+0xcc>
 800daea:	6823      	ldr	r3, [r4, #0]
 800daec:	4631      	mov	r1, r6
 800daee:	4638      	mov	r0, r7
 800daf0:	eb04 0803 	add.w	r8, r4, r3
 800daf4:	f000 f9ac 	bl	800de50 <_sbrk_r>
 800daf8:	4580      	cmp	r8, r0
 800dafa:	d13a      	bne.n	800db72 <_malloc_r+0xd2>
 800dafc:	6821      	ldr	r1, [r4, #0]
 800dafe:	3503      	adds	r5, #3
 800db00:	1a6d      	subs	r5, r5, r1
 800db02:	f025 0503 	bic.w	r5, r5, #3
 800db06:	3508      	adds	r5, #8
 800db08:	2d0c      	cmp	r5, #12
 800db0a:	bf38      	it	cc
 800db0c:	250c      	movcc	r5, #12
 800db0e:	4629      	mov	r1, r5
 800db10:	4638      	mov	r0, r7
 800db12:	f7ff ffa5 	bl	800da60 <sbrk_aligned>
 800db16:	3001      	adds	r0, #1
 800db18:	d02b      	beq.n	800db72 <_malloc_r+0xd2>
 800db1a:	6823      	ldr	r3, [r4, #0]
 800db1c:	442b      	add	r3, r5
 800db1e:	6023      	str	r3, [r4, #0]
 800db20:	e00e      	b.n	800db40 <_malloc_r+0xa0>
 800db22:	6822      	ldr	r2, [r4, #0]
 800db24:	1b52      	subs	r2, r2, r5
 800db26:	d41e      	bmi.n	800db66 <_malloc_r+0xc6>
 800db28:	2a0b      	cmp	r2, #11
 800db2a:	d916      	bls.n	800db5a <_malloc_r+0xba>
 800db2c:	1961      	adds	r1, r4, r5
 800db2e:	42a3      	cmp	r3, r4
 800db30:	6025      	str	r5, [r4, #0]
 800db32:	bf18      	it	ne
 800db34:	6059      	strne	r1, [r3, #4]
 800db36:	6863      	ldr	r3, [r4, #4]
 800db38:	bf08      	it	eq
 800db3a:	6031      	streq	r1, [r6, #0]
 800db3c:	5162      	str	r2, [r4, r5]
 800db3e:	604b      	str	r3, [r1, #4]
 800db40:	4638      	mov	r0, r7
 800db42:	f104 060b 	add.w	r6, r4, #11
 800db46:	f000 fa05 	bl	800df54 <__malloc_unlock>
 800db4a:	f026 0607 	bic.w	r6, r6, #7
 800db4e:	1d23      	adds	r3, r4, #4
 800db50:	1af2      	subs	r2, r6, r3
 800db52:	d0b6      	beq.n	800dac2 <_malloc_r+0x22>
 800db54:	1b9b      	subs	r3, r3, r6
 800db56:	50a3      	str	r3, [r4, r2]
 800db58:	e7b3      	b.n	800dac2 <_malloc_r+0x22>
 800db5a:	6862      	ldr	r2, [r4, #4]
 800db5c:	42a3      	cmp	r3, r4
 800db5e:	bf0c      	ite	eq
 800db60:	6032      	streq	r2, [r6, #0]
 800db62:	605a      	strne	r2, [r3, #4]
 800db64:	e7ec      	b.n	800db40 <_malloc_r+0xa0>
 800db66:	4623      	mov	r3, r4
 800db68:	6864      	ldr	r4, [r4, #4]
 800db6a:	e7b2      	b.n	800dad2 <_malloc_r+0x32>
 800db6c:	4634      	mov	r4, r6
 800db6e:	6876      	ldr	r6, [r6, #4]
 800db70:	e7b9      	b.n	800dae6 <_malloc_r+0x46>
 800db72:	230c      	movs	r3, #12
 800db74:	603b      	str	r3, [r7, #0]
 800db76:	4638      	mov	r0, r7
 800db78:	f000 f9ec 	bl	800df54 <__malloc_unlock>
 800db7c:	e7a1      	b.n	800dac2 <_malloc_r+0x22>
 800db7e:	6025      	str	r5, [r4, #0]
 800db80:	e7de      	b.n	800db40 <_malloc_r+0xa0>
 800db82:	bf00      	nop
 800db84:	20001e18 	.word	0x20001e18

0800db88 <__ssputs_r>:
 800db88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800db8c:	688e      	ldr	r6, [r1, #8]
 800db8e:	429e      	cmp	r6, r3
 800db90:	4682      	mov	sl, r0
 800db92:	460c      	mov	r4, r1
 800db94:	4690      	mov	r8, r2
 800db96:	461f      	mov	r7, r3
 800db98:	d838      	bhi.n	800dc0c <__ssputs_r+0x84>
 800db9a:	898a      	ldrh	r2, [r1, #12]
 800db9c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800dba0:	d032      	beq.n	800dc08 <__ssputs_r+0x80>
 800dba2:	6825      	ldr	r5, [r4, #0]
 800dba4:	6909      	ldr	r1, [r1, #16]
 800dba6:	eba5 0901 	sub.w	r9, r5, r1
 800dbaa:	6965      	ldr	r5, [r4, #20]
 800dbac:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800dbb0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800dbb4:	3301      	adds	r3, #1
 800dbb6:	444b      	add	r3, r9
 800dbb8:	106d      	asrs	r5, r5, #1
 800dbba:	429d      	cmp	r5, r3
 800dbbc:	bf38      	it	cc
 800dbbe:	461d      	movcc	r5, r3
 800dbc0:	0553      	lsls	r3, r2, #21
 800dbc2:	d531      	bpl.n	800dc28 <__ssputs_r+0xa0>
 800dbc4:	4629      	mov	r1, r5
 800dbc6:	f7ff ff6b 	bl	800daa0 <_malloc_r>
 800dbca:	4606      	mov	r6, r0
 800dbcc:	b950      	cbnz	r0, 800dbe4 <__ssputs_r+0x5c>
 800dbce:	230c      	movs	r3, #12
 800dbd0:	f8ca 3000 	str.w	r3, [sl]
 800dbd4:	89a3      	ldrh	r3, [r4, #12]
 800dbd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dbda:	81a3      	strh	r3, [r4, #12]
 800dbdc:	f04f 30ff 	mov.w	r0, #4294967295
 800dbe0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dbe4:	6921      	ldr	r1, [r4, #16]
 800dbe6:	464a      	mov	r2, r9
 800dbe8:	f7fc faaa 	bl	800a140 <memcpy>
 800dbec:	89a3      	ldrh	r3, [r4, #12]
 800dbee:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800dbf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dbf6:	81a3      	strh	r3, [r4, #12]
 800dbf8:	6126      	str	r6, [r4, #16]
 800dbfa:	6165      	str	r5, [r4, #20]
 800dbfc:	444e      	add	r6, r9
 800dbfe:	eba5 0509 	sub.w	r5, r5, r9
 800dc02:	6026      	str	r6, [r4, #0]
 800dc04:	60a5      	str	r5, [r4, #8]
 800dc06:	463e      	mov	r6, r7
 800dc08:	42be      	cmp	r6, r7
 800dc0a:	d900      	bls.n	800dc0e <__ssputs_r+0x86>
 800dc0c:	463e      	mov	r6, r7
 800dc0e:	6820      	ldr	r0, [r4, #0]
 800dc10:	4632      	mov	r2, r6
 800dc12:	4641      	mov	r1, r8
 800dc14:	f000 f97e 	bl	800df14 <memmove>
 800dc18:	68a3      	ldr	r3, [r4, #8]
 800dc1a:	1b9b      	subs	r3, r3, r6
 800dc1c:	60a3      	str	r3, [r4, #8]
 800dc1e:	6823      	ldr	r3, [r4, #0]
 800dc20:	4433      	add	r3, r6
 800dc22:	6023      	str	r3, [r4, #0]
 800dc24:	2000      	movs	r0, #0
 800dc26:	e7db      	b.n	800dbe0 <__ssputs_r+0x58>
 800dc28:	462a      	mov	r2, r5
 800dc2a:	f000 f999 	bl	800df60 <_realloc_r>
 800dc2e:	4606      	mov	r6, r0
 800dc30:	2800      	cmp	r0, #0
 800dc32:	d1e1      	bne.n	800dbf8 <__ssputs_r+0x70>
 800dc34:	6921      	ldr	r1, [r4, #16]
 800dc36:	4650      	mov	r0, sl
 800dc38:	f7ff fec6 	bl	800d9c8 <_free_r>
 800dc3c:	e7c7      	b.n	800dbce <__ssputs_r+0x46>
	...

0800dc40 <_svfiprintf_r>:
 800dc40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc44:	4698      	mov	r8, r3
 800dc46:	898b      	ldrh	r3, [r1, #12]
 800dc48:	061b      	lsls	r3, r3, #24
 800dc4a:	b09d      	sub	sp, #116	; 0x74
 800dc4c:	4607      	mov	r7, r0
 800dc4e:	460d      	mov	r5, r1
 800dc50:	4614      	mov	r4, r2
 800dc52:	d50e      	bpl.n	800dc72 <_svfiprintf_r+0x32>
 800dc54:	690b      	ldr	r3, [r1, #16]
 800dc56:	b963      	cbnz	r3, 800dc72 <_svfiprintf_r+0x32>
 800dc58:	2140      	movs	r1, #64	; 0x40
 800dc5a:	f7ff ff21 	bl	800daa0 <_malloc_r>
 800dc5e:	6028      	str	r0, [r5, #0]
 800dc60:	6128      	str	r0, [r5, #16]
 800dc62:	b920      	cbnz	r0, 800dc6e <_svfiprintf_r+0x2e>
 800dc64:	230c      	movs	r3, #12
 800dc66:	603b      	str	r3, [r7, #0]
 800dc68:	f04f 30ff 	mov.w	r0, #4294967295
 800dc6c:	e0d1      	b.n	800de12 <_svfiprintf_r+0x1d2>
 800dc6e:	2340      	movs	r3, #64	; 0x40
 800dc70:	616b      	str	r3, [r5, #20]
 800dc72:	2300      	movs	r3, #0
 800dc74:	9309      	str	r3, [sp, #36]	; 0x24
 800dc76:	2320      	movs	r3, #32
 800dc78:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800dc7c:	f8cd 800c 	str.w	r8, [sp, #12]
 800dc80:	2330      	movs	r3, #48	; 0x30
 800dc82:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800de2c <_svfiprintf_r+0x1ec>
 800dc86:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800dc8a:	f04f 0901 	mov.w	r9, #1
 800dc8e:	4623      	mov	r3, r4
 800dc90:	469a      	mov	sl, r3
 800dc92:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dc96:	b10a      	cbz	r2, 800dc9c <_svfiprintf_r+0x5c>
 800dc98:	2a25      	cmp	r2, #37	; 0x25
 800dc9a:	d1f9      	bne.n	800dc90 <_svfiprintf_r+0x50>
 800dc9c:	ebba 0b04 	subs.w	fp, sl, r4
 800dca0:	d00b      	beq.n	800dcba <_svfiprintf_r+0x7a>
 800dca2:	465b      	mov	r3, fp
 800dca4:	4622      	mov	r2, r4
 800dca6:	4629      	mov	r1, r5
 800dca8:	4638      	mov	r0, r7
 800dcaa:	f7ff ff6d 	bl	800db88 <__ssputs_r>
 800dcae:	3001      	adds	r0, #1
 800dcb0:	f000 80aa 	beq.w	800de08 <_svfiprintf_r+0x1c8>
 800dcb4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800dcb6:	445a      	add	r2, fp
 800dcb8:	9209      	str	r2, [sp, #36]	; 0x24
 800dcba:	f89a 3000 	ldrb.w	r3, [sl]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	f000 80a2 	beq.w	800de08 <_svfiprintf_r+0x1c8>
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	f04f 32ff 	mov.w	r2, #4294967295
 800dcca:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800dcce:	f10a 0a01 	add.w	sl, sl, #1
 800dcd2:	9304      	str	r3, [sp, #16]
 800dcd4:	9307      	str	r3, [sp, #28]
 800dcd6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800dcda:	931a      	str	r3, [sp, #104]	; 0x68
 800dcdc:	4654      	mov	r4, sl
 800dcde:	2205      	movs	r2, #5
 800dce0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dce4:	4851      	ldr	r0, [pc, #324]	; (800de2c <_svfiprintf_r+0x1ec>)
 800dce6:	f7f2 fa83 	bl	80001f0 <memchr>
 800dcea:	9a04      	ldr	r2, [sp, #16]
 800dcec:	b9d8      	cbnz	r0, 800dd26 <_svfiprintf_r+0xe6>
 800dcee:	06d0      	lsls	r0, r2, #27
 800dcf0:	bf44      	itt	mi
 800dcf2:	2320      	movmi	r3, #32
 800dcf4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dcf8:	0711      	lsls	r1, r2, #28
 800dcfa:	bf44      	itt	mi
 800dcfc:	232b      	movmi	r3, #43	; 0x2b
 800dcfe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800dd02:	f89a 3000 	ldrb.w	r3, [sl]
 800dd06:	2b2a      	cmp	r3, #42	; 0x2a
 800dd08:	d015      	beq.n	800dd36 <_svfiprintf_r+0xf6>
 800dd0a:	9a07      	ldr	r2, [sp, #28]
 800dd0c:	4654      	mov	r4, sl
 800dd0e:	2000      	movs	r0, #0
 800dd10:	f04f 0c0a 	mov.w	ip, #10
 800dd14:	4621      	mov	r1, r4
 800dd16:	f811 3b01 	ldrb.w	r3, [r1], #1
 800dd1a:	3b30      	subs	r3, #48	; 0x30
 800dd1c:	2b09      	cmp	r3, #9
 800dd1e:	d94e      	bls.n	800ddbe <_svfiprintf_r+0x17e>
 800dd20:	b1b0      	cbz	r0, 800dd50 <_svfiprintf_r+0x110>
 800dd22:	9207      	str	r2, [sp, #28]
 800dd24:	e014      	b.n	800dd50 <_svfiprintf_r+0x110>
 800dd26:	eba0 0308 	sub.w	r3, r0, r8
 800dd2a:	fa09 f303 	lsl.w	r3, r9, r3
 800dd2e:	4313      	orrs	r3, r2
 800dd30:	9304      	str	r3, [sp, #16]
 800dd32:	46a2      	mov	sl, r4
 800dd34:	e7d2      	b.n	800dcdc <_svfiprintf_r+0x9c>
 800dd36:	9b03      	ldr	r3, [sp, #12]
 800dd38:	1d19      	adds	r1, r3, #4
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	9103      	str	r1, [sp, #12]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	bfbb      	ittet	lt
 800dd42:	425b      	neglt	r3, r3
 800dd44:	f042 0202 	orrlt.w	r2, r2, #2
 800dd48:	9307      	strge	r3, [sp, #28]
 800dd4a:	9307      	strlt	r3, [sp, #28]
 800dd4c:	bfb8      	it	lt
 800dd4e:	9204      	strlt	r2, [sp, #16]
 800dd50:	7823      	ldrb	r3, [r4, #0]
 800dd52:	2b2e      	cmp	r3, #46	; 0x2e
 800dd54:	d10c      	bne.n	800dd70 <_svfiprintf_r+0x130>
 800dd56:	7863      	ldrb	r3, [r4, #1]
 800dd58:	2b2a      	cmp	r3, #42	; 0x2a
 800dd5a:	d135      	bne.n	800ddc8 <_svfiprintf_r+0x188>
 800dd5c:	9b03      	ldr	r3, [sp, #12]
 800dd5e:	1d1a      	adds	r2, r3, #4
 800dd60:	681b      	ldr	r3, [r3, #0]
 800dd62:	9203      	str	r2, [sp, #12]
 800dd64:	2b00      	cmp	r3, #0
 800dd66:	bfb8      	it	lt
 800dd68:	f04f 33ff 	movlt.w	r3, #4294967295
 800dd6c:	3402      	adds	r4, #2
 800dd6e:	9305      	str	r3, [sp, #20]
 800dd70:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800de3c <_svfiprintf_r+0x1fc>
 800dd74:	7821      	ldrb	r1, [r4, #0]
 800dd76:	2203      	movs	r2, #3
 800dd78:	4650      	mov	r0, sl
 800dd7a:	f7f2 fa39 	bl	80001f0 <memchr>
 800dd7e:	b140      	cbz	r0, 800dd92 <_svfiprintf_r+0x152>
 800dd80:	2340      	movs	r3, #64	; 0x40
 800dd82:	eba0 000a 	sub.w	r0, r0, sl
 800dd86:	fa03 f000 	lsl.w	r0, r3, r0
 800dd8a:	9b04      	ldr	r3, [sp, #16]
 800dd8c:	4303      	orrs	r3, r0
 800dd8e:	3401      	adds	r4, #1
 800dd90:	9304      	str	r3, [sp, #16]
 800dd92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800dd96:	4826      	ldr	r0, [pc, #152]	; (800de30 <_svfiprintf_r+0x1f0>)
 800dd98:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800dd9c:	2206      	movs	r2, #6
 800dd9e:	f7f2 fa27 	bl	80001f0 <memchr>
 800dda2:	2800      	cmp	r0, #0
 800dda4:	d038      	beq.n	800de18 <_svfiprintf_r+0x1d8>
 800dda6:	4b23      	ldr	r3, [pc, #140]	; (800de34 <_svfiprintf_r+0x1f4>)
 800dda8:	bb1b      	cbnz	r3, 800ddf2 <_svfiprintf_r+0x1b2>
 800ddaa:	9b03      	ldr	r3, [sp, #12]
 800ddac:	3307      	adds	r3, #7
 800ddae:	f023 0307 	bic.w	r3, r3, #7
 800ddb2:	3308      	adds	r3, #8
 800ddb4:	9303      	str	r3, [sp, #12]
 800ddb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddb8:	4433      	add	r3, r6
 800ddba:	9309      	str	r3, [sp, #36]	; 0x24
 800ddbc:	e767      	b.n	800dc8e <_svfiprintf_r+0x4e>
 800ddbe:	fb0c 3202 	mla	r2, ip, r2, r3
 800ddc2:	460c      	mov	r4, r1
 800ddc4:	2001      	movs	r0, #1
 800ddc6:	e7a5      	b.n	800dd14 <_svfiprintf_r+0xd4>
 800ddc8:	2300      	movs	r3, #0
 800ddca:	3401      	adds	r4, #1
 800ddcc:	9305      	str	r3, [sp, #20]
 800ddce:	4619      	mov	r1, r3
 800ddd0:	f04f 0c0a 	mov.w	ip, #10
 800ddd4:	4620      	mov	r0, r4
 800ddd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ddda:	3a30      	subs	r2, #48	; 0x30
 800dddc:	2a09      	cmp	r2, #9
 800ddde:	d903      	bls.n	800dde8 <_svfiprintf_r+0x1a8>
 800dde0:	2b00      	cmp	r3, #0
 800dde2:	d0c5      	beq.n	800dd70 <_svfiprintf_r+0x130>
 800dde4:	9105      	str	r1, [sp, #20]
 800dde6:	e7c3      	b.n	800dd70 <_svfiprintf_r+0x130>
 800dde8:	fb0c 2101 	mla	r1, ip, r1, r2
 800ddec:	4604      	mov	r4, r0
 800ddee:	2301      	movs	r3, #1
 800ddf0:	e7f0      	b.n	800ddd4 <_svfiprintf_r+0x194>
 800ddf2:	ab03      	add	r3, sp, #12
 800ddf4:	9300      	str	r3, [sp, #0]
 800ddf6:	462a      	mov	r2, r5
 800ddf8:	4b0f      	ldr	r3, [pc, #60]	; (800de38 <_svfiprintf_r+0x1f8>)
 800ddfa:	a904      	add	r1, sp, #16
 800ddfc:	4638      	mov	r0, r7
 800ddfe:	f7fc fa55 	bl	800a2ac <_printf_float>
 800de02:	1c42      	adds	r2, r0, #1
 800de04:	4606      	mov	r6, r0
 800de06:	d1d6      	bne.n	800ddb6 <_svfiprintf_r+0x176>
 800de08:	89ab      	ldrh	r3, [r5, #12]
 800de0a:	065b      	lsls	r3, r3, #25
 800de0c:	f53f af2c 	bmi.w	800dc68 <_svfiprintf_r+0x28>
 800de10:	9809      	ldr	r0, [sp, #36]	; 0x24
 800de12:	b01d      	add	sp, #116	; 0x74
 800de14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de18:	ab03      	add	r3, sp, #12
 800de1a:	9300      	str	r3, [sp, #0]
 800de1c:	462a      	mov	r2, r5
 800de1e:	4b06      	ldr	r3, [pc, #24]	; (800de38 <_svfiprintf_r+0x1f8>)
 800de20:	a904      	add	r1, sp, #16
 800de22:	4638      	mov	r0, r7
 800de24:	f7fc fce6 	bl	800a7f4 <_printf_i>
 800de28:	e7eb      	b.n	800de02 <_svfiprintf_r+0x1c2>
 800de2a:	bf00      	nop
 800de2c:	0801093c 	.word	0x0801093c
 800de30:	08010946 	.word	0x08010946
 800de34:	0800a2ad 	.word	0x0800a2ad
 800de38:	0800db89 	.word	0x0800db89
 800de3c:	08010942 	.word	0x08010942

0800de40 <nan>:
 800de40:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800de48 <nan+0x8>
 800de44:	4770      	bx	lr
 800de46:	bf00      	nop
 800de48:	00000000 	.word	0x00000000
 800de4c:	7ff80000 	.word	0x7ff80000

0800de50 <_sbrk_r>:
 800de50:	b538      	push	{r3, r4, r5, lr}
 800de52:	4d06      	ldr	r5, [pc, #24]	; (800de6c <_sbrk_r+0x1c>)
 800de54:	2300      	movs	r3, #0
 800de56:	4604      	mov	r4, r0
 800de58:	4608      	mov	r0, r1
 800de5a:	602b      	str	r3, [r5, #0]
 800de5c:	f7f5 fb68 	bl	8003530 <_sbrk>
 800de60:	1c43      	adds	r3, r0, #1
 800de62:	d102      	bne.n	800de6a <_sbrk_r+0x1a>
 800de64:	682b      	ldr	r3, [r5, #0]
 800de66:	b103      	cbz	r3, 800de6a <_sbrk_r+0x1a>
 800de68:	6023      	str	r3, [r4, #0]
 800de6a:	bd38      	pop	{r3, r4, r5, pc}
 800de6c:	20001e20 	.word	0x20001e20

0800de70 <strncmp>:
 800de70:	b510      	push	{r4, lr}
 800de72:	b17a      	cbz	r2, 800de94 <strncmp+0x24>
 800de74:	4603      	mov	r3, r0
 800de76:	3901      	subs	r1, #1
 800de78:	1884      	adds	r4, r0, r2
 800de7a:	f813 0b01 	ldrb.w	r0, [r3], #1
 800de7e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800de82:	4290      	cmp	r0, r2
 800de84:	d101      	bne.n	800de8a <strncmp+0x1a>
 800de86:	42a3      	cmp	r3, r4
 800de88:	d101      	bne.n	800de8e <strncmp+0x1e>
 800de8a:	1a80      	subs	r0, r0, r2
 800de8c:	bd10      	pop	{r4, pc}
 800de8e:	2800      	cmp	r0, #0
 800de90:	d1f3      	bne.n	800de7a <strncmp+0xa>
 800de92:	e7fa      	b.n	800de8a <strncmp+0x1a>
 800de94:	4610      	mov	r0, r2
 800de96:	e7f9      	b.n	800de8c <strncmp+0x1c>

0800de98 <__ascii_wctomb>:
 800de98:	b149      	cbz	r1, 800deae <__ascii_wctomb+0x16>
 800de9a:	2aff      	cmp	r2, #255	; 0xff
 800de9c:	bf85      	ittet	hi
 800de9e:	238a      	movhi	r3, #138	; 0x8a
 800dea0:	6003      	strhi	r3, [r0, #0]
 800dea2:	700a      	strbls	r2, [r1, #0]
 800dea4:	f04f 30ff 	movhi.w	r0, #4294967295
 800dea8:	bf98      	it	ls
 800deaa:	2001      	movls	r0, #1
 800deac:	4770      	bx	lr
 800deae:	4608      	mov	r0, r1
 800deb0:	4770      	bx	lr
	...

0800deb4 <__assert_func>:
 800deb4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800deb6:	4614      	mov	r4, r2
 800deb8:	461a      	mov	r2, r3
 800deba:	4b09      	ldr	r3, [pc, #36]	; (800dee0 <__assert_func+0x2c>)
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	4605      	mov	r5, r0
 800dec0:	68d8      	ldr	r0, [r3, #12]
 800dec2:	b14c      	cbz	r4, 800ded8 <__assert_func+0x24>
 800dec4:	4b07      	ldr	r3, [pc, #28]	; (800dee4 <__assert_func+0x30>)
 800dec6:	9100      	str	r1, [sp, #0]
 800dec8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800decc:	4906      	ldr	r1, [pc, #24]	; (800dee8 <__assert_func+0x34>)
 800dece:	462b      	mov	r3, r5
 800ded0:	f000 f80e 	bl	800def0 <fiprintf>
 800ded4:	f000 fa8c 	bl	800e3f0 <abort>
 800ded8:	4b04      	ldr	r3, [pc, #16]	; (800deec <__assert_func+0x38>)
 800deda:	461c      	mov	r4, r3
 800dedc:	e7f3      	b.n	800dec6 <__assert_func+0x12>
 800dede:	bf00      	nop
 800dee0:	20000234 	.word	0x20000234
 800dee4:	0801094d 	.word	0x0801094d
 800dee8:	0801095a 	.word	0x0801095a
 800deec:	08010988 	.word	0x08010988

0800def0 <fiprintf>:
 800def0:	b40e      	push	{r1, r2, r3}
 800def2:	b503      	push	{r0, r1, lr}
 800def4:	4601      	mov	r1, r0
 800def6:	ab03      	add	r3, sp, #12
 800def8:	4805      	ldr	r0, [pc, #20]	; (800df10 <fiprintf+0x20>)
 800defa:	f853 2b04 	ldr.w	r2, [r3], #4
 800defe:	6800      	ldr	r0, [r0, #0]
 800df00:	9301      	str	r3, [sp, #4]
 800df02:	f000 f885 	bl	800e010 <_vfiprintf_r>
 800df06:	b002      	add	sp, #8
 800df08:	f85d eb04 	ldr.w	lr, [sp], #4
 800df0c:	b003      	add	sp, #12
 800df0e:	4770      	bx	lr
 800df10:	20000234 	.word	0x20000234

0800df14 <memmove>:
 800df14:	4288      	cmp	r0, r1
 800df16:	b510      	push	{r4, lr}
 800df18:	eb01 0402 	add.w	r4, r1, r2
 800df1c:	d902      	bls.n	800df24 <memmove+0x10>
 800df1e:	4284      	cmp	r4, r0
 800df20:	4623      	mov	r3, r4
 800df22:	d807      	bhi.n	800df34 <memmove+0x20>
 800df24:	1e43      	subs	r3, r0, #1
 800df26:	42a1      	cmp	r1, r4
 800df28:	d008      	beq.n	800df3c <memmove+0x28>
 800df2a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800df2e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800df32:	e7f8      	b.n	800df26 <memmove+0x12>
 800df34:	4402      	add	r2, r0
 800df36:	4601      	mov	r1, r0
 800df38:	428a      	cmp	r2, r1
 800df3a:	d100      	bne.n	800df3e <memmove+0x2a>
 800df3c:	bd10      	pop	{r4, pc}
 800df3e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800df42:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800df46:	e7f7      	b.n	800df38 <memmove+0x24>

0800df48 <__malloc_lock>:
 800df48:	4801      	ldr	r0, [pc, #4]	; (800df50 <__malloc_lock+0x8>)
 800df4a:	f000 bc11 	b.w	800e770 <__retarget_lock_acquire_recursive>
 800df4e:	bf00      	nop
 800df50:	20001e24 	.word	0x20001e24

0800df54 <__malloc_unlock>:
 800df54:	4801      	ldr	r0, [pc, #4]	; (800df5c <__malloc_unlock+0x8>)
 800df56:	f000 bc0c 	b.w	800e772 <__retarget_lock_release_recursive>
 800df5a:	bf00      	nop
 800df5c:	20001e24 	.word	0x20001e24

0800df60 <_realloc_r>:
 800df60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800df64:	4680      	mov	r8, r0
 800df66:	4614      	mov	r4, r2
 800df68:	460e      	mov	r6, r1
 800df6a:	b921      	cbnz	r1, 800df76 <_realloc_r+0x16>
 800df6c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800df70:	4611      	mov	r1, r2
 800df72:	f7ff bd95 	b.w	800daa0 <_malloc_r>
 800df76:	b92a      	cbnz	r2, 800df84 <_realloc_r+0x24>
 800df78:	f7ff fd26 	bl	800d9c8 <_free_r>
 800df7c:	4625      	mov	r5, r4
 800df7e:	4628      	mov	r0, r5
 800df80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df84:	f000 fc5c 	bl	800e840 <_malloc_usable_size_r>
 800df88:	4284      	cmp	r4, r0
 800df8a:	4607      	mov	r7, r0
 800df8c:	d802      	bhi.n	800df94 <_realloc_r+0x34>
 800df8e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800df92:	d812      	bhi.n	800dfba <_realloc_r+0x5a>
 800df94:	4621      	mov	r1, r4
 800df96:	4640      	mov	r0, r8
 800df98:	f7ff fd82 	bl	800daa0 <_malloc_r>
 800df9c:	4605      	mov	r5, r0
 800df9e:	2800      	cmp	r0, #0
 800dfa0:	d0ed      	beq.n	800df7e <_realloc_r+0x1e>
 800dfa2:	42bc      	cmp	r4, r7
 800dfa4:	4622      	mov	r2, r4
 800dfa6:	4631      	mov	r1, r6
 800dfa8:	bf28      	it	cs
 800dfaa:	463a      	movcs	r2, r7
 800dfac:	f7fc f8c8 	bl	800a140 <memcpy>
 800dfb0:	4631      	mov	r1, r6
 800dfb2:	4640      	mov	r0, r8
 800dfb4:	f7ff fd08 	bl	800d9c8 <_free_r>
 800dfb8:	e7e1      	b.n	800df7e <_realloc_r+0x1e>
 800dfba:	4635      	mov	r5, r6
 800dfbc:	e7df      	b.n	800df7e <_realloc_r+0x1e>

0800dfbe <__sfputc_r>:
 800dfbe:	6893      	ldr	r3, [r2, #8]
 800dfc0:	3b01      	subs	r3, #1
 800dfc2:	2b00      	cmp	r3, #0
 800dfc4:	b410      	push	{r4}
 800dfc6:	6093      	str	r3, [r2, #8]
 800dfc8:	da08      	bge.n	800dfdc <__sfputc_r+0x1e>
 800dfca:	6994      	ldr	r4, [r2, #24]
 800dfcc:	42a3      	cmp	r3, r4
 800dfce:	db01      	blt.n	800dfd4 <__sfputc_r+0x16>
 800dfd0:	290a      	cmp	r1, #10
 800dfd2:	d103      	bne.n	800dfdc <__sfputc_r+0x1e>
 800dfd4:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dfd8:	f000 b94a 	b.w	800e270 <__swbuf_r>
 800dfdc:	6813      	ldr	r3, [r2, #0]
 800dfde:	1c58      	adds	r0, r3, #1
 800dfe0:	6010      	str	r0, [r2, #0]
 800dfe2:	7019      	strb	r1, [r3, #0]
 800dfe4:	4608      	mov	r0, r1
 800dfe6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800dfea:	4770      	bx	lr

0800dfec <__sfputs_r>:
 800dfec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfee:	4606      	mov	r6, r0
 800dff0:	460f      	mov	r7, r1
 800dff2:	4614      	mov	r4, r2
 800dff4:	18d5      	adds	r5, r2, r3
 800dff6:	42ac      	cmp	r4, r5
 800dff8:	d101      	bne.n	800dffe <__sfputs_r+0x12>
 800dffa:	2000      	movs	r0, #0
 800dffc:	e007      	b.n	800e00e <__sfputs_r+0x22>
 800dffe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e002:	463a      	mov	r2, r7
 800e004:	4630      	mov	r0, r6
 800e006:	f7ff ffda 	bl	800dfbe <__sfputc_r>
 800e00a:	1c43      	adds	r3, r0, #1
 800e00c:	d1f3      	bne.n	800dff6 <__sfputs_r+0xa>
 800e00e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e010 <_vfiprintf_r>:
 800e010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e014:	460d      	mov	r5, r1
 800e016:	b09d      	sub	sp, #116	; 0x74
 800e018:	4614      	mov	r4, r2
 800e01a:	4698      	mov	r8, r3
 800e01c:	4606      	mov	r6, r0
 800e01e:	b118      	cbz	r0, 800e028 <_vfiprintf_r+0x18>
 800e020:	6983      	ldr	r3, [r0, #24]
 800e022:	b90b      	cbnz	r3, 800e028 <_vfiprintf_r+0x18>
 800e024:	f000 fb06 	bl	800e634 <__sinit>
 800e028:	4b89      	ldr	r3, [pc, #548]	; (800e250 <_vfiprintf_r+0x240>)
 800e02a:	429d      	cmp	r5, r3
 800e02c:	d11b      	bne.n	800e066 <_vfiprintf_r+0x56>
 800e02e:	6875      	ldr	r5, [r6, #4]
 800e030:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e032:	07d9      	lsls	r1, r3, #31
 800e034:	d405      	bmi.n	800e042 <_vfiprintf_r+0x32>
 800e036:	89ab      	ldrh	r3, [r5, #12]
 800e038:	059a      	lsls	r2, r3, #22
 800e03a:	d402      	bmi.n	800e042 <_vfiprintf_r+0x32>
 800e03c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e03e:	f000 fb97 	bl	800e770 <__retarget_lock_acquire_recursive>
 800e042:	89ab      	ldrh	r3, [r5, #12]
 800e044:	071b      	lsls	r3, r3, #28
 800e046:	d501      	bpl.n	800e04c <_vfiprintf_r+0x3c>
 800e048:	692b      	ldr	r3, [r5, #16]
 800e04a:	b9eb      	cbnz	r3, 800e088 <_vfiprintf_r+0x78>
 800e04c:	4629      	mov	r1, r5
 800e04e:	4630      	mov	r0, r6
 800e050:	f000 f960 	bl	800e314 <__swsetup_r>
 800e054:	b1c0      	cbz	r0, 800e088 <_vfiprintf_r+0x78>
 800e056:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e058:	07dc      	lsls	r4, r3, #31
 800e05a:	d50e      	bpl.n	800e07a <_vfiprintf_r+0x6a>
 800e05c:	f04f 30ff 	mov.w	r0, #4294967295
 800e060:	b01d      	add	sp, #116	; 0x74
 800e062:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e066:	4b7b      	ldr	r3, [pc, #492]	; (800e254 <_vfiprintf_r+0x244>)
 800e068:	429d      	cmp	r5, r3
 800e06a:	d101      	bne.n	800e070 <_vfiprintf_r+0x60>
 800e06c:	68b5      	ldr	r5, [r6, #8]
 800e06e:	e7df      	b.n	800e030 <_vfiprintf_r+0x20>
 800e070:	4b79      	ldr	r3, [pc, #484]	; (800e258 <_vfiprintf_r+0x248>)
 800e072:	429d      	cmp	r5, r3
 800e074:	bf08      	it	eq
 800e076:	68f5      	ldreq	r5, [r6, #12]
 800e078:	e7da      	b.n	800e030 <_vfiprintf_r+0x20>
 800e07a:	89ab      	ldrh	r3, [r5, #12]
 800e07c:	0598      	lsls	r0, r3, #22
 800e07e:	d4ed      	bmi.n	800e05c <_vfiprintf_r+0x4c>
 800e080:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e082:	f000 fb76 	bl	800e772 <__retarget_lock_release_recursive>
 800e086:	e7e9      	b.n	800e05c <_vfiprintf_r+0x4c>
 800e088:	2300      	movs	r3, #0
 800e08a:	9309      	str	r3, [sp, #36]	; 0x24
 800e08c:	2320      	movs	r3, #32
 800e08e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e092:	f8cd 800c 	str.w	r8, [sp, #12]
 800e096:	2330      	movs	r3, #48	; 0x30
 800e098:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800e25c <_vfiprintf_r+0x24c>
 800e09c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e0a0:	f04f 0901 	mov.w	r9, #1
 800e0a4:	4623      	mov	r3, r4
 800e0a6:	469a      	mov	sl, r3
 800e0a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e0ac:	b10a      	cbz	r2, 800e0b2 <_vfiprintf_r+0xa2>
 800e0ae:	2a25      	cmp	r2, #37	; 0x25
 800e0b0:	d1f9      	bne.n	800e0a6 <_vfiprintf_r+0x96>
 800e0b2:	ebba 0b04 	subs.w	fp, sl, r4
 800e0b6:	d00b      	beq.n	800e0d0 <_vfiprintf_r+0xc0>
 800e0b8:	465b      	mov	r3, fp
 800e0ba:	4622      	mov	r2, r4
 800e0bc:	4629      	mov	r1, r5
 800e0be:	4630      	mov	r0, r6
 800e0c0:	f7ff ff94 	bl	800dfec <__sfputs_r>
 800e0c4:	3001      	adds	r0, #1
 800e0c6:	f000 80aa 	beq.w	800e21e <_vfiprintf_r+0x20e>
 800e0ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e0cc:	445a      	add	r2, fp
 800e0ce:	9209      	str	r2, [sp, #36]	; 0x24
 800e0d0:	f89a 3000 	ldrb.w	r3, [sl]
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	f000 80a2 	beq.w	800e21e <_vfiprintf_r+0x20e>
 800e0da:	2300      	movs	r3, #0
 800e0dc:	f04f 32ff 	mov.w	r2, #4294967295
 800e0e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e0e4:	f10a 0a01 	add.w	sl, sl, #1
 800e0e8:	9304      	str	r3, [sp, #16]
 800e0ea:	9307      	str	r3, [sp, #28]
 800e0ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e0f0:	931a      	str	r3, [sp, #104]	; 0x68
 800e0f2:	4654      	mov	r4, sl
 800e0f4:	2205      	movs	r2, #5
 800e0f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e0fa:	4858      	ldr	r0, [pc, #352]	; (800e25c <_vfiprintf_r+0x24c>)
 800e0fc:	f7f2 f878 	bl	80001f0 <memchr>
 800e100:	9a04      	ldr	r2, [sp, #16]
 800e102:	b9d8      	cbnz	r0, 800e13c <_vfiprintf_r+0x12c>
 800e104:	06d1      	lsls	r1, r2, #27
 800e106:	bf44      	itt	mi
 800e108:	2320      	movmi	r3, #32
 800e10a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e10e:	0713      	lsls	r3, r2, #28
 800e110:	bf44      	itt	mi
 800e112:	232b      	movmi	r3, #43	; 0x2b
 800e114:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e118:	f89a 3000 	ldrb.w	r3, [sl]
 800e11c:	2b2a      	cmp	r3, #42	; 0x2a
 800e11e:	d015      	beq.n	800e14c <_vfiprintf_r+0x13c>
 800e120:	9a07      	ldr	r2, [sp, #28]
 800e122:	4654      	mov	r4, sl
 800e124:	2000      	movs	r0, #0
 800e126:	f04f 0c0a 	mov.w	ip, #10
 800e12a:	4621      	mov	r1, r4
 800e12c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e130:	3b30      	subs	r3, #48	; 0x30
 800e132:	2b09      	cmp	r3, #9
 800e134:	d94e      	bls.n	800e1d4 <_vfiprintf_r+0x1c4>
 800e136:	b1b0      	cbz	r0, 800e166 <_vfiprintf_r+0x156>
 800e138:	9207      	str	r2, [sp, #28]
 800e13a:	e014      	b.n	800e166 <_vfiprintf_r+0x156>
 800e13c:	eba0 0308 	sub.w	r3, r0, r8
 800e140:	fa09 f303 	lsl.w	r3, r9, r3
 800e144:	4313      	orrs	r3, r2
 800e146:	9304      	str	r3, [sp, #16]
 800e148:	46a2      	mov	sl, r4
 800e14a:	e7d2      	b.n	800e0f2 <_vfiprintf_r+0xe2>
 800e14c:	9b03      	ldr	r3, [sp, #12]
 800e14e:	1d19      	adds	r1, r3, #4
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	9103      	str	r1, [sp, #12]
 800e154:	2b00      	cmp	r3, #0
 800e156:	bfbb      	ittet	lt
 800e158:	425b      	neglt	r3, r3
 800e15a:	f042 0202 	orrlt.w	r2, r2, #2
 800e15e:	9307      	strge	r3, [sp, #28]
 800e160:	9307      	strlt	r3, [sp, #28]
 800e162:	bfb8      	it	lt
 800e164:	9204      	strlt	r2, [sp, #16]
 800e166:	7823      	ldrb	r3, [r4, #0]
 800e168:	2b2e      	cmp	r3, #46	; 0x2e
 800e16a:	d10c      	bne.n	800e186 <_vfiprintf_r+0x176>
 800e16c:	7863      	ldrb	r3, [r4, #1]
 800e16e:	2b2a      	cmp	r3, #42	; 0x2a
 800e170:	d135      	bne.n	800e1de <_vfiprintf_r+0x1ce>
 800e172:	9b03      	ldr	r3, [sp, #12]
 800e174:	1d1a      	adds	r2, r3, #4
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	9203      	str	r2, [sp, #12]
 800e17a:	2b00      	cmp	r3, #0
 800e17c:	bfb8      	it	lt
 800e17e:	f04f 33ff 	movlt.w	r3, #4294967295
 800e182:	3402      	adds	r4, #2
 800e184:	9305      	str	r3, [sp, #20]
 800e186:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800e26c <_vfiprintf_r+0x25c>
 800e18a:	7821      	ldrb	r1, [r4, #0]
 800e18c:	2203      	movs	r2, #3
 800e18e:	4650      	mov	r0, sl
 800e190:	f7f2 f82e 	bl	80001f0 <memchr>
 800e194:	b140      	cbz	r0, 800e1a8 <_vfiprintf_r+0x198>
 800e196:	2340      	movs	r3, #64	; 0x40
 800e198:	eba0 000a 	sub.w	r0, r0, sl
 800e19c:	fa03 f000 	lsl.w	r0, r3, r0
 800e1a0:	9b04      	ldr	r3, [sp, #16]
 800e1a2:	4303      	orrs	r3, r0
 800e1a4:	3401      	adds	r4, #1
 800e1a6:	9304      	str	r3, [sp, #16]
 800e1a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e1ac:	482c      	ldr	r0, [pc, #176]	; (800e260 <_vfiprintf_r+0x250>)
 800e1ae:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e1b2:	2206      	movs	r2, #6
 800e1b4:	f7f2 f81c 	bl	80001f0 <memchr>
 800e1b8:	2800      	cmp	r0, #0
 800e1ba:	d03f      	beq.n	800e23c <_vfiprintf_r+0x22c>
 800e1bc:	4b29      	ldr	r3, [pc, #164]	; (800e264 <_vfiprintf_r+0x254>)
 800e1be:	bb1b      	cbnz	r3, 800e208 <_vfiprintf_r+0x1f8>
 800e1c0:	9b03      	ldr	r3, [sp, #12]
 800e1c2:	3307      	adds	r3, #7
 800e1c4:	f023 0307 	bic.w	r3, r3, #7
 800e1c8:	3308      	adds	r3, #8
 800e1ca:	9303      	str	r3, [sp, #12]
 800e1cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e1ce:	443b      	add	r3, r7
 800e1d0:	9309      	str	r3, [sp, #36]	; 0x24
 800e1d2:	e767      	b.n	800e0a4 <_vfiprintf_r+0x94>
 800e1d4:	fb0c 3202 	mla	r2, ip, r2, r3
 800e1d8:	460c      	mov	r4, r1
 800e1da:	2001      	movs	r0, #1
 800e1dc:	e7a5      	b.n	800e12a <_vfiprintf_r+0x11a>
 800e1de:	2300      	movs	r3, #0
 800e1e0:	3401      	adds	r4, #1
 800e1e2:	9305      	str	r3, [sp, #20]
 800e1e4:	4619      	mov	r1, r3
 800e1e6:	f04f 0c0a 	mov.w	ip, #10
 800e1ea:	4620      	mov	r0, r4
 800e1ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e1f0:	3a30      	subs	r2, #48	; 0x30
 800e1f2:	2a09      	cmp	r2, #9
 800e1f4:	d903      	bls.n	800e1fe <_vfiprintf_r+0x1ee>
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d0c5      	beq.n	800e186 <_vfiprintf_r+0x176>
 800e1fa:	9105      	str	r1, [sp, #20]
 800e1fc:	e7c3      	b.n	800e186 <_vfiprintf_r+0x176>
 800e1fe:	fb0c 2101 	mla	r1, ip, r1, r2
 800e202:	4604      	mov	r4, r0
 800e204:	2301      	movs	r3, #1
 800e206:	e7f0      	b.n	800e1ea <_vfiprintf_r+0x1da>
 800e208:	ab03      	add	r3, sp, #12
 800e20a:	9300      	str	r3, [sp, #0]
 800e20c:	462a      	mov	r2, r5
 800e20e:	4b16      	ldr	r3, [pc, #88]	; (800e268 <_vfiprintf_r+0x258>)
 800e210:	a904      	add	r1, sp, #16
 800e212:	4630      	mov	r0, r6
 800e214:	f7fc f84a 	bl	800a2ac <_printf_float>
 800e218:	4607      	mov	r7, r0
 800e21a:	1c78      	adds	r0, r7, #1
 800e21c:	d1d6      	bne.n	800e1cc <_vfiprintf_r+0x1bc>
 800e21e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e220:	07d9      	lsls	r1, r3, #31
 800e222:	d405      	bmi.n	800e230 <_vfiprintf_r+0x220>
 800e224:	89ab      	ldrh	r3, [r5, #12]
 800e226:	059a      	lsls	r2, r3, #22
 800e228:	d402      	bmi.n	800e230 <_vfiprintf_r+0x220>
 800e22a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e22c:	f000 faa1 	bl	800e772 <__retarget_lock_release_recursive>
 800e230:	89ab      	ldrh	r3, [r5, #12]
 800e232:	065b      	lsls	r3, r3, #25
 800e234:	f53f af12 	bmi.w	800e05c <_vfiprintf_r+0x4c>
 800e238:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e23a:	e711      	b.n	800e060 <_vfiprintf_r+0x50>
 800e23c:	ab03      	add	r3, sp, #12
 800e23e:	9300      	str	r3, [sp, #0]
 800e240:	462a      	mov	r2, r5
 800e242:	4b09      	ldr	r3, [pc, #36]	; (800e268 <_vfiprintf_r+0x258>)
 800e244:	a904      	add	r1, sp, #16
 800e246:	4630      	mov	r0, r6
 800e248:	f7fc fad4 	bl	800a7f4 <_printf_i>
 800e24c:	e7e4      	b.n	800e218 <_vfiprintf_r+0x208>
 800e24e:	bf00      	nop
 800e250:	080109ac 	.word	0x080109ac
 800e254:	080109cc 	.word	0x080109cc
 800e258:	0801098c 	.word	0x0801098c
 800e25c:	0801093c 	.word	0x0801093c
 800e260:	08010946 	.word	0x08010946
 800e264:	0800a2ad 	.word	0x0800a2ad
 800e268:	0800dfed 	.word	0x0800dfed
 800e26c:	08010942 	.word	0x08010942

0800e270 <__swbuf_r>:
 800e270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e272:	460e      	mov	r6, r1
 800e274:	4614      	mov	r4, r2
 800e276:	4605      	mov	r5, r0
 800e278:	b118      	cbz	r0, 800e282 <__swbuf_r+0x12>
 800e27a:	6983      	ldr	r3, [r0, #24]
 800e27c:	b90b      	cbnz	r3, 800e282 <__swbuf_r+0x12>
 800e27e:	f000 f9d9 	bl	800e634 <__sinit>
 800e282:	4b21      	ldr	r3, [pc, #132]	; (800e308 <__swbuf_r+0x98>)
 800e284:	429c      	cmp	r4, r3
 800e286:	d12b      	bne.n	800e2e0 <__swbuf_r+0x70>
 800e288:	686c      	ldr	r4, [r5, #4]
 800e28a:	69a3      	ldr	r3, [r4, #24]
 800e28c:	60a3      	str	r3, [r4, #8]
 800e28e:	89a3      	ldrh	r3, [r4, #12]
 800e290:	071a      	lsls	r2, r3, #28
 800e292:	d52f      	bpl.n	800e2f4 <__swbuf_r+0x84>
 800e294:	6923      	ldr	r3, [r4, #16]
 800e296:	b36b      	cbz	r3, 800e2f4 <__swbuf_r+0x84>
 800e298:	6923      	ldr	r3, [r4, #16]
 800e29a:	6820      	ldr	r0, [r4, #0]
 800e29c:	1ac0      	subs	r0, r0, r3
 800e29e:	6963      	ldr	r3, [r4, #20]
 800e2a0:	b2f6      	uxtb	r6, r6
 800e2a2:	4283      	cmp	r3, r0
 800e2a4:	4637      	mov	r7, r6
 800e2a6:	dc04      	bgt.n	800e2b2 <__swbuf_r+0x42>
 800e2a8:	4621      	mov	r1, r4
 800e2aa:	4628      	mov	r0, r5
 800e2ac:	f000 f92e 	bl	800e50c <_fflush_r>
 800e2b0:	bb30      	cbnz	r0, 800e300 <__swbuf_r+0x90>
 800e2b2:	68a3      	ldr	r3, [r4, #8]
 800e2b4:	3b01      	subs	r3, #1
 800e2b6:	60a3      	str	r3, [r4, #8]
 800e2b8:	6823      	ldr	r3, [r4, #0]
 800e2ba:	1c5a      	adds	r2, r3, #1
 800e2bc:	6022      	str	r2, [r4, #0]
 800e2be:	701e      	strb	r6, [r3, #0]
 800e2c0:	6963      	ldr	r3, [r4, #20]
 800e2c2:	3001      	adds	r0, #1
 800e2c4:	4283      	cmp	r3, r0
 800e2c6:	d004      	beq.n	800e2d2 <__swbuf_r+0x62>
 800e2c8:	89a3      	ldrh	r3, [r4, #12]
 800e2ca:	07db      	lsls	r3, r3, #31
 800e2cc:	d506      	bpl.n	800e2dc <__swbuf_r+0x6c>
 800e2ce:	2e0a      	cmp	r6, #10
 800e2d0:	d104      	bne.n	800e2dc <__swbuf_r+0x6c>
 800e2d2:	4621      	mov	r1, r4
 800e2d4:	4628      	mov	r0, r5
 800e2d6:	f000 f919 	bl	800e50c <_fflush_r>
 800e2da:	b988      	cbnz	r0, 800e300 <__swbuf_r+0x90>
 800e2dc:	4638      	mov	r0, r7
 800e2de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e2e0:	4b0a      	ldr	r3, [pc, #40]	; (800e30c <__swbuf_r+0x9c>)
 800e2e2:	429c      	cmp	r4, r3
 800e2e4:	d101      	bne.n	800e2ea <__swbuf_r+0x7a>
 800e2e6:	68ac      	ldr	r4, [r5, #8]
 800e2e8:	e7cf      	b.n	800e28a <__swbuf_r+0x1a>
 800e2ea:	4b09      	ldr	r3, [pc, #36]	; (800e310 <__swbuf_r+0xa0>)
 800e2ec:	429c      	cmp	r4, r3
 800e2ee:	bf08      	it	eq
 800e2f0:	68ec      	ldreq	r4, [r5, #12]
 800e2f2:	e7ca      	b.n	800e28a <__swbuf_r+0x1a>
 800e2f4:	4621      	mov	r1, r4
 800e2f6:	4628      	mov	r0, r5
 800e2f8:	f000 f80c 	bl	800e314 <__swsetup_r>
 800e2fc:	2800      	cmp	r0, #0
 800e2fe:	d0cb      	beq.n	800e298 <__swbuf_r+0x28>
 800e300:	f04f 37ff 	mov.w	r7, #4294967295
 800e304:	e7ea      	b.n	800e2dc <__swbuf_r+0x6c>
 800e306:	bf00      	nop
 800e308:	080109ac 	.word	0x080109ac
 800e30c:	080109cc 	.word	0x080109cc
 800e310:	0801098c 	.word	0x0801098c

0800e314 <__swsetup_r>:
 800e314:	4b32      	ldr	r3, [pc, #200]	; (800e3e0 <__swsetup_r+0xcc>)
 800e316:	b570      	push	{r4, r5, r6, lr}
 800e318:	681d      	ldr	r5, [r3, #0]
 800e31a:	4606      	mov	r6, r0
 800e31c:	460c      	mov	r4, r1
 800e31e:	b125      	cbz	r5, 800e32a <__swsetup_r+0x16>
 800e320:	69ab      	ldr	r3, [r5, #24]
 800e322:	b913      	cbnz	r3, 800e32a <__swsetup_r+0x16>
 800e324:	4628      	mov	r0, r5
 800e326:	f000 f985 	bl	800e634 <__sinit>
 800e32a:	4b2e      	ldr	r3, [pc, #184]	; (800e3e4 <__swsetup_r+0xd0>)
 800e32c:	429c      	cmp	r4, r3
 800e32e:	d10f      	bne.n	800e350 <__swsetup_r+0x3c>
 800e330:	686c      	ldr	r4, [r5, #4]
 800e332:	89a3      	ldrh	r3, [r4, #12]
 800e334:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e338:	0719      	lsls	r1, r3, #28
 800e33a:	d42c      	bmi.n	800e396 <__swsetup_r+0x82>
 800e33c:	06dd      	lsls	r5, r3, #27
 800e33e:	d411      	bmi.n	800e364 <__swsetup_r+0x50>
 800e340:	2309      	movs	r3, #9
 800e342:	6033      	str	r3, [r6, #0]
 800e344:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e348:	81a3      	strh	r3, [r4, #12]
 800e34a:	f04f 30ff 	mov.w	r0, #4294967295
 800e34e:	e03e      	b.n	800e3ce <__swsetup_r+0xba>
 800e350:	4b25      	ldr	r3, [pc, #148]	; (800e3e8 <__swsetup_r+0xd4>)
 800e352:	429c      	cmp	r4, r3
 800e354:	d101      	bne.n	800e35a <__swsetup_r+0x46>
 800e356:	68ac      	ldr	r4, [r5, #8]
 800e358:	e7eb      	b.n	800e332 <__swsetup_r+0x1e>
 800e35a:	4b24      	ldr	r3, [pc, #144]	; (800e3ec <__swsetup_r+0xd8>)
 800e35c:	429c      	cmp	r4, r3
 800e35e:	bf08      	it	eq
 800e360:	68ec      	ldreq	r4, [r5, #12]
 800e362:	e7e6      	b.n	800e332 <__swsetup_r+0x1e>
 800e364:	0758      	lsls	r0, r3, #29
 800e366:	d512      	bpl.n	800e38e <__swsetup_r+0x7a>
 800e368:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e36a:	b141      	cbz	r1, 800e37e <__swsetup_r+0x6a>
 800e36c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e370:	4299      	cmp	r1, r3
 800e372:	d002      	beq.n	800e37a <__swsetup_r+0x66>
 800e374:	4630      	mov	r0, r6
 800e376:	f7ff fb27 	bl	800d9c8 <_free_r>
 800e37a:	2300      	movs	r3, #0
 800e37c:	6363      	str	r3, [r4, #52]	; 0x34
 800e37e:	89a3      	ldrh	r3, [r4, #12]
 800e380:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e384:	81a3      	strh	r3, [r4, #12]
 800e386:	2300      	movs	r3, #0
 800e388:	6063      	str	r3, [r4, #4]
 800e38a:	6923      	ldr	r3, [r4, #16]
 800e38c:	6023      	str	r3, [r4, #0]
 800e38e:	89a3      	ldrh	r3, [r4, #12]
 800e390:	f043 0308 	orr.w	r3, r3, #8
 800e394:	81a3      	strh	r3, [r4, #12]
 800e396:	6923      	ldr	r3, [r4, #16]
 800e398:	b94b      	cbnz	r3, 800e3ae <__swsetup_r+0x9a>
 800e39a:	89a3      	ldrh	r3, [r4, #12]
 800e39c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e3a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e3a4:	d003      	beq.n	800e3ae <__swsetup_r+0x9a>
 800e3a6:	4621      	mov	r1, r4
 800e3a8:	4630      	mov	r0, r6
 800e3aa:	f000 fa09 	bl	800e7c0 <__smakebuf_r>
 800e3ae:	89a0      	ldrh	r0, [r4, #12]
 800e3b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e3b4:	f010 0301 	ands.w	r3, r0, #1
 800e3b8:	d00a      	beq.n	800e3d0 <__swsetup_r+0xbc>
 800e3ba:	2300      	movs	r3, #0
 800e3bc:	60a3      	str	r3, [r4, #8]
 800e3be:	6963      	ldr	r3, [r4, #20]
 800e3c0:	425b      	negs	r3, r3
 800e3c2:	61a3      	str	r3, [r4, #24]
 800e3c4:	6923      	ldr	r3, [r4, #16]
 800e3c6:	b943      	cbnz	r3, 800e3da <__swsetup_r+0xc6>
 800e3c8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e3cc:	d1ba      	bne.n	800e344 <__swsetup_r+0x30>
 800e3ce:	bd70      	pop	{r4, r5, r6, pc}
 800e3d0:	0781      	lsls	r1, r0, #30
 800e3d2:	bf58      	it	pl
 800e3d4:	6963      	ldrpl	r3, [r4, #20]
 800e3d6:	60a3      	str	r3, [r4, #8]
 800e3d8:	e7f4      	b.n	800e3c4 <__swsetup_r+0xb0>
 800e3da:	2000      	movs	r0, #0
 800e3dc:	e7f7      	b.n	800e3ce <__swsetup_r+0xba>
 800e3de:	bf00      	nop
 800e3e0:	20000234 	.word	0x20000234
 800e3e4:	080109ac 	.word	0x080109ac
 800e3e8:	080109cc 	.word	0x080109cc
 800e3ec:	0801098c 	.word	0x0801098c

0800e3f0 <abort>:
 800e3f0:	b508      	push	{r3, lr}
 800e3f2:	2006      	movs	r0, #6
 800e3f4:	f000 fa54 	bl	800e8a0 <raise>
 800e3f8:	2001      	movs	r0, #1
 800e3fa:	f7f5 f821 	bl	8003440 <_exit>
	...

0800e400 <__sflush_r>:
 800e400:	898a      	ldrh	r2, [r1, #12]
 800e402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e406:	4605      	mov	r5, r0
 800e408:	0710      	lsls	r0, r2, #28
 800e40a:	460c      	mov	r4, r1
 800e40c:	d458      	bmi.n	800e4c0 <__sflush_r+0xc0>
 800e40e:	684b      	ldr	r3, [r1, #4]
 800e410:	2b00      	cmp	r3, #0
 800e412:	dc05      	bgt.n	800e420 <__sflush_r+0x20>
 800e414:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e416:	2b00      	cmp	r3, #0
 800e418:	dc02      	bgt.n	800e420 <__sflush_r+0x20>
 800e41a:	2000      	movs	r0, #0
 800e41c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e420:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e422:	2e00      	cmp	r6, #0
 800e424:	d0f9      	beq.n	800e41a <__sflush_r+0x1a>
 800e426:	2300      	movs	r3, #0
 800e428:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e42c:	682f      	ldr	r7, [r5, #0]
 800e42e:	602b      	str	r3, [r5, #0]
 800e430:	d032      	beq.n	800e498 <__sflush_r+0x98>
 800e432:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e434:	89a3      	ldrh	r3, [r4, #12]
 800e436:	075a      	lsls	r2, r3, #29
 800e438:	d505      	bpl.n	800e446 <__sflush_r+0x46>
 800e43a:	6863      	ldr	r3, [r4, #4]
 800e43c:	1ac0      	subs	r0, r0, r3
 800e43e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e440:	b10b      	cbz	r3, 800e446 <__sflush_r+0x46>
 800e442:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e444:	1ac0      	subs	r0, r0, r3
 800e446:	2300      	movs	r3, #0
 800e448:	4602      	mov	r2, r0
 800e44a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e44c:	6a21      	ldr	r1, [r4, #32]
 800e44e:	4628      	mov	r0, r5
 800e450:	47b0      	blx	r6
 800e452:	1c43      	adds	r3, r0, #1
 800e454:	89a3      	ldrh	r3, [r4, #12]
 800e456:	d106      	bne.n	800e466 <__sflush_r+0x66>
 800e458:	6829      	ldr	r1, [r5, #0]
 800e45a:	291d      	cmp	r1, #29
 800e45c:	d82c      	bhi.n	800e4b8 <__sflush_r+0xb8>
 800e45e:	4a2a      	ldr	r2, [pc, #168]	; (800e508 <__sflush_r+0x108>)
 800e460:	40ca      	lsrs	r2, r1
 800e462:	07d6      	lsls	r6, r2, #31
 800e464:	d528      	bpl.n	800e4b8 <__sflush_r+0xb8>
 800e466:	2200      	movs	r2, #0
 800e468:	6062      	str	r2, [r4, #4]
 800e46a:	04d9      	lsls	r1, r3, #19
 800e46c:	6922      	ldr	r2, [r4, #16]
 800e46e:	6022      	str	r2, [r4, #0]
 800e470:	d504      	bpl.n	800e47c <__sflush_r+0x7c>
 800e472:	1c42      	adds	r2, r0, #1
 800e474:	d101      	bne.n	800e47a <__sflush_r+0x7a>
 800e476:	682b      	ldr	r3, [r5, #0]
 800e478:	b903      	cbnz	r3, 800e47c <__sflush_r+0x7c>
 800e47a:	6560      	str	r0, [r4, #84]	; 0x54
 800e47c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e47e:	602f      	str	r7, [r5, #0]
 800e480:	2900      	cmp	r1, #0
 800e482:	d0ca      	beq.n	800e41a <__sflush_r+0x1a>
 800e484:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e488:	4299      	cmp	r1, r3
 800e48a:	d002      	beq.n	800e492 <__sflush_r+0x92>
 800e48c:	4628      	mov	r0, r5
 800e48e:	f7ff fa9b 	bl	800d9c8 <_free_r>
 800e492:	2000      	movs	r0, #0
 800e494:	6360      	str	r0, [r4, #52]	; 0x34
 800e496:	e7c1      	b.n	800e41c <__sflush_r+0x1c>
 800e498:	6a21      	ldr	r1, [r4, #32]
 800e49a:	2301      	movs	r3, #1
 800e49c:	4628      	mov	r0, r5
 800e49e:	47b0      	blx	r6
 800e4a0:	1c41      	adds	r1, r0, #1
 800e4a2:	d1c7      	bne.n	800e434 <__sflush_r+0x34>
 800e4a4:	682b      	ldr	r3, [r5, #0]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d0c4      	beq.n	800e434 <__sflush_r+0x34>
 800e4aa:	2b1d      	cmp	r3, #29
 800e4ac:	d001      	beq.n	800e4b2 <__sflush_r+0xb2>
 800e4ae:	2b16      	cmp	r3, #22
 800e4b0:	d101      	bne.n	800e4b6 <__sflush_r+0xb6>
 800e4b2:	602f      	str	r7, [r5, #0]
 800e4b4:	e7b1      	b.n	800e41a <__sflush_r+0x1a>
 800e4b6:	89a3      	ldrh	r3, [r4, #12]
 800e4b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4bc:	81a3      	strh	r3, [r4, #12]
 800e4be:	e7ad      	b.n	800e41c <__sflush_r+0x1c>
 800e4c0:	690f      	ldr	r7, [r1, #16]
 800e4c2:	2f00      	cmp	r7, #0
 800e4c4:	d0a9      	beq.n	800e41a <__sflush_r+0x1a>
 800e4c6:	0793      	lsls	r3, r2, #30
 800e4c8:	680e      	ldr	r6, [r1, #0]
 800e4ca:	bf08      	it	eq
 800e4cc:	694b      	ldreq	r3, [r1, #20]
 800e4ce:	600f      	str	r7, [r1, #0]
 800e4d0:	bf18      	it	ne
 800e4d2:	2300      	movne	r3, #0
 800e4d4:	eba6 0807 	sub.w	r8, r6, r7
 800e4d8:	608b      	str	r3, [r1, #8]
 800e4da:	f1b8 0f00 	cmp.w	r8, #0
 800e4de:	dd9c      	ble.n	800e41a <__sflush_r+0x1a>
 800e4e0:	6a21      	ldr	r1, [r4, #32]
 800e4e2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e4e4:	4643      	mov	r3, r8
 800e4e6:	463a      	mov	r2, r7
 800e4e8:	4628      	mov	r0, r5
 800e4ea:	47b0      	blx	r6
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	dc06      	bgt.n	800e4fe <__sflush_r+0xfe>
 800e4f0:	89a3      	ldrh	r3, [r4, #12]
 800e4f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e4f6:	81a3      	strh	r3, [r4, #12]
 800e4f8:	f04f 30ff 	mov.w	r0, #4294967295
 800e4fc:	e78e      	b.n	800e41c <__sflush_r+0x1c>
 800e4fe:	4407      	add	r7, r0
 800e500:	eba8 0800 	sub.w	r8, r8, r0
 800e504:	e7e9      	b.n	800e4da <__sflush_r+0xda>
 800e506:	bf00      	nop
 800e508:	20400001 	.word	0x20400001

0800e50c <_fflush_r>:
 800e50c:	b538      	push	{r3, r4, r5, lr}
 800e50e:	690b      	ldr	r3, [r1, #16]
 800e510:	4605      	mov	r5, r0
 800e512:	460c      	mov	r4, r1
 800e514:	b913      	cbnz	r3, 800e51c <_fflush_r+0x10>
 800e516:	2500      	movs	r5, #0
 800e518:	4628      	mov	r0, r5
 800e51a:	bd38      	pop	{r3, r4, r5, pc}
 800e51c:	b118      	cbz	r0, 800e526 <_fflush_r+0x1a>
 800e51e:	6983      	ldr	r3, [r0, #24]
 800e520:	b90b      	cbnz	r3, 800e526 <_fflush_r+0x1a>
 800e522:	f000 f887 	bl	800e634 <__sinit>
 800e526:	4b14      	ldr	r3, [pc, #80]	; (800e578 <_fflush_r+0x6c>)
 800e528:	429c      	cmp	r4, r3
 800e52a:	d11b      	bne.n	800e564 <_fflush_r+0x58>
 800e52c:	686c      	ldr	r4, [r5, #4]
 800e52e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e532:	2b00      	cmp	r3, #0
 800e534:	d0ef      	beq.n	800e516 <_fflush_r+0xa>
 800e536:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e538:	07d0      	lsls	r0, r2, #31
 800e53a:	d404      	bmi.n	800e546 <_fflush_r+0x3a>
 800e53c:	0599      	lsls	r1, r3, #22
 800e53e:	d402      	bmi.n	800e546 <_fflush_r+0x3a>
 800e540:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e542:	f000 f915 	bl	800e770 <__retarget_lock_acquire_recursive>
 800e546:	4628      	mov	r0, r5
 800e548:	4621      	mov	r1, r4
 800e54a:	f7ff ff59 	bl	800e400 <__sflush_r>
 800e54e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e550:	07da      	lsls	r2, r3, #31
 800e552:	4605      	mov	r5, r0
 800e554:	d4e0      	bmi.n	800e518 <_fflush_r+0xc>
 800e556:	89a3      	ldrh	r3, [r4, #12]
 800e558:	059b      	lsls	r3, r3, #22
 800e55a:	d4dd      	bmi.n	800e518 <_fflush_r+0xc>
 800e55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e55e:	f000 f908 	bl	800e772 <__retarget_lock_release_recursive>
 800e562:	e7d9      	b.n	800e518 <_fflush_r+0xc>
 800e564:	4b05      	ldr	r3, [pc, #20]	; (800e57c <_fflush_r+0x70>)
 800e566:	429c      	cmp	r4, r3
 800e568:	d101      	bne.n	800e56e <_fflush_r+0x62>
 800e56a:	68ac      	ldr	r4, [r5, #8]
 800e56c:	e7df      	b.n	800e52e <_fflush_r+0x22>
 800e56e:	4b04      	ldr	r3, [pc, #16]	; (800e580 <_fflush_r+0x74>)
 800e570:	429c      	cmp	r4, r3
 800e572:	bf08      	it	eq
 800e574:	68ec      	ldreq	r4, [r5, #12]
 800e576:	e7da      	b.n	800e52e <_fflush_r+0x22>
 800e578:	080109ac 	.word	0x080109ac
 800e57c:	080109cc 	.word	0x080109cc
 800e580:	0801098c 	.word	0x0801098c

0800e584 <std>:
 800e584:	2300      	movs	r3, #0
 800e586:	b510      	push	{r4, lr}
 800e588:	4604      	mov	r4, r0
 800e58a:	e9c0 3300 	strd	r3, r3, [r0]
 800e58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e592:	6083      	str	r3, [r0, #8]
 800e594:	8181      	strh	r1, [r0, #12]
 800e596:	6643      	str	r3, [r0, #100]	; 0x64
 800e598:	81c2      	strh	r2, [r0, #14]
 800e59a:	6183      	str	r3, [r0, #24]
 800e59c:	4619      	mov	r1, r3
 800e59e:	2208      	movs	r2, #8
 800e5a0:	305c      	adds	r0, #92	; 0x5c
 800e5a2:	f7fb fddb 	bl	800a15c <memset>
 800e5a6:	4b05      	ldr	r3, [pc, #20]	; (800e5bc <std+0x38>)
 800e5a8:	6263      	str	r3, [r4, #36]	; 0x24
 800e5aa:	4b05      	ldr	r3, [pc, #20]	; (800e5c0 <std+0x3c>)
 800e5ac:	62a3      	str	r3, [r4, #40]	; 0x28
 800e5ae:	4b05      	ldr	r3, [pc, #20]	; (800e5c4 <std+0x40>)
 800e5b0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e5b2:	4b05      	ldr	r3, [pc, #20]	; (800e5c8 <std+0x44>)
 800e5b4:	6224      	str	r4, [r4, #32]
 800e5b6:	6323      	str	r3, [r4, #48]	; 0x30
 800e5b8:	bd10      	pop	{r4, pc}
 800e5ba:	bf00      	nop
 800e5bc:	0800e8d9 	.word	0x0800e8d9
 800e5c0:	0800e8fb 	.word	0x0800e8fb
 800e5c4:	0800e933 	.word	0x0800e933
 800e5c8:	0800e957 	.word	0x0800e957

0800e5cc <_cleanup_r>:
 800e5cc:	4901      	ldr	r1, [pc, #4]	; (800e5d4 <_cleanup_r+0x8>)
 800e5ce:	f000 b8af 	b.w	800e730 <_fwalk_reent>
 800e5d2:	bf00      	nop
 800e5d4:	0800e50d 	.word	0x0800e50d

0800e5d8 <__sfmoreglue>:
 800e5d8:	b570      	push	{r4, r5, r6, lr}
 800e5da:	2268      	movs	r2, #104	; 0x68
 800e5dc:	1e4d      	subs	r5, r1, #1
 800e5de:	4355      	muls	r5, r2
 800e5e0:	460e      	mov	r6, r1
 800e5e2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e5e6:	f7ff fa5b 	bl	800daa0 <_malloc_r>
 800e5ea:	4604      	mov	r4, r0
 800e5ec:	b140      	cbz	r0, 800e600 <__sfmoreglue+0x28>
 800e5ee:	2100      	movs	r1, #0
 800e5f0:	e9c0 1600 	strd	r1, r6, [r0]
 800e5f4:	300c      	adds	r0, #12
 800e5f6:	60a0      	str	r0, [r4, #8]
 800e5f8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e5fc:	f7fb fdae 	bl	800a15c <memset>
 800e600:	4620      	mov	r0, r4
 800e602:	bd70      	pop	{r4, r5, r6, pc}

0800e604 <__sfp_lock_acquire>:
 800e604:	4801      	ldr	r0, [pc, #4]	; (800e60c <__sfp_lock_acquire+0x8>)
 800e606:	f000 b8b3 	b.w	800e770 <__retarget_lock_acquire_recursive>
 800e60a:	bf00      	nop
 800e60c:	20001e25 	.word	0x20001e25

0800e610 <__sfp_lock_release>:
 800e610:	4801      	ldr	r0, [pc, #4]	; (800e618 <__sfp_lock_release+0x8>)
 800e612:	f000 b8ae 	b.w	800e772 <__retarget_lock_release_recursive>
 800e616:	bf00      	nop
 800e618:	20001e25 	.word	0x20001e25

0800e61c <__sinit_lock_acquire>:
 800e61c:	4801      	ldr	r0, [pc, #4]	; (800e624 <__sinit_lock_acquire+0x8>)
 800e61e:	f000 b8a7 	b.w	800e770 <__retarget_lock_acquire_recursive>
 800e622:	bf00      	nop
 800e624:	20001e26 	.word	0x20001e26

0800e628 <__sinit_lock_release>:
 800e628:	4801      	ldr	r0, [pc, #4]	; (800e630 <__sinit_lock_release+0x8>)
 800e62a:	f000 b8a2 	b.w	800e772 <__retarget_lock_release_recursive>
 800e62e:	bf00      	nop
 800e630:	20001e26 	.word	0x20001e26

0800e634 <__sinit>:
 800e634:	b510      	push	{r4, lr}
 800e636:	4604      	mov	r4, r0
 800e638:	f7ff fff0 	bl	800e61c <__sinit_lock_acquire>
 800e63c:	69a3      	ldr	r3, [r4, #24]
 800e63e:	b11b      	cbz	r3, 800e648 <__sinit+0x14>
 800e640:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e644:	f7ff bff0 	b.w	800e628 <__sinit_lock_release>
 800e648:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e64c:	6523      	str	r3, [r4, #80]	; 0x50
 800e64e:	4b13      	ldr	r3, [pc, #76]	; (800e69c <__sinit+0x68>)
 800e650:	4a13      	ldr	r2, [pc, #76]	; (800e6a0 <__sinit+0x6c>)
 800e652:	681b      	ldr	r3, [r3, #0]
 800e654:	62a2      	str	r2, [r4, #40]	; 0x28
 800e656:	42a3      	cmp	r3, r4
 800e658:	bf04      	itt	eq
 800e65a:	2301      	moveq	r3, #1
 800e65c:	61a3      	streq	r3, [r4, #24]
 800e65e:	4620      	mov	r0, r4
 800e660:	f000 f820 	bl	800e6a4 <__sfp>
 800e664:	6060      	str	r0, [r4, #4]
 800e666:	4620      	mov	r0, r4
 800e668:	f000 f81c 	bl	800e6a4 <__sfp>
 800e66c:	60a0      	str	r0, [r4, #8]
 800e66e:	4620      	mov	r0, r4
 800e670:	f000 f818 	bl	800e6a4 <__sfp>
 800e674:	2200      	movs	r2, #0
 800e676:	60e0      	str	r0, [r4, #12]
 800e678:	2104      	movs	r1, #4
 800e67a:	6860      	ldr	r0, [r4, #4]
 800e67c:	f7ff ff82 	bl	800e584 <std>
 800e680:	68a0      	ldr	r0, [r4, #8]
 800e682:	2201      	movs	r2, #1
 800e684:	2109      	movs	r1, #9
 800e686:	f7ff ff7d 	bl	800e584 <std>
 800e68a:	68e0      	ldr	r0, [r4, #12]
 800e68c:	2202      	movs	r2, #2
 800e68e:	2112      	movs	r1, #18
 800e690:	f7ff ff78 	bl	800e584 <std>
 800e694:	2301      	movs	r3, #1
 800e696:	61a3      	str	r3, [r4, #24]
 800e698:	e7d2      	b.n	800e640 <__sinit+0xc>
 800e69a:	bf00      	nop
 800e69c:	08010548 	.word	0x08010548
 800e6a0:	0800e5cd 	.word	0x0800e5cd

0800e6a4 <__sfp>:
 800e6a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e6a6:	4607      	mov	r7, r0
 800e6a8:	f7ff ffac 	bl	800e604 <__sfp_lock_acquire>
 800e6ac:	4b1e      	ldr	r3, [pc, #120]	; (800e728 <__sfp+0x84>)
 800e6ae:	681e      	ldr	r6, [r3, #0]
 800e6b0:	69b3      	ldr	r3, [r6, #24]
 800e6b2:	b913      	cbnz	r3, 800e6ba <__sfp+0x16>
 800e6b4:	4630      	mov	r0, r6
 800e6b6:	f7ff ffbd 	bl	800e634 <__sinit>
 800e6ba:	3648      	adds	r6, #72	; 0x48
 800e6bc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800e6c0:	3b01      	subs	r3, #1
 800e6c2:	d503      	bpl.n	800e6cc <__sfp+0x28>
 800e6c4:	6833      	ldr	r3, [r6, #0]
 800e6c6:	b30b      	cbz	r3, 800e70c <__sfp+0x68>
 800e6c8:	6836      	ldr	r6, [r6, #0]
 800e6ca:	e7f7      	b.n	800e6bc <__sfp+0x18>
 800e6cc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800e6d0:	b9d5      	cbnz	r5, 800e708 <__sfp+0x64>
 800e6d2:	4b16      	ldr	r3, [pc, #88]	; (800e72c <__sfp+0x88>)
 800e6d4:	60e3      	str	r3, [r4, #12]
 800e6d6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800e6da:	6665      	str	r5, [r4, #100]	; 0x64
 800e6dc:	f000 f847 	bl	800e76e <__retarget_lock_init_recursive>
 800e6e0:	f7ff ff96 	bl	800e610 <__sfp_lock_release>
 800e6e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800e6e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800e6ec:	6025      	str	r5, [r4, #0]
 800e6ee:	61a5      	str	r5, [r4, #24]
 800e6f0:	2208      	movs	r2, #8
 800e6f2:	4629      	mov	r1, r5
 800e6f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800e6f8:	f7fb fd30 	bl	800a15c <memset>
 800e6fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800e700:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800e704:	4620      	mov	r0, r4
 800e706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e708:	3468      	adds	r4, #104	; 0x68
 800e70a:	e7d9      	b.n	800e6c0 <__sfp+0x1c>
 800e70c:	2104      	movs	r1, #4
 800e70e:	4638      	mov	r0, r7
 800e710:	f7ff ff62 	bl	800e5d8 <__sfmoreglue>
 800e714:	4604      	mov	r4, r0
 800e716:	6030      	str	r0, [r6, #0]
 800e718:	2800      	cmp	r0, #0
 800e71a:	d1d5      	bne.n	800e6c8 <__sfp+0x24>
 800e71c:	f7ff ff78 	bl	800e610 <__sfp_lock_release>
 800e720:	230c      	movs	r3, #12
 800e722:	603b      	str	r3, [r7, #0]
 800e724:	e7ee      	b.n	800e704 <__sfp+0x60>
 800e726:	bf00      	nop
 800e728:	08010548 	.word	0x08010548
 800e72c:	ffff0001 	.word	0xffff0001

0800e730 <_fwalk_reent>:
 800e730:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e734:	4606      	mov	r6, r0
 800e736:	4688      	mov	r8, r1
 800e738:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800e73c:	2700      	movs	r7, #0
 800e73e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e742:	f1b9 0901 	subs.w	r9, r9, #1
 800e746:	d505      	bpl.n	800e754 <_fwalk_reent+0x24>
 800e748:	6824      	ldr	r4, [r4, #0]
 800e74a:	2c00      	cmp	r4, #0
 800e74c:	d1f7      	bne.n	800e73e <_fwalk_reent+0xe>
 800e74e:	4638      	mov	r0, r7
 800e750:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e754:	89ab      	ldrh	r3, [r5, #12]
 800e756:	2b01      	cmp	r3, #1
 800e758:	d907      	bls.n	800e76a <_fwalk_reent+0x3a>
 800e75a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e75e:	3301      	adds	r3, #1
 800e760:	d003      	beq.n	800e76a <_fwalk_reent+0x3a>
 800e762:	4629      	mov	r1, r5
 800e764:	4630      	mov	r0, r6
 800e766:	47c0      	blx	r8
 800e768:	4307      	orrs	r7, r0
 800e76a:	3568      	adds	r5, #104	; 0x68
 800e76c:	e7e9      	b.n	800e742 <_fwalk_reent+0x12>

0800e76e <__retarget_lock_init_recursive>:
 800e76e:	4770      	bx	lr

0800e770 <__retarget_lock_acquire_recursive>:
 800e770:	4770      	bx	lr

0800e772 <__retarget_lock_release_recursive>:
 800e772:	4770      	bx	lr

0800e774 <__swhatbuf_r>:
 800e774:	b570      	push	{r4, r5, r6, lr}
 800e776:	460e      	mov	r6, r1
 800e778:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e77c:	2900      	cmp	r1, #0
 800e77e:	b096      	sub	sp, #88	; 0x58
 800e780:	4614      	mov	r4, r2
 800e782:	461d      	mov	r5, r3
 800e784:	da08      	bge.n	800e798 <__swhatbuf_r+0x24>
 800e786:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800e78a:	2200      	movs	r2, #0
 800e78c:	602a      	str	r2, [r5, #0]
 800e78e:	061a      	lsls	r2, r3, #24
 800e790:	d410      	bmi.n	800e7b4 <__swhatbuf_r+0x40>
 800e792:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e796:	e00e      	b.n	800e7b6 <__swhatbuf_r+0x42>
 800e798:	466a      	mov	r2, sp
 800e79a:	f000 f903 	bl	800e9a4 <_fstat_r>
 800e79e:	2800      	cmp	r0, #0
 800e7a0:	dbf1      	blt.n	800e786 <__swhatbuf_r+0x12>
 800e7a2:	9a01      	ldr	r2, [sp, #4]
 800e7a4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e7a8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e7ac:	425a      	negs	r2, r3
 800e7ae:	415a      	adcs	r2, r3
 800e7b0:	602a      	str	r2, [r5, #0]
 800e7b2:	e7ee      	b.n	800e792 <__swhatbuf_r+0x1e>
 800e7b4:	2340      	movs	r3, #64	; 0x40
 800e7b6:	2000      	movs	r0, #0
 800e7b8:	6023      	str	r3, [r4, #0]
 800e7ba:	b016      	add	sp, #88	; 0x58
 800e7bc:	bd70      	pop	{r4, r5, r6, pc}
	...

0800e7c0 <__smakebuf_r>:
 800e7c0:	898b      	ldrh	r3, [r1, #12]
 800e7c2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e7c4:	079d      	lsls	r5, r3, #30
 800e7c6:	4606      	mov	r6, r0
 800e7c8:	460c      	mov	r4, r1
 800e7ca:	d507      	bpl.n	800e7dc <__smakebuf_r+0x1c>
 800e7cc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e7d0:	6023      	str	r3, [r4, #0]
 800e7d2:	6123      	str	r3, [r4, #16]
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	6163      	str	r3, [r4, #20]
 800e7d8:	b002      	add	sp, #8
 800e7da:	bd70      	pop	{r4, r5, r6, pc}
 800e7dc:	ab01      	add	r3, sp, #4
 800e7de:	466a      	mov	r2, sp
 800e7e0:	f7ff ffc8 	bl	800e774 <__swhatbuf_r>
 800e7e4:	9900      	ldr	r1, [sp, #0]
 800e7e6:	4605      	mov	r5, r0
 800e7e8:	4630      	mov	r0, r6
 800e7ea:	f7ff f959 	bl	800daa0 <_malloc_r>
 800e7ee:	b948      	cbnz	r0, 800e804 <__smakebuf_r+0x44>
 800e7f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e7f4:	059a      	lsls	r2, r3, #22
 800e7f6:	d4ef      	bmi.n	800e7d8 <__smakebuf_r+0x18>
 800e7f8:	f023 0303 	bic.w	r3, r3, #3
 800e7fc:	f043 0302 	orr.w	r3, r3, #2
 800e800:	81a3      	strh	r3, [r4, #12]
 800e802:	e7e3      	b.n	800e7cc <__smakebuf_r+0xc>
 800e804:	4b0d      	ldr	r3, [pc, #52]	; (800e83c <__smakebuf_r+0x7c>)
 800e806:	62b3      	str	r3, [r6, #40]	; 0x28
 800e808:	89a3      	ldrh	r3, [r4, #12]
 800e80a:	6020      	str	r0, [r4, #0]
 800e80c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e810:	81a3      	strh	r3, [r4, #12]
 800e812:	9b00      	ldr	r3, [sp, #0]
 800e814:	6163      	str	r3, [r4, #20]
 800e816:	9b01      	ldr	r3, [sp, #4]
 800e818:	6120      	str	r0, [r4, #16]
 800e81a:	b15b      	cbz	r3, 800e834 <__smakebuf_r+0x74>
 800e81c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e820:	4630      	mov	r0, r6
 800e822:	f000 f8d1 	bl	800e9c8 <_isatty_r>
 800e826:	b128      	cbz	r0, 800e834 <__smakebuf_r+0x74>
 800e828:	89a3      	ldrh	r3, [r4, #12]
 800e82a:	f023 0303 	bic.w	r3, r3, #3
 800e82e:	f043 0301 	orr.w	r3, r3, #1
 800e832:	81a3      	strh	r3, [r4, #12]
 800e834:	89a0      	ldrh	r0, [r4, #12]
 800e836:	4305      	orrs	r5, r0
 800e838:	81a5      	strh	r5, [r4, #12]
 800e83a:	e7cd      	b.n	800e7d8 <__smakebuf_r+0x18>
 800e83c:	0800e5cd 	.word	0x0800e5cd

0800e840 <_malloc_usable_size_r>:
 800e840:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e844:	1f18      	subs	r0, r3, #4
 800e846:	2b00      	cmp	r3, #0
 800e848:	bfbc      	itt	lt
 800e84a:	580b      	ldrlt	r3, [r1, r0]
 800e84c:	18c0      	addlt	r0, r0, r3
 800e84e:	4770      	bx	lr

0800e850 <_raise_r>:
 800e850:	291f      	cmp	r1, #31
 800e852:	b538      	push	{r3, r4, r5, lr}
 800e854:	4604      	mov	r4, r0
 800e856:	460d      	mov	r5, r1
 800e858:	d904      	bls.n	800e864 <_raise_r+0x14>
 800e85a:	2316      	movs	r3, #22
 800e85c:	6003      	str	r3, [r0, #0]
 800e85e:	f04f 30ff 	mov.w	r0, #4294967295
 800e862:	bd38      	pop	{r3, r4, r5, pc}
 800e864:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800e866:	b112      	cbz	r2, 800e86e <_raise_r+0x1e>
 800e868:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e86c:	b94b      	cbnz	r3, 800e882 <_raise_r+0x32>
 800e86e:	4620      	mov	r0, r4
 800e870:	f000 f830 	bl	800e8d4 <_getpid_r>
 800e874:	462a      	mov	r2, r5
 800e876:	4601      	mov	r1, r0
 800e878:	4620      	mov	r0, r4
 800e87a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e87e:	f000 b817 	b.w	800e8b0 <_kill_r>
 800e882:	2b01      	cmp	r3, #1
 800e884:	d00a      	beq.n	800e89c <_raise_r+0x4c>
 800e886:	1c59      	adds	r1, r3, #1
 800e888:	d103      	bne.n	800e892 <_raise_r+0x42>
 800e88a:	2316      	movs	r3, #22
 800e88c:	6003      	str	r3, [r0, #0]
 800e88e:	2001      	movs	r0, #1
 800e890:	e7e7      	b.n	800e862 <_raise_r+0x12>
 800e892:	2400      	movs	r4, #0
 800e894:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e898:	4628      	mov	r0, r5
 800e89a:	4798      	blx	r3
 800e89c:	2000      	movs	r0, #0
 800e89e:	e7e0      	b.n	800e862 <_raise_r+0x12>

0800e8a0 <raise>:
 800e8a0:	4b02      	ldr	r3, [pc, #8]	; (800e8ac <raise+0xc>)
 800e8a2:	4601      	mov	r1, r0
 800e8a4:	6818      	ldr	r0, [r3, #0]
 800e8a6:	f7ff bfd3 	b.w	800e850 <_raise_r>
 800e8aa:	bf00      	nop
 800e8ac:	20000234 	.word	0x20000234

0800e8b0 <_kill_r>:
 800e8b0:	b538      	push	{r3, r4, r5, lr}
 800e8b2:	4d07      	ldr	r5, [pc, #28]	; (800e8d0 <_kill_r+0x20>)
 800e8b4:	2300      	movs	r3, #0
 800e8b6:	4604      	mov	r4, r0
 800e8b8:	4608      	mov	r0, r1
 800e8ba:	4611      	mov	r1, r2
 800e8bc:	602b      	str	r3, [r5, #0]
 800e8be:	f7f4 fdaf 	bl	8003420 <_kill>
 800e8c2:	1c43      	adds	r3, r0, #1
 800e8c4:	d102      	bne.n	800e8cc <_kill_r+0x1c>
 800e8c6:	682b      	ldr	r3, [r5, #0]
 800e8c8:	b103      	cbz	r3, 800e8cc <_kill_r+0x1c>
 800e8ca:	6023      	str	r3, [r4, #0]
 800e8cc:	bd38      	pop	{r3, r4, r5, pc}
 800e8ce:	bf00      	nop
 800e8d0:	20001e20 	.word	0x20001e20

0800e8d4 <_getpid_r>:
 800e8d4:	f7f4 bd9c 	b.w	8003410 <_getpid>

0800e8d8 <__sread>:
 800e8d8:	b510      	push	{r4, lr}
 800e8da:	460c      	mov	r4, r1
 800e8dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e8e0:	f000 f894 	bl	800ea0c <_read_r>
 800e8e4:	2800      	cmp	r0, #0
 800e8e6:	bfab      	itete	ge
 800e8e8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800e8ea:	89a3      	ldrhlt	r3, [r4, #12]
 800e8ec:	181b      	addge	r3, r3, r0
 800e8ee:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800e8f2:	bfac      	ite	ge
 800e8f4:	6563      	strge	r3, [r4, #84]	; 0x54
 800e8f6:	81a3      	strhlt	r3, [r4, #12]
 800e8f8:	bd10      	pop	{r4, pc}

0800e8fa <__swrite>:
 800e8fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8fe:	461f      	mov	r7, r3
 800e900:	898b      	ldrh	r3, [r1, #12]
 800e902:	05db      	lsls	r3, r3, #23
 800e904:	4605      	mov	r5, r0
 800e906:	460c      	mov	r4, r1
 800e908:	4616      	mov	r6, r2
 800e90a:	d505      	bpl.n	800e918 <__swrite+0x1e>
 800e90c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e910:	2302      	movs	r3, #2
 800e912:	2200      	movs	r2, #0
 800e914:	f000 f868 	bl	800e9e8 <_lseek_r>
 800e918:	89a3      	ldrh	r3, [r4, #12]
 800e91a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e91e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800e922:	81a3      	strh	r3, [r4, #12]
 800e924:	4632      	mov	r2, r6
 800e926:	463b      	mov	r3, r7
 800e928:	4628      	mov	r0, r5
 800e92a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e92e:	f000 b817 	b.w	800e960 <_write_r>

0800e932 <__sseek>:
 800e932:	b510      	push	{r4, lr}
 800e934:	460c      	mov	r4, r1
 800e936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e93a:	f000 f855 	bl	800e9e8 <_lseek_r>
 800e93e:	1c43      	adds	r3, r0, #1
 800e940:	89a3      	ldrh	r3, [r4, #12]
 800e942:	bf15      	itete	ne
 800e944:	6560      	strne	r0, [r4, #84]	; 0x54
 800e946:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800e94a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800e94e:	81a3      	strheq	r3, [r4, #12]
 800e950:	bf18      	it	ne
 800e952:	81a3      	strhne	r3, [r4, #12]
 800e954:	bd10      	pop	{r4, pc}

0800e956 <__sclose>:
 800e956:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e95a:	f000 b813 	b.w	800e984 <_close_r>
	...

0800e960 <_write_r>:
 800e960:	b538      	push	{r3, r4, r5, lr}
 800e962:	4d07      	ldr	r5, [pc, #28]	; (800e980 <_write_r+0x20>)
 800e964:	4604      	mov	r4, r0
 800e966:	4608      	mov	r0, r1
 800e968:	4611      	mov	r1, r2
 800e96a:	2200      	movs	r2, #0
 800e96c:	602a      	str	r2, [r5, #0]
 800e96e:	461a      	mov	r2, r3
 800e970:	f7f4 fd8d 	bl	800348e <_write>
 800e974:	1c43      	adds	r3, r0, #1
 800e976:	d102      	bne.n	800e97e <_write_r+0x1e>
 800e978:	682b      	ldr	r3, [r5, #0]
 800e97a:	b103      	cbz	r3, 800e97e <_write_r+0x1e>
 800e97c:	6023      	str	r3, [r4, #0]
 800e97e:	bd38      	pop	{r3, r4, r5, pc}
 800e980:	20001e20 	.word	0x20001e20

0800e984 <_close_r>:
 800e984:	b538      	push	{r3, r4, r5, lr}
 800e986:	4d06      	ldr	r5, [pc, #24]	; (800e9a0 <_close_r+0x1c>)
 800e988:	2300      	movs	r3, #0
 800e98a:	4604      	mov	r4, r0
 800e98c:	4608      	mov	r0, r1
 800e98e:	602b      	str	r3, [r5, #0]
 800e990:	f7f4 fd99 	bl	80034c6 <_close>
 800e994:	1c43      	adds	r3, r0, #1
 800e996:	d102      	bne.n	800e99e <_close_r+0x1a>
 800e998:	682b      	ldr	r3, [r5, #0]
 800e99a:	b103      	cbz	r3, 800e99e <_close_r+0x1a>
 800e99c:	6023      	str	r3, [r4, #0]
 800e99e:	bd38      	pop	{r3, r4, r5, pc}
 800e9a0:	20001e20 	.word	0x20001e20

0800e9a4 <_fstat_r>:
 800e9a4:	b538      	push	{r3, r4, r5, lr}
 800e9a6:	4d07      	ldr	r5, [pc, #28]	; (800e9c4 <_fstat_r+0x20>)
 800e9a8:	2300      	movs	r3, #0
 800e9aa:	4604      	mov	r4, r0
 800e9ac:	4608      	mov	r0, r1
 800e9ae:	4611      	mov	r1, r2
 800e9b0:	602b      	str	r3, [r5, #0]
 800e9b2:	f7f4 fd94 	bl	80034de <_fstat>
 800e9b6:	1c43      	adds	r3, r0, #1
 800e9b8:	d102      	bne.n	800e9c0 <_fstat_r+0x1c>
 800e9ba:	682b      	ldr	r3, [r5, #0]
 800e9bc:	b103      	cbz	r3, 800e9c0 <_fstat_r+0x1c>
 800e9be:	6023      	str	r3, [r4, #0]
 800e9c0:	bd38      	pop	{r3, r4, r5, pc}
 800e9c2:	bf00      	nop
 800e9c4:	20001e20 	.word	0x20001e20

0800e9c8 <_isatty_r>:
 800e9c8:	b538      	push	{r3, r4, r5, lr}
 800e9ca:	4d06      	ldr	r5, [pc, #24]	; (800e9e4 <_isatty_r+0x1c>)
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	4604      	mov	r4, r0
 800e9d0:	4608      	mov	r0, r1
 800e9d2:	602b      	str	r3, [r5, #0]
 800e9d4:	f7f4 fd93 	bl	80034fe <_isatty>
 800e9d8:	1c43      	adds	r3, r0, #1
 800e9da:	d102      	bne.n	800e9e2 <_isatty_r+0x1a>
 800e9dc:	682b      	ldr	r3, [r5, #0]
 800e9de:	b103      	cbz	r3, 800e9e2 <_isatty_r+0x1a>
 800e9e0:	6023      	str	r3, [r4, #0]
 800e9e2:	bd38      	pop	{r3, r4, r5, pc}
 800e9e4:	20001e20 	.word	0x20001e20

0800e9e8 <_lseek_r>:
 800e9e8:	b538      	push	{r3, r4, r5, lr}
 800e9ea:	4d07      	ldr	r5, [pc, #28]	; (800ea08 <_lseek_r+0x20>)
 800e9ec:	4604      	mov	r4, r0
 800e9ee:	4608      	mov	r0, r1
 800e9f0:	4611      	mov	r1, r2
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	602a      	str	r2, [r5, #0]
 800e9f6:	461a      	mov	r2, r3
 800e9f8:	f7f4 fd8c 	bl	8003514 <_lseek>
 800e9fc:	1c43      	adds	r3, r0, #1
 800e9fe:	d102      	bne.n	800ea06 <_lseek_r+0x1e>
 800ea00:	682b      	ldr	r3, [r5, #0]
 800ea02:	b103      	cbz	r3, 800ea06 <_lseek_r+0x1e>
 800ea04:	6023      	str	r3, [r4, #0]
 800ea06:	bd38      	pop	{r3, r4, r5, pc}
 800ea08:	20001e20 	.word	0x20001e20

0800ea0c <_read_r>:
 800ea0c:	b538      	push	{r3, r4, r5, lr}
 800ea0e:	4d07      	ldr	r5, [pc, #28]	; (800ea2c <_read_r+0x20>)
 800ea10:	4604      	mov	r4, r0
 800ea12:	4608      	mov	r0, r1
 800ea14:	4611      	mov	r1, r2
 800ea16:	2200      	movs	r2, #0
 800ea18:	602a      	str	r2, [r5, #0]
 800ea1a:	461a      	mov	r2, r3
 800ea1c:	f7f4 fd1a 	bl	8003454 <_read>
 800ea20:	1c43      	adds	r3, r0, #1
 800ea22:	d102      	bne.n	800ea2a <_read_r+0x1e>
 800ea24:	682b      	ldr	r3, [r5, #0]
 800ea26:	b103      	cbz	r3, 800ea2a <_read_r+0x1e>
 800ea28:	6023      	str	r3, [r4, #0]
 800ea2a:	bd38      	pop	{r3, r4, r5, pc}
 800ea2c:	20001e20 	.word	0x20001e20

0800ea30 <atan>:
 800ea30:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea34:	ec55 4b10 	vmov	r4, r5, d0
 800ea38:	4bc3      	ldr	r3, [pc, #780]	; (800ed48 <atan+0x318>)
 800ea3a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ea3e:	429e      	cmp	r6, r3
 800ea40:	46ab      	mov	fp, r5
 800ea42:	dd18      	ble.n	800ea76 <atan+0x46>
 800ea44:	4bc1      	ldr	r3, [pc, #772]	; (800ed4c <atan+0x31c>)
 800ea46:	429e      	cmp	r6, r3
 800ea48:	dc01      	bgt.n	800ea4e <atan+0x1e>
 800ea4a:	d109      	bne.n	800ea60 <atan+0x30>
 800ea4c:	b144      	cbz	r4, 800ea60 <atan+0x30>
 800ea4e:	4622      	mov	r2, r4
 800ea50:	462b      	mov	r3, r5
 800ea52:	4620      	mov	r0, r4
 800ea54:	4629      	mov	r1, r5
 800ea56:	f7f1 fc21 	bl	800029c <__adddf3>
 800ea5a:	4604      	mov	r4, r0
 800ea5c:	460d      	mov	r5, r1
 800ea5e:	e006      	b.n	800ea6e <atan+0x3e>
 800ea60:	f1bb 0f00 	cmp.w	fp, #0
 800ea64:	f300 8131 	bgt.w	800ecca <atan+0x29a>
 800ea68:	a59b      	add	r5, pc, #620	; (adr r5, 800ecd8 <atan+0x2a8>)
 800ea6a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ea6e:	ec45 4b10 	vmov	d0, r4, r5
 800ea72:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea76:	4bb6      	ldr	r3, [pc, #728]	; (800ed50 <atan+0x320>)
 800ea78:	429e      	cmp	r6, r3
 800ea7a:	dc14      	bgt.n	800eaa6 <atan+0x76>
 800ea7c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800ea80:	429e      	cmp	r6, r3
 800ea82:	dc0d      	bgt.n	800eaa0 <atan+0x70>
 800ea84:	a396      	add	r3, pc, #600	; (adr r3, 800ece0 <atan+0x2b0>)
 800ea86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea8a:	ee10 0a10 	vmov	r0, s0
 800ea8e:	4629      	mov	r1, r5
 800ea90:	f7f1 fc04 	bl	800029c <__adddf3>
 800ea94:	4baf      	ldr	r3, [pc, #700]	; (800ed54 <atan+0x324>)
 800ea96:	2200      	movs	r2, #0
 800ea98:	f7f2 f846 	bl	8000b28 <__aeabi_dcmpgt>
 800ea9c:	2800      	cmp	r0, #0
 800ea9e:	d1e6      	bne.n	800ea6e <atan+0x3e>
 800eaa0:	f04f 3aff 	mov.w	sl, #4294967295
 800eaa4:	e02b      	b.n	800eafe <atan+0xce>
 800eaa6:	f000 f9b7 	bl	800ee18 <fabs>
 800eaaa:	4bab      	ldr	r3, [pc, #684]	; (800ed58 <atan+0x328>)
 800eaac:	429e      	cmp	r6, r3
 800eaae:	ec55 4b10 	vmov	r4, r5, d0
 800eab2:	f300 80bf 	bgt.w	800ec34 <atan+0x204>
 800eab6:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800eaba:	429e      	cmp	r6, r3
 800eabc:	f300 80a0 	bgt.w	800ec00 <atan+0x1d0>
 800eac0:	ee10 2a10 	vmov	r2, s0
 800eac4:	ee10 0a10 	vmov	r0, s0
 800eac8:	462b      	mov	r3, r5
 800eaca:	4629      	mov	r1, r5
 800eacc:	f7f1 fbe6 	bl	800029c <__adddf3>
 800ead0:	4ba0      	ldr	r3, [pc, #640]	; (800ed54 <atan+0x324>)
 800ead2:	2200      	movs	r2, #0
 800ead4:	f7f1 fbe0 	bl	8000298 <__aeabi_dsub>
 800ead8:	2200      	movs	r2, #0
 800eada:	4606      	mov	r6, r0
 800eadc:	460f      	mov	r7, r1
 800eade:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800eae2:	4620      	mov	r0, r4
 800eae4:	4629      	mov	r1, r5
 800eae6:	f7f1 fbd9 	bl	800029c <__adddf3>
 800eaea:	4602      	mov	r2, r0
 800eaec:	460b      	mov	r3, r1
 800eaee:	4630      	mov	r0, r6
 800eaf0:	4639      	mov	r1, r7
 800eaf2:	f7f1 feb3 	bl	800085c <__aeabi_ddiv>
 800eaf6:	f04f 0a00 	mov.w	sl, #0
 800eafa:	4604      	mov	r4, r0
 800eafc:	460d      	mov	r5, r1
 800eafe:	4622      	mov	r2, r4
 800eb00:	462b      	mov	r3, r5
 800eb02:	4620      	mov	r0, r4
 800eb04:	4629      	mov	r1, r5
 800eb06:	f7f1 fd7f 	bl	8000608 <__aeabi_dmul>
 800eb0a:	4602      	mov	r2, r0
 800eb0c:	460b      	mov	r3, r1
 800eb0e:	4680      	mov	r8, r0
 800eb10:	4689      	mov	r9, r1
 800eb12:	f7f1 fd79 	bl	8000608 <__aeabi_dmul>
 800eb16:	a374      	add	r3, pc, #464	; (adr r3, 800ece8 <atan+0x2b8>)
 800eb18:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb1c:	4606      	mov	r6, r0
 800eb1e:	460f      	mov	r7, r1
 800eb20:	f7f1 fd72 	bl	8000608 <__aeabi_dmul>
 800eb24:	a372      	add	r3, pc, #456	; (adr r3, 800ecf0 <atan+0x2c0>)
 800eb26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb2a:	f7f1 fbb7 	bl	800029c <__adddf3>
 800eb2e:	4632      	mov	r2, r6
 800eb30:	463b      	mov	r3, r7
 800eb32:	f7f1 fd69 	bl	8000608 <__aeabi_dmul>
 800eb36:	a370      	add	r3, pc, #448	; (adr r3, 800ecf8 <atan+0x2c8>)
 800eb38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb3c:	f7f1 fbae 	bl	800029c <__adddf3>
 800eb40:	4632      	mov	r2, r6
 800eb42:	463b      	mov	r3, r7
 800eb44:	f7f1 fd60 	bl	8000608 <__aeabi_dmul>
 800eb48:	a36d      	add	r3, pc, #436	; (adr r3, 800ed00 <atan+0x2d0>)
 800eb4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb4e:	f7f1 fba5 	bl	800029c <__adddf3>
 800eb52:	4632      	mov	r2, r6
 800eb54:	463b      	mov	r3, r7
 800eb56:	f7f1 fd57 	bl	8000608 <__aeabi_dmul>
 800eb5a:	a36b      	add	r3, pc, #428	; (adr r3, 800ed08 <atan+0x2d8>)
 800eb5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb60:	f7f1 fb9c 	bl	800029c <__adddf3>
 800eb64:	4632      	mov	r2, r6
 800eb66:	463b      	mov	r3, r7
 800eb68:	f7f1 fd4e 	bl	8000608 <__aeabi_dmul>
 800eb6c:	a368      	add	r3, pc, #416	; (adr r3, 800ed10 <atan+0x2e0>)
 800eb6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb72:	f7f1 fb93 	bl	800029c <__adddf3>
 800eb76:	4642      	mov	r2, r8
 800eb78:	464b      	mov	r3, r9
 800eb7a:	f7f1 fd45 	bl	8000608 <__aeabi_dmul>
 800eb7e:	a366      	add	r3, pc, #408	; (adr r3, 800ed18 <atan+0x2e8>)
 800eb80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb84:	4680      	mov	r8, r0
 800eb86:	4689      	mov	r9, r1
 800eb88:	4630      	mov	r0, r6
 800eb8a:	4639      	mov	r1, r7
 800eb8c:	f7f1 fd3c 	bl	8000608 <__aeabi_dmul>
 800eb90:	a363      	add	r3, pc, #396	; (adr r3, 800ed20 <atan+0x2f0>)
 800eb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb96:	f7f1 fb7f 	bl	8000298 <__aeabi_dsub>
 800eb9a:	4632      	mov	r2, r6
 800eb9c:	463b      	mov	r3, r7
 800eb9e:	f7f1 fd33 	bl	8000608 <__aeabi_dmul>
 800eba2:	a361      	add	r3, pc, #388	; (adr r3, 800ed28 <atan+0x2f8>)
 800eba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eba8:	f7f1 fb76 	bl	8000298 <__aeabi_dsub>
 800ebac:	4632      	mov	r2, r6
 800ebae:	463b      	mov	r3, r7
 800ebb0:	f7f1 fd2a 	bl	8000608 <__aeabi_dmul>
 800ebb4:	a35e      	add	r3, pc, #376	; (adr r3, 800ed30 <atan+0x300>)
 800ebb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebba:	f7f1 fb6d 	bl	8000298 <__aeabi_dsub>
 800ebbe:	4632      	mov	r2, r6
 800ebc0:	463b      	mov	r3, r7
 800ebc2:	f7f1 fd21 	bl	8000608 <__aeabi_dmul>
 800ebc6:	a35c      	add	r3, pc, #368	; (adr r3, 800ed38 <atan+0x308>)
 800ebc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ebcc:	f7f1 fb64 	bl	8000298 <__aeabi_dsub>
 800ebd0:	4632      	mov	r2, r6
 800ebd2:	463b      	mov	r3, r7
 800ebd4:	f7f1 fd18 	bl	8000608 <__aeabi_dmul>
 800ebd8:	4602      	mov	r2, r0
 800ebda:	460b      	mov	r3, r1
 800ebdc:	4640      	mov	r0, r8
 800ebde:	4649      	mov	r1, r9
 800ebe0:	f7f1 fb5c 	bl	800029c <__adddf3>
 800ebe4:	4622      	mov	r2, r4
 800ebe6:	462b      	mov	r3, r5
 800ebe8:	f7f1 fd0e 	bl	8000608 <__aeabi_dmul>
 800ebec:	f1ba 3fff 	cmp.w	sl, #4294967295
 800ebf0:	4602      	mov	r2, r0
 800ebf2:	460b      	mov	r3, r1
 800ebf4:	d14b      	bne.n	800ec8e <atan+0x25e>
 800ebf6:	4620      	mov	r0, r4
 800ebf8:	4629      	mov	r1, r5
 800ebfa:	f7f1 fb4d 	bl	8000298 <__aeabi_dsub>
 800ebfe:	e72c      	b.n	800ea5a <atan+0x2a>
 800ec00:	ee10 0a10 	vmov	r0, s0
 800ec04:	4b53      	ldr	r3, [pc, #332]	; (800ed54 <atan+0x324>)
 800ec06:	2200      	movs	r2, #0
 800ec08:	4629      	mov	r1, r5
 800ec0a:	f7f1 fb45 	bl	8000298 <__aeabi_dsub>
 800ec0e:	4b51      	ldr	r3, [pc, #324]	; (800ed54 <atan+0x324>)
 800ec10:	4606      	mov	r6, r0
 800ec12:	460f      	mov	r7, r1
 800ec14:	2200      	movs	r2, #0
 800ec16:	4620      	mov	r0, r4
 800ec18:	4629      	mov	r1, r5
 800ec1a:	f7f1 fb3f 	bl	800029c <__adddf3>
 800ec1e:	4602      	mov	r2, r0
 800ec20:	460b      	mov	r3, r1
 800ec22:	4630      	mov	r0, r6
 800ec24:	4639      	mov	r1, r7
 800ec26:	f7f1 fe19 	bl	800085c <__aeabi_ddiv>
 800ec2a:	f04f 0a01 	mov.w	sl, #1
 800ec2e:	4604      	mov	r4, r0
 800ec30:	460d      	mov	r5, r1
 800ec32:	e764      	b.n	800eafe <atan+0xce>
 800ec34:	4b49      	ldr	r3, [pc, #292]	; (800ed5c <atan+0x32c>)
 800ec36:	429e      	cmp	r6, r3
 800ec38:	da1d      	bge.n	800ec76 <atan+0x246>
 800ec3a:	ee10 0a10 	vmov	r0, s0
 800ec3e:	4b48      	ldr	r3, [pc, #288]	; (800ed60 <atan+0x330>)
 800ec40:	2200      	movs	r2, #0
 800ec42:	4629      	mov	r1, r5
 800ec44:	f7f1 fb28 	bl	8000298 <__aeabi_dsub>
 800ec48:	4b45      	ldr	r3, [pc, #276]	; (800ed60 <atan+0x330>)
 800ec4a:	4606      	mov	r6, r0
 800ec4c:	460f      	mov	r7, r1
 800ec4e:	2200      	movs	r2, #0
 800ec50:	4620      	mov	r0, r4
 800ec52:	4629      	mov	r1, r5
 800ec54:	f7f1 fcd8 	bl	8000608 <__aeabi_dmul>
 800ec58:	4b3e      	ldr	r3, [pc, #248]	; (800ed54 <atan+0x324>)
 800ec5a:	2200      	movs	r2, #0
 800ec5c:	f7f1 fb1e 	bl	800029c <__adddf3>
 800ec60:	4602      	mov	r2, r0
 800ec62:	460b      	mov	r3, r1
 800ec64:	4630      	mov	r0, r6
 800ec66:	4639      	mov	r1, r7
 800ec68:	f7f1 fdf8 	bl	800085c <__aeabi_ddiv>
 800ec6c:	f04f 0a02 	mov.w	sl, #2
 800ec70:	4604      	mov	r4, r0
 800ec72:	460d      	mov	r5, r1
 800ec74:	e743      	b.n	800eafe <atan+0xce>
 800ec76:	462b      	mov	r3, r5
 800ec78:	ee10 2a10 	vmov	r2, s0
 800ec7c:	4939      	ldr	r1, [pc, #228]	; (800ed64 <atan+0x334>)
 800ec7e:	2000      	movs	r0, #0
 800ec80:	f7f1 fdec 	bl	800085c <__aeabi_ddiv>
 800ec84:	f04f 0a03 	mov.w	sl, #3
 800ec88:	4604      	mov	r4, r0
 800ec8a:	460d      	mov	r5, r1
 800ec8c:	e737      	b.n	800eafe <atan+0xce>
 800ec8e:	4b36      	ldr	r3, [pc, #216]	; (800ed68 <atan+0x338>)
 800ec90:	4e36      	ldr	r6, [pc, #216]	; (800ed6c <atan+0x33c>)
 800ec92:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ec96:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800ec9a:	e9da 2300 	ldrd	r2, r3, [sl]
 800ec9e:	f7f1 fafb 	bl	8000298 <__aeabi_dsub>
 800eca2:	4622      	mov	r2, r4
 800eca4:	462b      	mov	r3, r5
 800eca6:	f7f1 faf7 	bl	8000298 <__aeabi_dsub>
 800ecaa:	4602      	mov	r2, r0
 800ecac:	460b      	mov	r3, r1
 800ecae:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ecb2:	f7f1 faf1 	bl	8000298 <__aeabi_dsub>
 800ecb6:	f1bb 0f00 	cmp.w	fp, #0
 800ecba:	4604      	mov	r4, r0
 800ecbc:	460d      	mov	r5, r1
 800ecbe:	f6bf aed6 	bge.w	800ea6e <atan+0x3e>
 800ecc2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ecc6:	461d      	mov	r5, r3
 800ecc8:	e6d1      	b.n	800ea6e <atan+0x3e>
 800ecca:	a51d      	add	r5, pc, #116	; (adr r5, 800ed40 <atan+0x310>)
 800eccc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ecd0:	e6cd      	b.n	800ea6e <atan+0x3e>
 800ecd2:	bf00      	nop
 800ecd4:	f3af 8000 	nop.w
 800ecd8:	54442d18 	.word	0x54442d18
 800ecdc:	bff921fb 	.word	0xbff921fb
 800ece0:	8800759c 	.word	0x8800759c
 800ece4:	7e37e43c 	.word	0x7e37e43c
 800ece8:	e322da11 	.word	0xe322da11
 800ecec:	3f90ad3a 	.word	0x3f90ad3a
 800ecf0:	24760deb 	.word	0x24760deb
 800ecf4:	3fa97b4b 	.word	0x3fa97b4b
 800ecf8:	a0d03d51 	.word	0xa0d03d51
 800ecfc:	3fb10d66 	.word	0x3fb10d66
 800ed00:	c54c206e 	.word	0xc54c206e
 800ed04:	3fb745cd 	.word	0x3fb745cd
 800ed08:	920083ff 	.word	0x920083ff
 800ed0c:	3fc24924 	.word	0x3fc24924
 800ed10:	5555550d 	.word	0x5555550d
 800ed14:	3fd55555 	.word	0x3fd55555
 800ed18:	2c6a6c2f 	.word	0x2c6a6c2f
 800ed1c:	bfa2b444 	.word	0xbfa2b444
 800ed20:	52defd9a 	.word	0x52defd9a
 800ed24:	3fadde2d 	.word	0x3fadde2d
 800ed28:	af749a6d 	.word	0xaf749a6d
 800ed2c:	3fb3b0f2 	.word	0x3fb3b0f2
 800ed30:	fe231671 	.word	0xfe231671
 800ed34:	3fbc71c6 	.word	0x3fbc71c6
 800ed38:	9998ebc4 	.word	0x9998ebc4
 800ed3c:	3fc99999 	.word	0x3fc99999
 800ed40:	54442d18 	.word	0x54442d18
 800ed44:	3ff921fb 	.word	0x3ff921fb
 800ed48:	440fffff 	.word	0x440fffff
 800ed4c:	7ff00000 	.word	0x7ff00000
 800ed50:	3fdbffff 	.word	0x3fdbffff
 800ed54:	3ff00000 	.word	0x3ff00000
 800ed58:	3ff2ffff 	.word	0x3ff2ffff
 800ed5c:	40038000 	.word	0x40038000
 800ed60:	3ff80000 	.word	0x3ff80000
 800ed64:	bff00000 	.word	0xbff00000
 800ed68:	08010a10 	.word	0x08010a10
 800ed6c:	080109f0 	.word	0x080109f0

0800ed70 <cos>:
 800ed70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed72:	ec53 2b10 	vmov	r2, r3, d0
 800ed76:	4826      	ldr	r0, [pc, #152]	; (800ee10 <cos+0xa0>)
 800ed78:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ed7c:	4281      	cmp	r1, r0
 800ed7e:	dc06      	bgt.n	800ed8e <cos+0x1e>
 800ed80:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800ee08 <cos+0x98>
 800ed84:	b005      	add	sp, #20
 800ed86:	f85d eb04 	ldr.w	lr, [sp], #4
 800ed8a:	f000 bbc9 	b.w	800f520 <__kernel_cos>
 800ed8e:	4821      	ldr	r0, [pc, #132]	; (800ee14 <cos+0xa4>)
 800ed90:	4281      	cmp	r1, r0
 800ed92:	dd09      	ble.n	800eda8 <cos+0x38>
 800ed94:	ee10 0a10 	vmov	r0, s0
 800ed98:	4619      	mov	r1, r3
 800ed9a:	f7f1 fa7d 	bl	8000298 <__aeabi_dsub>
 800ed9e:	ec41 0b10 	vmov	d0, r0, r1
 800eda2:	b005      	add	sp, #20
 800eda4:	f85d fb04 	ldr.w	pc, [sp], #4
 800eda8:	4668      	mov	r0, sp
 800edaa:	f000 f8f9 	bl	800efa0 <__ieee754_rem_pio2>
 800edae:	f000 0003 	and.w	r0, r0, #3
 800edb2:	2801      	cmp	r0, #1
 800edb4:	d00b      	beq.n	800edce <cos+0x5e>
 800edb6:	2802      	cmp	r0, #2
 800edb8:	d016      	beq.n	800ede8 <cos+0x78>
 800edba:	b9e0      	cbnz	r0, 800edf6 <cos+0x86>
 800edbc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edc0:	ed9d 0b00 	vldr	d0, [sp]
 800edc4:	f000 fbac 	bl	800f520 <__kernel_cos>
 800edc8:	ec51 0b10 	vmov	r0, r1, d0
 800edcc:	e7e7      	b.n	800ed9e <cos+0x2e>
 800edce:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edd2:	ed9d 0b00 	vldr	d0, [sp]
 800edd6:	f000 ffbb 	bl	800fd50 <__kernel_sin>
 800edda:	ec53 2b10 	vmov	r2, r3, d0
 800edde:	ee10 0a10 	vmov	r0, s0
 800ede2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800ede6:	e7da      	b.n	800ed9e <cos+0x2e>
 800ede8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edec:	ed9d 0b00 	vldr	d0, [sp]
 800edf0:	f000 fb96 	bl	800f520 <__kernel_cos>
 800edf4:	e7f1      	b.n	800edda <cos+0x6a>
 800edf6:	ed9d 1b02 	vldr	d1, [sp, #8]
 800edfa:	ed9d 0b00 	vldr	d0, [sp]
 800edfe:	2001      	movs	r0, #1
 800ee00:	f000 ffa6 	bl	800fd50 <__kernel_sin>
 800ee04:	e7e0      	b.n	800edc8 <cos+0x58>
 800ee06:	bf00      	nop
	...
 800ee10:	3fe921fb 	.word	0x3fe921fb
 800ee14:	7fefffff 	.word	0x7fefffff

0800ee18 <fabs>:
 800ee18:	ec51 0b10 	vmov	r0, r1, d0
 800ee1c:	ee10 2a10 	vmov	r2, s0
 800ee20:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ee24:	ec43 2b10 	vmov	d0, r2, r3
 800ee28:	4770      	bx	lr
 800ee2a:	0000      	movs	r0, r0
 800ee2c:	0000      	movs	r0, r0
	...

0800ee30 <sin>:
 800ee30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee32:	ec53 2b10 	vmov	r2, r3, d0
 800ee36:	4828      	ldr	r0, [pc, #160]	; (800eed8 <sin+0xa8>)
 800ee38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ee3c:	4281      	cmp	r1, r0
 800ee3e:	dc07      	bgt.n	800ee50 <sin+0x20>
 800ee40:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800eed0 <sin+0xa0>
 800ee44:	2000      	movs	r0, #0
 800ee46:	b005      	add	sp, #20
 800ee48:	f85d eb04 	ldr.w	lr, [sp], #4
 800ee4c:	f000 bf80 	b.w	800fd50 <__kernel_sin>
 800ee50:	4822      	ldr	r0, [pc, #136]	; (800eedc <sin+0xac>)
 800ee52:	4281      	cmp	r1, r0
 800ee54:	dd09      	ble.n	800ee6a <sin+0x3a>
 800ee56:	ee10 0a10 	vmov	r0, s0
 800ee5a:	4619      	mov	r1, r3
 800ee5c:	f7f1 fa1c 	bl	8000298 <__aeabi_dsub>
 800ee60:	ec41 0b10 	vmov	d0, r0, r1
 800ee64:	b005      	add	sp, #20
 800ee66:	f85d fb04 	ldr.w	pc, [sp], #4
 800ee6a:	4668      	mov	r0, sp
 800ee6c:	f000 f898 	bl	800efa0 <__ieee754_rem_pio2>
 800ee70:	f000 0003 	and.w	r0, r0, #3
 800ee74:	2801      	cmp	r0, #1
 800ee76:	d00c      	beq.n	800ee92 <sin+0x62>
 800ee78:	2802      	cmp	r0, #2
 800ee7a:	d011      	beq.n	800eea0 <sin+0x70>
 800ee7c:	b9f0      	cbnz	r0, 800eebc <sin+0x8c>
 800ee7e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee82:	ed9d 0b00 	vldr	d0, [sp]
 800ee86:	2001      	movs	r0, #1
 800ee88:	f000 ff62 	bl	800fd50 <__kernel_sin>
 800ee8c:	ec51 0b10 	vmov	r0, r1, d0
 800ee90:	e7e6      	b.n	800ee60 <sin+0x30>
 800ee92:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ee96:	ed9d 0b00 	vldr	d0, [sp]
 800ee9a:	f000 fb41 	bl	800f520 <__kernel_cos>
 800ee9e:	e7f5      	b.n	800ee8c <sin+0x5c>
 800eea0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eea4:	ed9d 0b00 	vldr	d0, [sp]
 800eea8:	2001      	movs	r0, #1
 800eeaa:	f000 ff51 	bl	800fd50 <__kernel_sin>
 800eeae:	ec53 2b10 	vmov	r2, r3, d0
 800eeb2:	ee10 0a10 	vmov	r0, s0
 800eeb6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800eeba:	e7d1      	b.n	800ee60 <sin+0x30>
 800eebc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800eec0:	ed9d 0b00 	vldr	d0, [sp]
 800eec4:	f000 fb2c 	bl	800f520 <__kernel_cos>
 800eec8:	e7f1      	b.n	800eeae <sin+0x7e>
 800eeca:	bf00      	nop
 800eecc:	f3af 8000 	nop.w
	...
 800eed8:	3fe921fb 	.word	0x3fe921fb
 800eedc:	7fefffff 	.word	0x7fefffff

0800eee0 <tan>:
 800eee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eee2:	ec53 2b10 	vmov	r2, r3, d0
 800eee6:	4816      	ldr	r0, [pc, #88]	; (800ef40 <tan+0x60>)
 800eee8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800eeec:	4281      	cmp	r1, r0
 800eeee:	dc07      	bgt.n	800ef00 <tan+0x20>
 800eef0:	ed9f 1b11 	vldr	d1, [pc, #68]	; 800ef38 <tan+0x58>
 800eef4:	2001      	movs	r0, #1
 800eef6:	b005      	add	sp, #20
 800eef8:	f85d eb04 	ldr.w	lr, [sp], #4
 800eefc:	f000 bfe8 	b.w	800fed0 <__kernel_tan>
 800ef00:	4810      	ldr	r0, [pc, #64]	; (800ef44 <tan+0x64>)
 800ef02:	4281      	cmp	r1, r0
 800ef04:	dd09      	ble.n	800ef1a <tan+0x3a>
 800ef06:	ee10 0a10 	vmov	r0, s0
 800ef0a:	4619      	mov	r1, r3
 800ef0c:	f7f1 f9c4 	bl	8000298 <__aeabi_dsub>
 800ef10:	ec41 0b10 	vmov	d0, r0, r1
 800ef14:	b005      	add	sp, #20
 800ef16:	f85d fb04 	ldr.w	pc, [sp], #4
 800ef1a:	4668      	mov	r0, sp
 800ef1c:	f000 f840 	bl	800efa0 <__ieee754_rem_pio2>
 800ef20:	0040      	lsls	r0, r0, #1
 800ef22:	f000 0002 	and.w	r0, r0, #2
 800ef26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ef2a:	ed9d 0b00 	vldr	d0, [sp]
 800ef2e:	f1c0 0001 	rsb	r0, r0, #1
 800ef32:	f000 ffcd 	bl	800fed0 <__kernel_tan>
 800ef36:	e7ed      	b.n	800ef14 <tan+0x34>
	...
 800ef40:	3fe921fb 	.word	0x3fe921fb
 800ef44:	7fefffff 	.word	0x7fefffff

0800ef48 <sqrt>:
 800ef48:	b538      	push	{r3, r4, r5, lr}
 800ef4a:	ed2d 8b02 	vpush	{d8}
 800ef4e:	ec55 4b10 	vmov	r4, r5, d0
 800ef52:	f000 fa31 	bl	800f3b8 <__ieee754_sqrt>
 800ef56:	4622      	mov	r2, r4
 800ef58:	462b      	mov	r3, r5
 800ef5a:	4620      	mov	r0, r4
 800ef5c:	4629      	mov	r1, r5
 800ef5e:	eeb0 8a40 	vmov.f32	s16, s0
 800ef62:	eef0 8a60 	vmov.f32	s17, s1
 800ef66:	f7f1 fde9 	bl	8000b3c <__aeabi_dcmpun>
 800ef6a:	b990      	cbnz	r0, 800ef92 <sqrt+0x4a>
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	2300      	movs	r3, #0
 800ef70:	4620      	mov	r0, r4
 800ef72:	4629      	mov	r1, r5
 800ef74:	f7f1 fdba 	bl	8000aec <__aeabi_dcmplt>
 800ef78:	b158      	cbz	r0, 800ef92 <sqrt+0x4a>
 800ef7a:	f7fb f8b7 	bl	800a0ec <__errno>
 800ef7e:	2321      	movs	r3, #33	; 0x21
 800ef80:	6003      	str	r3, [r0, #0]
 800ef82:	2200      	movs	r2, #0
 800ef84:	2300      	movs	r3, #0
 800ef86:	4610      	mov	r0, r2
 800ef88:	4619      	mov	r1, r3
 800ef8a:	f7f1 fc67 	bl	800085c <__aeabi_ddiv>
 800ef8e:	ec41 0b18 	vmov	d8, r0, r1
 800ef92:	eeb0 0a48 	vmov.f32	s0, s16
 800ef96:	eef0 0a68 	vmov.f32	s1, s17
 800ef9a:	ecbd 8b02 	vpop	{d8}
 800ef9e:	bd38      	pop	{r3, r4, r5, pc}

0800efa0 <__ieee754_rem_pio2>:
 800efa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800efa4:	ed2d 8b02 	vpush	{d8}
 800efa8:	ec55 4b10 	vmov	r4, r5, d0
 800efac:	4bca      	ldr	r3, [pc, #808]	; (800f2d8 <__ieee754_rem_pio2+0x338>)
 800efae:	b08b      	sub	sp, #44	; 0x2c
 800efb0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800efb4:	4598      	cmp	r8, r3
 800efb6:	4682      	mov	sl, r0
 800efb8:	9502      	str	r5, [sp, #8]
 800efba:	dc08      	bgt.n	800efce <__ieee754_rem_pio2+0x2e>
 800efbc:	2200      	movs	r2, #0
 800efbe:	2300      	movs	r3, #0
 800efc0:	ed80 0b00 	vstr	d0, [r0]
 800efc4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800efc8:	f04f 0b00 	mov.w	fp, #0
 800efcc:	e028      	b.n	800f020 <__ieee754_rem_pio2+0x80>
 800efce:	4bc3      	ldr	r3, [pc, #780]	; (800f2dc <__ieee754_rem_pio2+0x33c>)
 800efd0:	4598      	cmp	r8, r3
 800efd2:	dc78      	bgt.n	800f0c6 <__ieee754_rem_pio2+0x126>
 800efd4:	9b02      	ldr	r3, [sp, #8]
 800efd6:	4ec2      	ldr	r6, [pc, #776]	; (800f2e0 <__ieee754_rem_pio2+0x340>)
 800efd8:	2b00      	cmp	r3, #0
 800efda:	ee10 0a10 	vmov	r0, s0
 800efde:	a3b0      	add	r3, pc, #704	; (adr r3, 800f2a0 <__ieee754_rem_pio2+0x300>)
 800efe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800efe4:	4629      	mov	r1, r5
 800efe6:	dd39      	ble.n	800f05c <__ieee754_rem_pio2+0xbc>
 800efe8:	f7f1 f956 	bl	8000298 <__aeabi_dsub>
 800efec:	45b0      	cmp	r8, r6
 800efee:	4604      	mov	r4, r0
 800eff0:	460d      	mov	r5, r1
 800eff2:	d01b      	beq.n	800f02c <__ieee754_rem_pio2+0x8c>
 800eff4:	a3ac      	add	r3, pc, #688	; (adr r3, 800f2a8 <__ieee754_rem_pio2+0x308>)
 800eff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800effa:	f7f1 f94d 	bl	8000298 <__aeabi_dsub>
 800effe:	4602      	mov	r2, r0
 800f000:	460b      	mov	r3, r1
 800f002:	e9ca 2300 	strd	r2, r3, [sl]
 800f006:	4620      	mov	r0, r4
 800f008:	4629      	mov	r1, r5
 800f00a:	f7f1 f945 	bl	8000298 <__aeabi_dsub>
 800f00e:	a3a6      	add	r3, pc, #664	; (adr r3, 800f2a8 <__ieee754_rem_pio2+0x308>)
 800f010:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f014:	f7f1 f940 	bl	8000298 <__aeabi_dsub>
 800f018:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f01c:	f04f 0b01 	mov.w	fp, #1
 800f020:	4658      	mov	r0, fp
 800f022:	b00b      	add	sp, #44	; 0x2c
 800f024:	ecbd 8b02 	vpop	{d8}
 800f028:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f02c:	a3a0      	add	r3, pc, #640	; (adr r3, 800f2b0 <__ieee754_rem_pio2+0x310>)
 800f02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f032:	f7f1 f931 	bl	8000298 <__aeabi_dsub>
 800f036:	a3a0      	add	r3, pc, #640	; (adr r3, 800f2b8 <__ieee754_rem_pio2+0x318>)
 800f038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03c:	4604      	mov	r4, r0
 800f03e:	460d      	mov	r5, r1
 800f040:	f7f1 f92a 	bl	8000298 <__aeabi_dsub>
 800f044:	4602      	mov	r2, r0
 800f046:	460b      	mov	r3, r1
 800f048:	e9ca 2300 	strd	r2, r3, [sl]
 800f04c:	4620      	mov	r0, r4
 800f04e:	4629      	mov	r1, r5
 800f050:	f7f1 f922 	bl	8000298 <__aeabi_dsub>
 800f054:	a398      	add	r3, pc, #608	; (adr r3, 800f2b8 <__ieee754_rem_pio2+0x318>)
 800f056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f05a:	e7db      	b.n	800f014 <__ieee754_rem_pio2+0x74>
 800f05c:	f7f1 f91e 	bl	800029c <__adddf3>
 800f060:	45b0      	cmp	r8, r6
 800f062:	4604      	mov	r4, r0
 800f064:	460d      	mov	r5, r1
 800f066:	d016      	beq.n	800f096 <__ieee754_rem_pio2+0xf6>
 800f068:	a38f      	add	r3, pc, #572	; (adr r3, 800f2a8 <__ieee754_rem_pio2+0x308>)
 800f06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f06e:	f7f1 f915 	bl	800029c <__adddf3>
 800f072:	4602      	mov	r2, r0
 800f074:	460b      	mov	r3, r1
 800f076:	e9ca 2300 	strd	r2, r3, [sl]
 800f07a:	4620      	mov	r0, r4
 800f07c:	4629      	mov	r1, r5
 800f07e:	f7f1 f90b 	bl	8000298 <__aeabi_dsub>
 800f082:	a389      	add	r3, pc, #548	; (adr r3, 800f2a8 <__ieee754_rem_pio2+0x308>)
 800f084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f088:	f7f1 f908 	bl	800029c <__adddf3>
 800f08c:	f04f 3bff 	mov.w	fp, #4294967295
 800f090:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f094:	e7c4      	b.n	800f020 <__ieee754_rem_pio2+0x80>
 800f096:	a386      	add	r3, pc, #536	; (adr r3, 800f2b0 <__ieee754_rem_pio2+0x310>)
 800f098:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f09c:	f7f1 f8fe 	bl	800029c <__adddf3>
 800f0a0:	a385      	add	r3, pc, #532	; (adr r3, 800f2b8 <__ieee754_rem_pio2+0x318>)
 800f0a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0a6:	4604      	mov	r4, r0
 800f0a8:	460d      	mov	r5, r1
 800f0aa:	f7f1 f8f7 	bl	800029c <__adddf3>
 800f0ae:	4602      	mov	r2, r0
 800f0b0:	460b      	mov	r3, r1
 800f0b2:	e9ca 2300 	strd	r2, r3, [sl]
 800f0b6:	4620      	mov	r0, r4
 800f0b8:	4629      	mov	r1, r5
 800f0ba:	f7f1 f8ed 	bl	8000298 <__aeabi_dsub>
 800f0be:	a37e      	add	r3, pc, #504	; (adr r3, 800f2b8 <__ieee754_rem_pio2+0x318>)
 800f0c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0c4:	e7e0      	b.n	800f088 <__ieee754_rem_pio2+0xe8>
 800f0c6:	4b87      	ldr	r3, [pc, #540]	; (800f2e4 <__ieee754_rem_pio2+0x344>)
 800f0c8:	4598      	cmp	r8, r3
 800f0ca:	f300 80d9 	bgt.w	800f280 <__ieee754_rem_pio2+0x2e0>
 800f0ce:	f7ff fea3 	bl	800ee18 <fabs>
 800f0d2:	ec55 4b10 	vmov	r4, r5, d0
 800f0d6:	ee10 0a10 	vmov	r0, s0
 800f0da:	a379      	add	r3, pc, #484	; (adr r3, 800f2c0 <__ieee754_rem_pio2+0x320>)
 800f0dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0e0:	4629      	mov	r1, r5
 800f0e2:	f7f1 fa91 	bl	8000608 <__aeabi_dmul>
 800f0e6:	4b80      	ldr	r3, [pc, #512]	; (800f2e8 <__ieee754_rem_pio2+0x348>)
 800f0e8:	2200      	movs	r2, #0
 800f0ea:	f7f1 f8d7 	bl	800029c <__adddf3>
 800f0ee:	f7f1 fd3b 	bl	8000b68 <__aeabi_d2iz>
 800f0f2:	4683      	mov	fp, r0
 800f0f4:	f7f1 fa1e 	bl	8000534 <__aeabi_i2d>
 800f0f8:	4602      	mov	r2, r0
 800f0fa:	460b      	mov	r3, r1
 800f0fc:	ec43 2b18 	vmov	d8, r2, r3
 800f100:	a367      	add	r3, pc, #412	; (adr r3, 800f2a0 <__ieee754_rem_pio2+0x300>)
 800f102:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f106:	f7f1 fa7f 	bl	8000608 <__aeabi_dmul>
 800f10a:	4602      	mov	r2, r0
 800f10c:	460b      	mov	r3, r1
 800f10e:	4620      	mov	r0, r4
 800f110:	4629      	mov	r1, r5
 800f112:	f7f1 f8c1 	bl	8000298 <__aeabi_dsub>
 800f116:	a364      	add	r3, pc, #400	; (adr r3, 800f2a8 <__ieee754_rem_pio2+0x308>)
 800f118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f11c:	4606      	mov	r6, r0
 800f11e:	460f      	mov	r7, r1
 800f120:	ec51 0b18 	vmov	r0, r1, d8
 800f124:	f7f1 fa70 	bl	8000608 <__aeabi_dmul>
 800f128:	f1bb 0f1f 	cmp.w	fp, #31
 800f12c:	4604      	mov	r4, r0
 800f12e:	460d      	mov	r5, r1
 800f130:	dc0d      	bgt.n	800f14e <__ieee754_rem_pio2+0x1ae>
 800f132:	4b6e      	ldr	r3, [pc, #440]	; (800f2ec <__ieee754_rem_pio2+0x34c>)
 800f134:	f10b 32ff 	add.w	r2, fp, #4294967295
 800f138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f13c:	4543      	cmp	r3, r8
 800f13e:	d006      	beq.n	800f14e <__ieee754_rem_pio2+0x1ae>
 800f140:	4622      	mov	r2, r4
 800f142:	462b      	mov	r3, r5
 800f144:	4630      	mov	r0, r6
 800f146:	4639      	mov	r1, r7
 800f148:	f7f1 f8a6 	bl	8000298 <__aeabi_dsub>
 800f14c:	e00f      	b.n	800f16e <__ieee754_rem_pio2+0x1ce>
 800f14e:	462b      	mov	r3, r5
 800f150:	4622      	mov	r2, r4
 800f152:	4630      	mov	r0, r6
 800f154:	4639      	mov	r1, r7
 800f156:	f7f1 f89f 	bl	8000298 <__aeabi_dsub>
 800f15a:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f15e:	9303      	str	r3, [sp, #12]
 800f160:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f164:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800f168:	f1b8 0f10 	cmp.w	r8, #16
 800f16c:	dc02      	bgt.n	800f174 <__ieee754_rem_pio2+0x1d4>
 800f16e:	e9ca 0100 	strd	r0, r1, [sl]
 800f172:	e039      	b.n	800f1e8 <__ieee754_rem_pio2+0x248>
 800f174:	a34e      	add	r3, pc, #312	; (adr r3, 800f2b0 <__ieee754_rem_pio2+0x310>)
 800f176:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f17a:	ec51 0b18 	vmov	r0, r1, d8
 800f17e:	f7f1 fa43 	bl	8000608 <__aeabi_dmul>
 800f182:	4604      	mov	r4, r0
 800f184:	460d      	mov	r5, r1
 800f186:	4602      	mov	r2, r0
 800f188:	460b      	mov	r3, r1
 800f18a:	4630      	mov	r0, r6
 800f18c:	4639      	mov	r1, r7
 800f18e:	f7f1 f883 	bl	8000298 <__aeabi_dsub>
 800f192:	4602      	mov	r2, r0
 800f194:	460b      	mov	r3, r1
 800f196:	4680      	mov	r8, r0
 800f198:	4689      	mov	r9, r1
 800f19a:	4630      	mov	r0, r6
 800f19c:	4639      	mov	r1, r7
 800f19e:	f7f1 f87b 	bl	8000298 <__aeabi_dsub>
 800f1a2:	4622      	mov	r2, r4
 800f1a4:	462b      	mov	r3, r5
 800f1a6:	f7f1 f877 	bl	8000298 <__aeabi_dsub>
 800f1aa:	a343      	add	r3, pc, #268	; (adr r3, 800f2b8 <__ieee754_rem_pio2+0x318>)
 800f1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1b0:	4604      	mov	r4, r0
 800f1b2:	460d      	mov	r5, r1
 800f1b4:	ec51 0b18 	vmov	r0, r1, d8
 800f1b8:	f7f1 fa26 	bl	8000608 <__aeabi_dmul>
 800f1bc:	4622      	mov	r2, r4
 800f1be:	462b      	mov	r3, r5
 800f1c0:	f7f1 f86a 	bl	8000298 <__aeabi_dsub>
 800f1c4:	4602      	mov	r2, r0
 800f1c6:	460b      	mov	r3, r1
 800f1c8:	4604      	mov	r4, r0
 800f1ca:	460d      	mov	r5, r1
 800f1cc:	4640      	mov	r0, r8
 800f1ce:	4649      	mov	r1, r9
 800f1d0:	f7f1 f862 	bl	8000298 <__aeabi_dsub>
 800f1d4:	9a03      	ldr	r2, [sp, #12]
 800f1d6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800f1da:	1ad3      	subs	r3, r2, r3
 800f1dc:	2b31      	cmp	r3, #49	; 0x31
 800f1de:	dc24      	bgt.n	800f22a <__ieee754_rem_pio2+0x28a>
 800f1e0:	e9ca 0100 	strd	r0, r1, [sl]
 800f1e4:	4646      	mov	r6, r8
 800f1e6:	464f      	mov	r7, r9
 800f1e8:	e9da 8900 	ldrd	r8, r9, [sl]
 800f1ec:	4630      	mov	r0, r6
 800f1ee:	4642      	mov	r2, r8
 800f1f0:	464b      	mov	r3, r9
 800f1f2:	4639      	mov	r1, r7
 800f1f4:	f7f1 f850 	bl	8000298 <__aeabi_dsub>
 800f1f8:	462b      	mov	r3, r5
 800f1fa:	4622      	mov	r2, r4
 800f1fc:	f7f1 f84c 	bl	8000298 <__aeabi_dsub>
 800f200:	9b02      	ldr	r3, [sp, #8]
 800f202:	2b00      	cmp	r3, #0
 800f204:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f208:	f6bf af0a 	bge.w	800f020 <__ieee754_rem_pio2+0x80>
 800f20c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800f210:	f8ca 3004 	str.w	r3, [sl, #4]
 800f214:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f218:	f8ca 8000 	str.w	r8, [sl]
 800f21c:	f8ca 0008 	str.w	r0, [sl, #8]
 800f220:	f8ca 300c 	str.w	r3, [sl, #12]
 800f224:	f1cb 0b00 	rsb	fp, fp, #0
 800f228:	e6fa      	b.n	800f020 <__ieee754_rem_pio2+0x80>
 800f22a:	a327      	add	r3, pc, #156	; (adr r3, 800f2c8 <__ieee754_rem_pio2+0x328>)
 800f22c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f230:	ec51 0b18 	vmov	r0, r1, d8
 800f234:	f7f1 f9e8 	bl	8000608 <__aeabi_dmul>
 800f238:	4604      	mov	r4, r0
 800f23a:	460d      	mov	r5, r1
 800f23c:	4602      	mov	r2, r0
 800f23e:	460b      	mov	r3, r1
 800f240:	4640      	mov	r0, r8
 800f242:	4649      	mov	r1, r9
 800f244:	f7f1 f828 	bl	8000298 <__aeabi_dsub>
 800f248:	4602      	mov	r2, r0
 800f24a:	460b      	mov	r3, r1
 800f24c:	4606      	mov	r6, r0
 800f24e:	460f      	mov	r7, r1
 800f250:	4640      	mov	r0, r8
 800f252:	4649      	mov	r1, r9
 800f254:	f7f1 f820 	bl	8000298 <__aeabi_dsub>
 800f258:	4622      	mov	r2, r4
 800f25a:	462b      	mov	r3, r5
 800f25c:	f7f1 f81c 	bl	8000298 <__aeabi_dsub>
 800f260:	a31b      	add	r3, pc, #108	; (adr r3, 800f2d0 <__ieee754_rem_pio2+0x330>)
 800f262:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f266:	4604      	mov	r4, r0
 800f268:	460d      	mov	r5, r1
 800f26a:	ec51 0b18 	vmov	r0, r1, d8
 800f26e:	f7f1 f9cb 	bl	8000608 <__aeabi_dmul>
 800f272:	4622      	mov	r2, r4
 800f274:	462b      	mov	r3, r5
 800f276:	f7f1 f80f 	bl	8000298 <__aeabi_dsub>
 800f27a:	4604      	mov	r4, r0
 800f27c:	460d      	mov	r5, r1
 800f27e:	e75f      	b.n	800f140 <__ieee754_rem_pio2+0x1a0>
 800f280:	4b1b      	ldr	r3, [pc, #108]	; (800f2f0 <__ieee754_rem_pio2+0x350>)
 800f282:	4598      	cmp	r8, r3
 800f284:	dd36      	ble.n	800f2f4 <__ieee754_rem_pio2+0x354>
 800f286:	ee10 2a10 	vmov	r2, s0
 800f28a:	462b      	mov	r3, r5
 800f28c:	4620      	mov	r0, r4
 800f28e:	4629      	mov	r1, r5
 800f290:	f7f1 f802 	bl	8000298 <__aeabi_dsub>
 800f294:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800f298:	e9ca 0100 	strd	r0, r1, [sl]
 800f29c:	e694      	b.n	800efc8 <__ieee754_rem_pio2+0x28>
 800f29e:	bf00      	nop
 800f2a0:	54400000 	.word	0x54400000
 800f2a4:	3ff921fb 	.word	0x3ff921fb
 800f2a8:	1a626331 	.word	0x1a626331
 800f2ac:	3dd0b461 	.word	0x3dd0b461
 800f2b0:	1a600000 	.word	0x1a600000
 800f2b4:	3dd0b461 	.word	0x3dd0b461
 800f2b8:	2e037073 	.word	0x2e037073
 800f2bc:	3ba3198a 	.word	0x3ba3198a
 800f2c0:	6dc9c883 	.word	0x6dc9c883
 800f2c4:	3fe45f30 	.word	0x3fe45f30
 800f2c8:	2e000000 	.word	0x2e000000
 800f2cc:	3ba3198a 	.word	0x3ba3198a
 800f2d0:	252049c1 	.word	0x252049c1
 800f2d4:	397b839a 	.word	0x397b839a
 800f2d8:	3fe921fb 	.word	0x3fe921fb
 800f2dc:	4002d97b 	.word	0x4002d97b
 800f2e0:	3ff921fb 	.word	0x3ff921fb
 800f2e4:	413921fb 	.word	0x413921fb
 800f2e8:	3fe00000 	.word	0x3fe00000
 800f2ec:	08010a30 	.word	0x08010a30
 800f2f0:	7fefffff 	.word	0x7fefffff
 800f2f4:	ea4f 5428 	mov.w	r4, r8, asr #20
 800f2f8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800f2fc:	ee10 0a10 	vmov	r0, s0
 800f300:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800f304:	ee10 6a10 	vmov	r6, s0
 800f308:	460f      	mov	r7, r1
 800f30a:	f7f1 fc2d 	bl	8000b68 <__aeabi_d2iz>
 800f30e:	f7f1 f911 	bl	8000534 <__aeabi_i2d>
 800f312:	4602      	mov	r2, r0
 800f314:	460b      	mov	r3, r1
 800f316:	4630      	mov	r0, r6
 800f318:	4639      	mov	r1, r7
 800f31a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f31e:	f7f0 ffbb 	bl	8000298 <__aeabi_dsub>
 800f322:	4b23      	ldr	r3, [pc, #140]	; (800f3b0 <__ieee754_rem_pio2+0x410>)
 800f324:	2200      	movs	r2, #0
 800f326:	f7f1 f96f 	bl	8000608 <__aeabi_dmul>
 800f32a:	460f      	mov	r7, r1
 800f32c:	4606      	mov	r6, r0
 800f32e:	f7f1 fc1b 	bl	8000b68 <__aeabi_d2iz>
 800f332:	f7f1 f8ff 	bl	8000534 <__aeabi_i2d>
 800f336:	4602      	mov	r2, r0
 800f338:	460b      	mov	r3, r1
 800f33a:	4630      	mov	r0, r6
 800f33c:	4639      	mov	r1, r7
 800f33e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f342:	f7f0 ffa9 	bl	8000298 <__aeabi_dsub>
 800f346:	4b1a      	ldr	r3, [pc, #104]	; (800f3b0 <__ieee754_rem_pio2+0x410>)
 800f348:	2200      	movs	r2, #0
 800f34a:	f7f1 f95d 	bl	8000608 <__aeabi_dmul>
 800f34e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f352:	ad04      	add	r5, sp, #16
 800f354:	f04f 0803 	mov.w	r8, #3
 800f358:	46a9      	mov	r9, r5
 800f35a:	2600      	movs	r6, #0
 800f35c:	2700      	movs	r7, #0
 800f35e:	4632      	mov	r2, r6
 800f360:	463b      	mov	r3, r7
 800f362:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800f366:	46c3      	mov	fp, r8
 800f368:	3d08      	subs	r5, #8
 800f36a:	f108 38ff 	add.w	r8, r8, #4294967295
 800f36e:	f7f1 fbb3 	bl	8000ad8 <__aeabi_dcmpeq>
 800f372:	2800      	cmp	r0, #0
 800f374:	d1f3      	bne.n	800f35e <__ieee754_rem_pio2+0x3be>
 800f376:	4b0f      	ldr	r3, [pc, #60]	; (800f3b4 <__ieee754_rem_pio2+0x414>)
 800f378:	9301      	str	r3, [sp, #4]
 800f37a:	2302      	movs	r3, #2
 800f37c:	9300      	str	r3, [sp, #0]
 800f37e:	4622      	mov	r2, r4
 800f380:	465b      	mov	r3, fp
 800f382:	4651      	mov	r1, sl
 800f384:	4648      	mov	r0, r9
 800f386:	f000 f993 	bl	800f6b0 <__kernel_rem_pio2>
 800f38a:	9b02      	ldr	r3, [sp, #8]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	4683      	mov	fp, r0
 800f390:	f6bf ae46 	bge.w	800f020 <__ieee754_rem_pio2+0x80>
 800f394:	e9da 2100 	ldrd	r2, r1, [sl]
 800f398:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f39c:	e9ca 2300 	strd	r2, r3, [sl]
 800f3a0:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800f3a4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f3a8:	e9ca 2302 	strd	r2, r3, [sl, #8]
 800f3ac:	e73a      	b.n	800f224 <__ieee754_rem_pio2+0x284>
 800f3ae:	bf00      	nop
 800f3b0:	41700000 	.word	0x41700000
 800f3b4:	08010ab0 	.word	0x08010ab0

0800f3b8 <__ieee754_sqrt>:
 800f3b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3bc:	ec55 4b10 	vmov	r4, r5, d0
 800f3c0:	4e55      	ldr	r6, [pc, #340]	; (800f518 <__ieee754_sqrt+0x160>)
 800f3c2:	43ae      	bics	r6, r5
 800f3c4:	ee10 0a10 	vmov	r0, s0
 800f3c8:	ee10 3a10 	vmov	r3, s0
 800f3cc:	462a      	mov	r2, r5
 800f3ce:	4629      	mov	r1, r5
 800f3d0:	d110      	bne.n	800f3f4 <__ieee754_sqrt+0x3c>
 800f3d2:	ee10 2a10 	vmov	r2, s0
 800f3d6:	462b      	mov	r3, r5
 800f3d8:	f7f1 f916 	bl	8000608 <__aeabi_dmul>
 800f3dc:	4602      	mov	r2, r0
 800f3de:	460b      	mov	r3, r1
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	4629      	mov	r1, r5
 800f3e4:	f7f0 ff5a 	bl	800029c <__adddf3>
 800f3e8:	4604      	mov	r4, r0
 800f3ea:	460d      	mov	r5, r1
 800f3ec:	ec45 4b10 	vmov	d0, r4, r5
 800f3f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f3f4:	2d00      	cmp	r5, #0
 800f3f6:	dc10      	bgt.n	800f41a <__ieee754_sqrt+0x62>
 800f3f8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800f3fc:	4330      	orrs	r0, r6
 800f3fe:	d0f5      	beq.n	800f3ec <__ieee754_sqrt+0x34>
 800f400:	b15d      	cbz	r5, 800f41a <__ieee754_sqrt+0x62>
 800f402:	ee10 2a10 	vmov	r2, s0
 800f406:	462b      	mov	r3, r5
 800f408:	ee10 0a10 	vmov	r0, s0
 800f40c:	f7f0 ff44 	bl	8000298 <__aeabi_dsub>
 800f410:	4602      	mov	r2, r0
 800f412:	460b      	mov	r3, r1
 800f414:	f7f1 fa22 	bl	800085c <__aeabi_ddiv>
 800f418:	e7e6      	b.n	800f3e8 <__ieee754_sqrt+0x30>
 800f41a:	1512      	asrs	r2, r2, #20
 800f41c:	d074      	beq.n	800f508 <__ieee754_sqrt+0x150>
 800f41e:	07d4      	lsls	r4, r2, #31
 800f420:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800f424:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800f428:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800f42c:	bf5e      	ittt	pl
 800f42e:	0fda      	lsrpl	r2, r3, #31
 800f430:	005b      	lslpl	r3, r3, #1
 800f432:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800f436:	2400      	movs	r4, #0
 800f438:	0fda      	lsrs	r2, r3, #31
 800f43a:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800f43e:	107f      	asrs	r7, r7, #1
 800f440:	005b      	lsls	r3, r3, #1
 800f442:	2516      	movs	r5, #22
 800f444:	4620      	mov	r0, r4
 800f446:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800f44a:	1886      	adds	r6, r0, r2
 800f44c:	428e      	cmp	r6, r1
 800f44e:	bfde      	ittt	le
 800f450:	1b89      	suble	r1, r1, r6
 800f452:	18b0      	addle	r0, r6, r2
 800f454:	18a4      	addle	r4, r4, r2
 800f456:	0049      	lsls	r1, r1, #1
 800f458:	3d01      	subs	r5, #1
 800f45a:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800f45e:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800f462:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f466:	d1f0      	bne.n	800f44a <__ieee754_sqrt+0x92>
 800f468:	462a      	mov	r2, r5
 800f46a:	f04f 0e20 	mov.w	lr, #32
 800f46e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800f472:	4281      	cmp	r1, r0
 800f474:	eb06 0c05 	add.w	ip, r6, r5
 800f478:	dc02      	bgt.n	800f480 <__ieee754_sqrt+0xc8>
 800f47a:	d113      	bne.n	800f4a4 <__ieee754_sqrt+0xec>
 800f47c:	459c      	cmp	ip, r3
 800f47e:	d811      	bhi.n	800f4a4 <__ieee754_sqrt+0xec>
 800f480:	f1bc 0f00 	cmp.w	ip, #0
 800f484:	eb0c 0506 	add.w	r5, ip, r6
 800f488:	da43      	bge.n	800f512 <__ieee754_sqrt+0x15a>
 800f48a:	2d00      	cmp	r5, #0
 800f48c:	db41      	blt.n	800f512 <__ieee754_sqrt+0x15a>
 800f48e:	f100 0801 	add.w	r8, r0, #1
 800f492:	1a09      	subs	r1, r1, r0
 800f494:	459c      	cmp	ip, r3
 800f496:	bf88      	it	hi
 800f498:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800f49c:	eba3 030c 	sub.w	r3, r3, ip
 800f4a0:	4432      	add	r2, r6
 800f4a2:	4640      	mov	r0, r8
 800f4a4:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800f4a8:	f1be 0e01 	subs.w	lr, lr, #1
 800f4ac:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800f4b0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800f4b4:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800f4b8:	d1db      	bne.n	800f472 <__ieee754_sqrt+0xba>
 800f4ba:	430b      	orrs	r3, r1
 800f4bc:	d006      	beq.n	800f4cc <__ieee754_sqrt+0x114>
 800f4be:	1c50      	adds	r0, r2, #1
 800f4c0:	bf13      	iteet	ne
 800f4c2:	3201      	addne	r2, #1
 800f4c4:	3401      	addeq	r4, #1
 800f4c6:	4672      	moveq	r2, lr
 800f4c8:	f022 0201 	bicne.w	r2, r2, #1
 800f4cc:	1063      	asrs	r3, r4, #1
 800f4ce:	0852      	lsrs	r2, r2, #1
 800f4d0:	07e1      	lsls	r1, r4, #31
 800f4d2:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800f4d6:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800f4da:	bf48      	it	mi
 800f4dc:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800f4e0:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800f4e4:	4614      	mov	r4, r2
 800f4e6:	e781      	b.n	800f3ec <__ieee754_sqrt+0x34>
 800f4e8:	0ad9      	lsrs	r1, r3, #11
 800f4ea:	3815      	subs	r0, #21
 800f4ec:	055b      	lsls	r3, r3, #21
 800f4ee:	2900      	cmp	r1, #0
 800f4f0:	d0fa      	beq.n	800f4e8 <__ieee754_sqrt+0x130>
 800f4f2:	02cd      	lsls	r5, r1, #11
 800f4f4:	d50a      	bpl.n	800f50c <__ieee754_sqrt+0x154>
 800f4f6:	f1c2 0420 	rsb	r4, r2, #32
 800f4fa:	fa23 f404 	lsr.w	r4, r3, r4
 800f4fe:	1e55      	subs	r5, r2, #1
 800f500:	4093      	lsls	r3, r2
 800f502:	4321      	orrs	r1, r4
 800f504:	1b42      	subs	r2, r0, r5
 800f506:	e78a      	b.n	800f41e <__ieee754_sqrt+0x66>
 800f508:	4610      	mov	r0, r2
 800f50a:	e7f0      	b.n	800f4ee <__ieee754_sqrt+0x136>
 800f50c:	0049      	lsls	r1, r1, #1
 800f50e:	3201      	adds	r2, #1
 800f510:	e7ef      	b.n	800f4f2 <__ieee754_sqrt+0x13a>
 800f512:	4680      	mov	r8, r0
 800f514:	e7bd      	b.n	800f492 <__ieee754_sqrt+0xda>
 800f516:	bf00      	nop
 800f518:	7ff00000 	.word	0x7ff00000
 800f51c:	00000000 	.word	0x00000000

0800f520 <__kernel_cos>:
 800f520:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f524:	ec57 6b10 	vmov	r6, r7, d0
 800f528:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800f52c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800f530:	ed8d 1b00 	vstr	d1, [sp]
 800f534:	da07      	bge.n	800f546 <__kernel_cos+0x26>
 800f536:	ee10 0a10 	vmov	r0, s0
 800f53a:	4639      	mov	r1, r7
 800f53c:	f7f1 fb14 	bl	8000b68 <__aeabi_d2iz>
 800f540:	2800      	cmp	r0, #0
 800f542:	f000 8088 	beq.w	800f656 <__kernel_cos+0x136>
 800f546:	4632      	mov	r2, r6
 800f548:	463b      	mov	r3, r7
 800f54a:	4630      	mov	r0, r6
 800f54c:	4639      	mov	r1, r7
 800f54e:	f7f1 f85b 	bl	8000608 <__aeabi_dmul>
 800f552:	4b51      	ldr	r3, [pc, #324]	; (800f698 <__kernel_cos+0x178>)
 800f554:	2200      	movs	r2, #0
 800f556:	4604      	mov	r4, r0
 800f558:	460d      	mov	r5, r1
 800f55a:	f7f1 f855 	bl	8000608 <__aeabi_dmul>
 800f55e:	a340      	add	r3, pc, #256	; (adr r3, 800f660 <__kernel_cos+0x140>)
 800f560:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f564:	4682      	mov	sl, r0
 800f566:	468b      	mov	fp, r1
 800f568:	4620      	mov	r0, r4
 800f56a:	4629      	mov	r1, r5
 800f56c:	f7f1 f84c 	bl	8000608 <__aeabi_dmul>
 800f570:	a33d      	add	r3, pc, #244	; (adr r3, 800f668 <__kernel_cos+0x148>)
 800f572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f576:	f7f0 fe91 	bl	800029c <__adddf3>
 800f57a:	4622      	mov	r2, r4
 800f57c:	462b      	mov	r3, r5
 800f57e:	f7f1 f843 	bl	8000608 <__aeabi_dmul>
 800f582:	a33b      	add	r3, pc, #236	; (adr r3, 800f670 <__kernel_cos+0x150>)
 800f584:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f588:	f7f0 fe86 	bl	8000298 <__aeabi_dsub>
 800f58c:	4622      	mov	r2, r4
 800f58e:	462b      	mov	r3, r5
 800f590:	f7f1 f83a 	bl	8000608 <__aeabi_dmul>
 800f594:	a338      	add	r3, pc, #224	; (adr r3, 800f678 <__kernel_cos+0x158>)
 800f596:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f59a:	f7f0 fe7f 	bl	800029c <__adddf3>
 800f59e:	4622      	mov	r2, r4
 800f5a0:	462b      	mov	r3, r5
 800f5a2:	f7f1 f831 	bl	8000608 <__aeabi_dmul>
 800f5a6:	a336      	add	r3, pc, #216	; (adr r3, 800f680 <__kernel_cos+0x160>)
 800f5a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5ac:	f7f0 fe74 	bl	8000298 <__aeabi_dsub>
 800f5b0:	4622      	mov	r2, r4
 800f5b2:	462b      	mov	r3, r5
 800f5b4:	f7f1 f828 	bl	8000608 <__aeabi_dmul>
 800f5b8:	a333      	add	r3, pc, #204	; (adr r3, 800f688 <__kernel_cos+0x168>)
 800f5ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f5be:	f7f0 fe6d 	bl	800029c <__adddf3>
 800f5c2:	4622      	mov	r2, r4
 800f5c4:	462b      	mov	r3, r5
 800f5c6:	f7f1 f81f 	bl	8000608 <__aeabi_dmul>
 800f5ca:	4622      	mov	r2, r4
 800f5cc:	462b      	mov	r3, r5
 800f5ce:	f7f1 f81b 	bl	8000608 <__aeabi_dmul>
 800f5d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5d6:	4604      	mov	r4, r0
 800f5d8:	460d      	mov	r5, r1
 800f5da:	4630      	mov	r0, r6
 800f5dc:	4639      	mov	r1, r7
 800f5de:	f7f1 f813 	bl	8000608 <__aeabi_dmul>
 800f5e2:	460b      	mov	r3, r1
 800f5e4:	4602      	mov	r2, r0
 800f5e6:	4629      	mov	r1, r5
 800f5e8:	4620      	mov	r0, r4
 800f5ea:	f7f0 fe55 	bl	8000298 <__aeabi_dsub>
 800f5ee:	4b2b      	ldr	r3, [pc, #172]	; (800f69c <__kernel_cos+0x17c>)
 800f5f0:	4598      	cmp	r8, r3
 800f5f2:	4606      	mov	r6, r0
 800f5f4:	460f      	mov	r7, r1
 800f5f6:	dc10      	bgt.n	800f61a <__kernel_cos+0xfa>
 800f5f8:	4602      	mov	r2, r0
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4650      	mov	r0, sl
 800f5fe:	4659      	mov	r1, fp
 800f600:	f7f0 fe4a 	bl	8000298 <__aeabi_dsub>
 800f604:	460b      	mov	r3, r1
 800f606:	4926      	ldr	r1, [pc, #152]	; (800f6a0 <__kernel_cos+0x180>)
 800f608:	4602      	mov	r2, r0
 800f60a:	2000      	movs	r0, #0
 800f60c:	f7f0 fe44 	bl	8000298 <__aeabi_dsub>
 800f610:	ec41 0b10 	vmov	d0, r0, r1
 800f614:	b003      	add	sp, #12
 800f616:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f61a:	4b22      	ldr	r3, [pc, #136]	; (800f6a4 <__kernel_cos+0x184>)
 800f61c:	4920      	ldr	r1, [pc, #128]	; (800f6a0 <__kernel_cos+0x180>)
 800f61e:	4598      	cmp	r8, r3
 800f620:	bfcc      	ite	gt
 800f622:	4d21      	ldrgt	r5, [pc, #132]	; (800f6a8 <__kernel_cos+0x188>)
 800f624:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800f628:	2400      	movs	r4, #0
 800f62a:	4622      	mov	r2, r4
 800f62c:	462b      	mov	r3, r5
 800f62e:	2000      	movs	r0, #0
 800f630:	f7f0 fe32 	bl	8000298 <__aeabi_dsub>
 800f634:	4622      	mov	r2, r4
 800f636:	4680      	mov	r8, r0
 800f638:	4689      	mov	r9, r1
 800f63a:	462b      	mov	r3, r5
 800f63c:	4650      	mov	r0, sl
 800f63e:	4659      	mov	r1, fp
 800f640:	f7f0 fe2a 	bl	8000298 <__aeabi_dsub>
 800f644:	4632      	mov	r2, r6
 800f646:	463b      	mov	r3, r7
 800f648:	f7f0 fe26 	bl	8000298 <__aeabi_dsub>
 800f64c:	4602      	mov	r2, r0
 800f64e:	460b      	mov	r3, r1
 800f650:	4640      	mov	r0, r8
 800f652:	4649      	mov	r1, r9
 800f654:	e7da      	b.n	800f60c <__kernel_cos+0xec>
 800f656:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800f690 <__kernel_cos+0x170>
 800f65a:	e7db      	b.n	800f614 <__kernel_cos+0xf4>
 800f65c:	f3af 8000 	nop.w
 800f660:	be8838d4 	.word	0xbe8838d4
 800f664:	bda8fae9 	.word	0xbda8fae9
 800f668:	bdb4b1c4 	.word	0xbdb4b1c4
 800f66c:	3e21ee9e 	.word	0x3e21ee9e
 800f670:	809c52ad 	.word	0x809c52ad
 800f674:	3e927e4f 	.word	0x3e927e4f
 800f678:	19cb1590 	.word	0x19cb1590
 800f67c:	3efa01a0 	.word	0x3efa01a0
 800f680:	16c15177 	.word	0x16c15177
 800f684:	3f56c16c 	.word	0x3f56c16c
 800f688:	5555554c 	.word	0x5555554c
 800f68c:	3fa55555 	.word	0x3fa55555
 800f690:	00000000 	.word	0x00000000
 800f694:	3ff00000 	.word	0x3ff00000
 800f698:	3fe00000 	.word	0x3fe00000
 800f69c:	3fd33332 	.word	0x3fd33332
 800f6a0:	3ff00000 	.word	0x3ff00000
 800f6a4:	3fe90000 	.word	0x3fe90000
 800f6a8:	3fd20000 	.word	0x3fd20000
 800f6ac:	00000000 	.word	0x00000000

0800f6b0 <__kernel_rem_pio2>:
 800f6b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f6b4:	ed2d 8b02 	vpush	{d8}
 800f6b8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800f6bc:	f112 0f14 	cmn.w	r2, #20
 800f6c0:	9308      	str	r3, [sp, #32]
 800f6c2:	9101      	str	r1, [sp, #4]
 800f6c4:	4bc4      	ldr	r3, [pc, #784]	; (800f9d8 <__kernel_rem_pio2+0x328>)
 800f6c6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800f6c8:	900b      	str	r0, [sp, #44]	; 0x2c
 800f6ca:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f6ce:	9302      	str	r3, [sp, #8]
 800f6d0:	9b08      	ldr	r3, [sp, #32]
 800f6d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800f6d6:	bfa8      	it	ge
 800f6d8:	1ed4      	subge	r4, r2, #3
 800f6da:	9306      	str	r3, [sp, #24]
 800f6dc:	bfb2      	itee	lt
 800f6de:	2400      	movlt	r4, #0
 800f6e0:	2318      	movge	r3, #24
 800f6e2:	fb94 f4f3 	sdivge	r4, r4, r3
 800f6e6:	f06f 0317 	mvn.w	r3, #23
 800f6ea:	fb04 3303 	mla	r3, r4, r3, r3
 800f6ee:	eb03 0a02 	add.w	sl, r3, r2
 800f6f2:	9b02      	ldr	r3, [sp, #8]
 800f6f4:	9a06      	ldr	r2, [sp, #24]
 800f6f6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800f9c8 <__kernel_rem_pio2+0x318>
 800f6fa:	eb03 0802 	add.w	r8, r3, r2
 800f6fe:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f700:	1aa7      	subs	r7, r4, r2
 800f702:	ae22      	add	r6, sp, #136	; 0x88
 800f704:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800f708:	2500      	movs	r5, #0
 800f70a:	4545      	cmp	r5, r8
 800f70c:	dd13      	ble.n	800f736 <__kernel_rem_pio2+0x86>
 800f70e:	9b08      	ldr	r3, [sp, #32]
 800f710:	ed9f 8bad 	vldr	d8, [pc, #692]	; 800f9c8 <__kernel_rem_pio2+0x318>
 800f714:	aa22      	add	r2, sp, #136	; 0x88
 800f716:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800f71a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800f71e:	f04f 0800 	mov.w	r8, #0
 800f722:	9b02      	ldr	r3, [sp, #8]
 800f724:	4598      	cmp	r8, r3
 800f726:	dc2f      	bgt.n	800f788 <__kernel_rem_pio2+0xd8>
 800f728:	ed8d 8b04 	vstr	d8, [sp, #16]
 800f72c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800f730:	462f      	mov	r7, r5
 800f732:	2600      	movs	r6, #0
 800f734:	e01b      	b.n	800f76e <__kernel_rem_pio2+0xbe>
 800f736:	42ef      	cmn	r7, r5
 800f738:	d407      	bmi.n	800f74a <__kernel_rem_pio2+0x9a>
 800f73a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800f73e:	f7f0 fef9 	bl	8000534 <__aeabi_i2d>
 800f742:	e8e6 0102 	strd	r0, r1, [r6], #8
 800f746:	3501      	adds	r5, #1
 800f748:	e7df      	b.n	800f70a <__kernel_rem_pio2+0x5a>
 800f74a:	ec51 0b18 	vmov	r0, r1, d8
 800f74e:	e7f8      	b.n	800f742 <__kernel_rem_pio2+0x92>
 800f750:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f754:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800f758:	f7f0 ff56 	bl	8000608 <__aeabi_dmul>
 800f75c:	4602      	mov	r2, r0
 800f75e:	460b      	mov	r3, r1
 800f760:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f764:	f7f0 fd9a 	bl	800029c <__adddf3>
 800f768:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f76c:	3601      	adds	r6, #1
 800f76e:	9b06      	ldr	r3, [sp, #24]
 800f770:	429e      	cmp	r6, r3
 800f772:	f1a7 0708 	sub.w	r7, r7, #8
 800f776:	ddeb      	ble.n	800f750 <__kernel_rem_pio2+0xa0>
 800f778:	ed9d 7b04 	vldr	d7, [sp, #16]
 800f77c:	f108 0801 	add.w	r8, r8, #1
 800f780:	ecab 7b02 	vstmia	fp!, {d7}
 800f784:	3508      	adds	r5, #8
 800f786:	e7cc      	b.n	800f722 <__kernel_rem_pio2+0x72>
 800f788:	9b02      	ldr	r3, [sp, #8]
 800f78a:	aa0e      	add	r2, sp, #56	; 0x38
 800f78c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800f790:	930d      	str	r3, [sp, #52]	; 0x34
 800f792:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800f794:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800f798:	9c02      	ldr	r4, [sp, #8]
 800f79a:	930c      	str	r3, [sp, #48]	; 0x30
 800f79c:	00e3      	lsls	r3, r4, #3
 800f79e:	930a      	str	r3, [sp, #40]	; 0x28
 800f7a0:	ab9a      	add	r3, sp, #616	; 0x268
 800f7a2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f7a6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800f7aa:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 800f7ae:	ab72      	add	r3, sp, #456	; 0x1c8
 800f7b0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 800f7b4:	46c3      	mov	fp, r8
 800f7b6:	46a1      	mov	r9, r4
 800f7b8:	f1b9 0f00 	cmp.w	r9, #0
 800f7bc:	f1a5 0508 	sub.w	r5, r5, #8
 800f7c0:	dc77      	bgt.n	800f8b2 <__kernel_rem_pio2+0x202>
 800f7c2:	ec47 6b10 	vmov	d0, r6, r7
 800f7c6:	4650      	mov	r0, sl
 800f7c8:	f000 fe0e 	bl	80103e8 <scalbn>
 800f7cc:	ec57 6b10 	vmov	r6, r7, d0
 800f7d0:	2200      	movs	r2, #0
 800f7d2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800f7d6:	ee10 0a10 	vmov	r0, s0
 800f7da:	4639      	mov	r1, r7
 800f7dc:	f7f0 ff14 	bl	8000608 <__aeabi_dmul>
 800f7e0:	ec41 0b10 	vmov	d0, r0, r1
 800f7e4:	f000 fd80 	bl	80102e8 <floor>
 800f7e8:	4b7c      	ldr	r3, [pc, #496]	; (800f9dc <__kernel_rem_pio2+0x32c>)
 800f7ea:	ec51 0b10 	vmov	r0, r1, d0
 800f7ee:	2200      	movs	r2, #0
 800f7f0:	f7f0 ff0a 	bl	8000608 <__aeabi_dmul>
 800f7f4:	4602      	mov	r2, r0
 800f7f6:	460b      	mov	r3, r1
 800f7f8:	4630      	mov	r0, r6
 800f7fa:	4639      	mov	r1, r7
 800f7fc:	f7f0 fd4c 	bl	8000298 <__aeabi_dsub>
 800f800:	460f      	mov	r7, r1
 800f802:	4606      	mov	r6, r0
 800f804:	f7f1 f9b0 	bl	8000b68 <__aeabi_d2iz>
 800f808:	9004      	str	r0, [sp, #16]
 800f80a:	f7f0 fe93 	bl	8000534 <__aeabi_i2d>
 800f80e:	4602      	mov	r2, r0
 800f810:	460b      	mov	r3, r1
 800f812:	4630      	mov	r0, r6
 800f814:	4639      	mov	r1, r7
 800f816:	f7f0 fd3f 	bl	8000298 <__aeabi_dsub>
 800f81a:	f1ba 0f00 	cmp.w	sl, #0
 800f81e:	4606      	mov	r6, r0
 800f820:	460f      	mov	r7, r1
 800f822:	dd6d      	ble.n	800f900 <__kernel_rem_pio2+0x250>
 800f824:	1e62      	subs	r2, r4, #1
 800f826:	ab0e      	add	r3, sp, #56	; 0x38
 800f828:	9d04      	ldr	r5, [sp, #16]
 800f82a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800f82e:	f1ca 0118 	rsb	r1, sl, #24
 800f832:	fa40 f301 	asr.w	r3, r0, r1
 800f836:	441d      	add	r5, r3
 800f838:	408b      	lsls	r3, r1
 800f83a:	1ac0      	subs	r0, r0, r3
 800f83c:	ab0e      	add	r3, sp, #56	; 0x38
 800f83e:	9504      	str	r5, [sp, #16]
 800f840:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800f844:	f1ca 0317 	rsb	r3, sl, #23
 800f848:	fa40 fb03 	asr.w	fp, r0, r3
 800f84c:	f1bb 0f00 	cmp.w	fp, #0
 800f850:	dd65      	ble.n	800f91e <__kernel_rem_pio2+0x26e>
 800f852:	9b04      	ldr	r3, [sp, #16]
 800f854:	2200      	movs	r2, #0
 800f856:	3301      	adds	r3, #1
 800f858:	9304      	str	r3, [sp, #16]
 800f85a:	4615      	mov	r5, r2
 800f85c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800f860:	4294      	cmp	r4, r2
 800f862:	f300 809c 	bgt.w	800f99e <__kernel_rem_pio2+0x2ee>
 800f866:	f1ba 0f00 	cmp.w	sl, #0
 800f86a:	dd07      	ble.n	800f87c <__kernel_rem_pio2+0x1cc>
 800f86c:	f1ba 0f01 	cmp.w	sl, #1
 800f870:	f000 80c0 	beq.w	800f9f4 <__kernel_rem_pio2+0x344>
 800f874:	f1ba 0f02 	cmp.w	sl, #2
 800f878:	f000 80c6 	beq.w	800fa08 <__kernel_rem_pio2+0x358>
 800f87c:	f1bb 0f02 	cmp.w	fp, #2
 800f880:	d14d      	bne.n	800f91e <__kernel_rem_pio2+0x26e>
 800f882:	4632      	mov	r2, r6
 800f884:	463b      	mov	r3, r7
 800f886:	4956      	ldr	r1, [pc, #344]	; (800f9e0 <__kernel_rem_pio2+0x330>)
 800f888:	2000      	movs	r0, #0
 800f88a:	f7f0 fd05 	bl	8000298 <__aeabi_dsub>
 800f88e:	4606      	mov	r6, r0
 800f890:	460f      	mov	r7, r1
 800f892:	2d00      	cmp	r5, #0
 800f894:	d043      	beq.n	800f91e <__kernel_rem_pio2+0x26e>
 800f896:	4650      	mov	r0, sl
 800f898:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800f9d0 <__kernel_rem_pio2+0x320>
 800f89c:	f000 fda4 	bl	80103e8 <scalbn>
 800f8a0:	4630      	mov	r0, r6
 800f8a2:	4639      	mov	r1, r7
 800f8a4:	ec53 2b10 	vmov	r2, r3, d0
 800f8a8:	f7f0 fcf6 	bl	8000298 <__aeabi_dsub>
 800f8ac:	4606      	mov	r6, r0
 800f8ae:	460f      	mov	r7, r1
 800f8b0:	e035      	b.n	800f91e <__kernel_rem_pio2+0x26e>
 800f8b2:	4b4c      	ldr	r3, [pc, #304]	; (800f9e4 <__kernel_rem_pio2+0x334>)
 800f8b4:	2200      	movs	r2, #0
 800f8b6:	4630      	mov	r0, r6
 800f8b8:	4639      	mov	r1, r7
 800f8ba:	f7f0 fea5 	bl	8000608 <__aeabi_dmul>
 800f8be:	f7f1 f953 	bl	8000b68 <__aeabi_d2iz>
 800f8c2:	f7f0 fe37 	bl	8000534 <__aeabi_i2d>
 800f8c6:	4602      	mov	r2, r0
 800f8c8:	460b      	mov	r3, r1
 800f8ca:	ec43 2b18 	vmov	d8, r2, r3
 800f8ce:	4b46      	ldr	r3, [pc, #280]	; (800f9e8 <__kernel_rem_pio2+0x338>)
 800f8d0:	2200      	movs	r2, #0
 800f8d2:	f7f0 fe99 	bl	8000608 <__aeabi_dmul>
 800f8d6:	4602      	mov	r2, r0
 800f8d8:	460b      	mov	r3, r1
 800f8da:	4630      	mov	r0, r6
 800f8dc:	4639      	mov	r1, r7
 800f8de:	f7f0 fcdb 	bl	8000298 <__aeabi_dsub>
 800f8e2:	f7f1 f941 	bl	8000b68 <__aeabi_d2iz>
 800f8e6:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f8ea:	f84b 0b04 	str.w	r0, [fp], #4
 800f8ee:	ec51 0b18 	vmov	r0, r1, d8
 800f8f2:	f7f0 fcd3 	bl	800029c <__adddf3>
 800f8f6:	f109 39ff 	add.w	r9, r9, #4294967295
 800f8fa:	4606      	mov	r6, r0
 800f8fc:	460f      	mov	r7, r1
 800f8fe:	e75b      	b.n	800f7b8 <__kernel_rem_pio2+0x108>
 800f900:	d106      	bne.n	800f910 <__kernel_rem_pio2+0x260>
 800f902:	1e63      	subs	r3, r4, #1
 800f904:	aa0e      	add	r2, sp, #56	; 0x38
 800f906:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800f90a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800f90e:	e79d      	b.n	800f84c <__kernel_rem_pio2+0x19c>
 800f910:	4b36      	ldr	r3, [pc, #216]	; (800f9ec <__kernel_rem_pio2+0x33c>)
 800f912:	2200      	movs	r2, #0
 800f914:	f7f1 f8fe 	bl	8000b14 <__aeabi_dcmpge>
 800f918:	2800      	cmp	r0, #0
 800f91a:	d13d      	bne.n	800f998 <__kernel_rem_pio2+0x2e8>
 800f91c:	4683      	mov	fp, r0
 800f91e:	2200      	movs	r2, #0
 800f920:	2300      	movs	r3, #0
 800f922:	4630      	mov	r0, r6
 800f924:	4639      	mov	r1, r7
 800f926:	f7f1 f8d7 	bl	8000ad8 <__aeabi_dcmpeq>
 800f92a:	2800      	cmp	r0, #0
 800f92c:	f000 80c0 	beq.w	800fab0 <__kernel_rem_pio2+0x400>
 800f930:	1e65      	subs	r5, r4, #1
 800f932:	462b      	mov	r3, r5
 800f934:	2200      	movs	r2, #0
 800f936:	9902      	ldr	r1, [sp, #8]
 800f938:	428b      	cmp	r3, r1
 800f93a:	da6c      	bge.n	800fa16 <__kernel_rem_pio2+0x366>
 800f93c:	2a00      	cmp	r2, #0
 800f93e:	f000 8089 	beq.w	800fa54 <__kernel_rem_pio2+0x3a4>
 800f942:	ab0e      	add	r3, sp, #56	; 0x38
 800f944:	f1aa 0a18 	sub.w	sl, sl, #24
 800f948:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800f94c:	2b00      	cmp	r3, #0
 800f94e:	f000 80ad 	beq.w	800faac <__kernel_rem_pio2+0x3fc>
 800f952:	4650      	mov	r0, sl
 800f954:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 800f9d0 <__kernel_rem_pio2+0x320>
 800f958:	f000 fd46 	bl	80103e8 <scalbn>
 800f95c:	ab9a      	add	r3, sp, #616	; 0x268
 800f95e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800f962:	ec57 6b10 	vmov	r6, r7, d0
 800f966:	00ec      	lsls	r4, r5, #3
 800f968:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 800f96c:	46aa      	mov	sl, r5
 800f96e:	f1ba 0f00 	cmp.w	sl, #0
 800f972:	f280 80d6 	bge.w	800fb22 <__kernel_rem_pio2+0x472>
 800f976:	ed9f 8b14 	vldr	d8, [pc, #80]	; 800f9c8 <__kernel_rem_pio2+0x318>
 800f97a:	462e      	mov	r6, r5
 800f97c:	2e00      	cmp	r6, #0
 800f97e:	f2c0 8104 	blt.w	800fb8a <__kernel_rem_pio2+0x4da>
 800f982:	ab72      	add	r3, sp, #456	; 0x1c8
 800f984:	ed8d 8b06 	vstr	d8, [sp, #24]
 800f988:	f8df a064 	ldr.w	sl, [pc, #100]	; 800f9f0 <__kernel_rem_pio2+0x340>
 800f98c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800f990:	f04f 0800 	mov.w	r8, #0
 800f994:	1baf      	subs	r7, r5, r6
 800f996:	e0ea      	b.n	800fb6e <__kernel_rem_pio2+0x4be>
 800f998:	f04f 0b02 	mov.w	fp, #2
 800f99c:	e759      	b.n	800f852 <__kernel_rem_pio2+0x1a2>
 800f99e:	f8d8 3000 	ldr.w	r3, [r8]
 800f9a2:	b955      	cbnz	r5, 800f9ba <__kernel_rem_pio2+0x30a>
 800f9a4:	b123      	cbz	r3, 800f9b0 <__kernel_rem_pio2+0x300>
 800f9a6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800f9aa:	f8c8 3000 	str.w	r3, [r8]
 800f9ae:	2301      	movs	r3, #1
 800f9b0:	3201      	adds	r2, #1
 800f9b2:	f108 0804 	add.w	r8, r8, #4
 800f9b6:	461d      	mov	r5, r3
 800f9b8:	e752      	b.n	800f860 <__kernel_rem_pio2+0x1b0>
 800f9ba:	1acb      	subs	r3, r1, r3
 800f9bc:	f8c8 3000 	str.w	r3, [r8]
 800f9c0:	462b      	mov	r3, r5
 800f9c2:	e7f5      	b.n	800f9b0 <__kernel_rem_pio2+0x300>
 800f9c4:	f3af 8000 	nop.w
	...
 800f9d4:	3ff00000 	.word	0x3ff00000
 800f9d8:	08010bf8 	.word	0x08010bf8
 800f9dc:	40200000 	.word	0x40200000
 800f9e0:	3ff00000 	.word	0x3ff00000
 800f9e4:	3e700000 	.word	0x3e700000
 800f9e8:	41700000 	.word	0x41700000
 800f9ec:	3fe00000 	.word	0x3fe00000
 800f9f0:	08010bb8 	.word	0x08010bb8
 800f9f4:	1e62      	subs	r2, r4, #1
 800f9f6:	ab0e      	add	r3, sp, #56	; 0x38
 800f9f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f9fc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800fa00:	a90e      	add	r1, sp, #56	; 0x38
 800fa02:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800fa06:	e739      	b.n	800f87c <__kernel_rem_pio2+0x1cc>
 800fa08:	1e62      	subs	r2, r4, #1
 800fa0a:	ab0e      	add	r3, sp, #56	; 0x38
 800fa0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fa10:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800fa14:	e7f4      	b.n	800fa00 <__kernel_rem_pio2+0x350>
 800fa16:	a90e      	add	r1, sp, #56	; 0x38
 800fa18:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800fa1c:	3b01      	subs	r3, #1
 800fa1e:	430a      	orrs	r2, r1
 800fa20:	e789      	b.n	800f936 <__kernel_rem_pio2+0x286>
 800fa22:	3301      	adds	r3, #1
 800fa24:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800fa28:	2900      	cmp	r1, #0
 800fa2a:	d0fa      	beq.n	800fa22 <__kernel_rem_pio2+0x372>
 800fa2c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800fa2e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 800fa32:	446a      	add	r2, sp
 800fa34:	3a98      	subs	r2, #152	; 0x98
 800fa36:	920a      	str	r2, [sp, #40]	; 0x28
 800fa38:	9a08      	ldr	r2, [sp, #32]
 800fa3a:	18e3      	adds	r3, r4, r3
 800fa3c:	18a5      	adds	r5, r4, r2
 800fa3e:	aa22      	add	r2, sp, #136	; 0x88
 800fa40:	f104 0801 	add.w	r8, r4, #1
 800fa44:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 800fa48:	9304      	str	r3, [sp, #16]
 800fa4a:	9b04      	ldr	r3, [sp, #16]
 800fa4c:	4543      	cmp	r3, r8
 800fa4e:	da04      	bge.n	800fa5a <__kernel_rem_pio2+0x3aa>
 800fa50:	461c      	mov	r4, r3
 800fa52:	e6a3      	b.n	800f79c <__kernel_rem_pio2+0xec>
 800fa54:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800fa56:	2301      	movs	r3, #1
 800fa58:	e7e4      	b.n	800fa24 <__kernel_rem_pio2+0x374>
 800fa5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800fa5c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800fa60:	f7f0 fd68 	bl	8000534 <__aeabi_i2d>
 800fa64:	e8e5 0102 	strd	r0, r1, [r5], #8
 800fa68:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fa6a:	46ab      	mov	fp, r5
 800fa6c:	461c      	mov	r4, r3
 800fa6e:	f04f 0900 	mov.w	r9, #0
 800fa72:	2600      	movs	r6, #0
 800fa74:	2700      	movs	r7, #0
 800fa76:	9b06      	ldr	r3, [sp, #24]
 800fa78:	4599      	cmp	r9, r3
 800fa7a:	dd06      	ble.n	800fa8a <__kernel_rem_pio2+0x3da>
 800fa7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fa7e:	e8e3 6702 	strd	r6, r7, [r3], #8
 800fa82:	f108 0801 	add.w	r8, r8, #1
 800fa86:	930a      	str	r3, [sp, #40]	; 0x28
 800fa88:	e7df      	b.n	800fa4a <__kernel_rem_pio2+0x39a>
 800fa8a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800fa8e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800fa92:	f7f0 fdb9 	bl	8000608 <__aeabi_dmul>
 800fa96:	4602      	mov	r2, r0
 800fa98:	460b      	mov	r3, r1
 800fa9a:	4630      	mov	r0, r6
 800fa9c:	4639      	mov	r1, r7
 800fa9e:	f7f0 fbfd 	bl	800029c <__adddf3>
 800faa2:	f109 0901 	add.w	r9, r9, #1
 800faa6:	4606      	mov	r6, r0
 800faa8:	460f      	mov	r7, r1
 800faaa:	e7e4      	b.n	800fa76 <__kernel_rem_pio2+0x3c6>
 800faac:	3d01      	subs	r5, #1
 800faae:	e748      	b.n	800f942 <__kernel_rem_pio2+0x292>
 800fab0:	ec47 6b10 	vmov	d0, r6, r7
 800fab4:	f1ca 0000 	rsb	r0, sl, #0
 800fab8:	f000 fc96 	bl	80103e8 <scalbn>
 800fabc:	ec57 6b10 	vmov	r6, r7, d0
 800fac0:	4ba0      	ldr	r3, [pc, #640]	; (800fd44 <__kernel_rem_pio2+0x694>)
 800fac2:	ee10 0a10 	vmov	r0, s0
 800fac6:	2200      	movs	r2, #0
 800fac8:	4639      	mov	r1, r7
 800faca:	f7f1 f823 	bl	8000b14 <__aeabi_dcmpge>
 800face:	b1f8      	cbz	r0, 800fb10 <__kernel_rem_pio2+0x460>
 800fad0:	4b9d      	ldr	r3, [pc, #628]	; (800fd48 <__kernel_rem_pio2+0x698>)
 800fad2:	2200      	movs	r2, #0
 800fad4:	4630      	mov	r0, r6
 800fad6:	4639      	mov	r1, r7
 800fad8:	f7f0 fd96 	bl	8000608 <__aeabi_dmul>
 800fadc:	f7f1 f844 	bl	8000b68 <__aeabi_d2iz>
 800fae0:	4680      	mov	r8, r0
 800fae2:	f7f0 fd27 	bl	8000534 <__aeabi_i2d>
 800fae6:	4b97      	ldr	r3, [pc, #604]	; (800fd44 <__kernel_rem_pio2+0x694>)
 800fae8:	2200      	movs	r2, #0
 800faea:	f7f0 fd8d 	bl	8000608 <__aeabi_dmul>
 800faee:	460b      	mov	r3, r1
 800faf0:	4602      	mov	r2, r0
 800faf2:	4639      	mov	r1, r7
 800faf4:	4630      	mov	r0, r6
 800faf6:	f7f0 fbcf 	bl	8000298 <__aeabi_dsub>
 800fafa:	f7f1 f835 	bl	8000b68 <__aeabi_d2iz>
 800fafe:	1c65      	adds	r5, r4, #1
 800fb00:	ab0e      	add	r3, sp, #56	; 0x38
 800fb02:	f10a 0a18 	add.w	sl, sl, #24
 800fb06:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fb0a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800fb0e:	e720      	b.n	800f952 <__kernel_rem_pio2+0x2a2>
 800fb10:	4630      	mov	r0, r6
 800fb12:	4639      	mov	r1, r7
 800fb14:	f7f1 f828 	bl	8000b68 <__aeabi_d2iz>
 800fb18:	ab0e      	add	r3, sp, #56	; 0x38
 800fb1a:	4625      	mov	r5, r4
 800fb1c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800fb20:	e717      	b.n	800f952 <__kernel_rem_pio2+0x2a2>
 800fb22:	ab0e      	add	r3, sp, #56	; 0x38
 800fb24:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800fb28:	f7f0 fd04 	bl	8000534 <__aeabi_i2d>
 800fb2c:	4632      	mov	r2, r6
 800fb2e:	463b      	mov	r3, r7
 800fb30:	f7f0 fd6a 	bl	8000608 <__aeabi_dmul>
 800fb34:	4b84      	ldr	r3, [pc, #528]	; (800fd48 <__kernel_rem_pio2+0x698>)
 800fb36:	e968 0102 	strd	r0, r1, [r8, #-8]!
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	4630      	mov	r0, r6
 800fb3e:	4639      	mov	r1, r7
 800fb40:	f7f0 fd62 	bl	8000608 <__aeabi_dmul>
 800fb44:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fb48:	4606      	mov	r6, r0
 800fb4a:	460f      	mov	r7, r1
 800fb4c:	e70f      	b.n	800f96e <__kernel_rem_pio2+0x2be>
 800fb4e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800fb52:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800fb56:	f7f0 fd57 	bl	8000608 <__aeabi_dmul>
 800fb5a:	4602      	mov	r2, r0
 800fb5c:	460b      	mov	r3, r1
 800fb5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fb62:	f7f0 fb9b 	bl	800029c <__adddf3>
 800fb66:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800fb6a:	f108 0801 	add.w	r8, r8, #1
 800fb6e:	9b02      	ldr	r3, [sp, #8]
 800fb70:	4598      	cmp	r8, r3
 800fb72:	dc01      	bgt.n	800fb78 <__kernel_rem_pio2+0x4c8>
 800fb74:	45b8      	cmp	r8, r7
 800fb76:	ddea      	ble.n	800fb4e <__kernel_rem_pio2+0x49e>
 800fb78:	ed9d 7b06 	vldr	d7, [sp, #24]
 800fb7c:	ab4a      	add	r3, sp, #296	; 0x128
 800fb7e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800fb82:	ed87 7b00 	vstr	d7, [r7]
 800fb86:	3e01      	subs	r6, #1
 800fb88:	e6f8      	b.n	800f97c <__kernel_rem_pio2+0x2cc>
 800fb8a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fb8c:	2b02      	cmp	r3, #2
 800fb8e:	dc0b      	bgt.n	800fba8 <__kernel_rem_pio2+0x4f8>
 800fb90:	2b00      	cmp	r3, #0
 800fb92:	dc35      	bgt.n	800fc00 <__kernel_rem_pio2+0x550>
 800fb94:	d059      	beq.n	800fc4a <__kernel_rem_pio2+0x59a>
 800fb96:	9b04      	ldr	r3, [sp, #16]
 800fb98:	f003 0007 	and.w	r0, r3, #7
 800fb9c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800fba0:	ecbd 8b02 	vpop	{d8}
 800fba4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fba8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800fbaa:	2b03      	cmp	r3, #3
 800fbac:	d1f3      	bne.n	800fb96 <__kernel_rem_pio2+0x4e6>
 800fbae:	ab4a      	add	r3, sp, #296	; 0x128
 800fbb0:	4423      	add	r3, r4
 800fbb2:	9306      	str	r3, [sp, #24]
 800fbb4:	461c      	mov	r4, r3
 800fbb6:	469a      	mov	sl, r3
 800fbb8:	9502      	str	r5, [sp, #8]
 800fbba:	9b02      	ldr	r3, [sp, #8]
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	f1aa 0a08 	sub.w	sl, sl, #8
 800fbc2:	dc6b      	bgt.n	800fc9c <__kernel_rem_pio2+0x5ec>
 800fbc4:	46aa      	mov	sl, r5
 800fbc6:	f1ba 0f01 	cmp.w	sl, #1
 800fbca:	f1a4 0408 	sub.w	r4, r4, #8
 800fbce:	f300 8085 	bgt.w	800fcdc <__kernel_rem_pio2+0x62c>
 800fbd2:	9c06      	ldr	r4, [sp, #24]
 800fbd4:	2000      	movs	r0, #0
 800fbd6:	3408      	adds	r4, #8
 800fbd8:	2100      	movs	r1, #0
 800fbda:	2d01      	cmp	r5, #1
 800fbdc:	f300 809d 	bgt.w	800fd1a <__kernel_rem_pio2+0x66a>
 800fbe0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 800fbe4:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 800fbe8:	f1bb 0f00 	cmp.w	fp, #0
 800fbec:	f040 809b 	bne.w	800fd26 <__kernel_rem_pio2+0x676>
 800fbf0:	9b01      	ldr	r3, [sp, #4]
 800fbf2:	e9c3 5600 	strd	r5, r6, [r3]
 800fbf6:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800fbfa:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800fbfe:	e7ca      	b.n	800fb96 <__kernel_rem_pio2+0x4e6>
 800fc00:	3408      	adds	r4, #8
 800fc02:	ab4a      	add	r3, sp, #296	; 0x128
 800fc04:	441c      	add	r4, r3
 800fc06:	462e      	mov	r6, r5
 800fc08:	2000      	movs	r0, #0
 800fc0a:	2100      	movs	r1, #0
 800fc0c:	2e00      	cmp	r6, #0
 800fc0e:	da36      	bge.n	800fc7e <__kernel_rem_pio2+0x5ce>
 800fc10:	f1bb 0f00 	cmp.w	fp, #0
 800fc14:	d039      	beq.n	800fc8a <__kernel_rem_pio2+0x5da>
 800fc16:	4602      	mov	r2, r0
 800fc18:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc1c:	9c01      	ldr	r4, [sp, #4]
 800fc1e:	e9c4 2300 	strd	r2, r3, [r4]
 800fc22:	4602      	mov	r2, r0
 800fc24:	460b      	mov	r3, r1
 800fc26:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800fc2a:	f7f0 fb35 	bl	8000298 <__aeabi_dsub>
 800fc2e:	ae4c      	add	r6, sp, #304	; 0x130
 800fc30:	2401      	movs	r4, #1
 800fc32:	42a5      	cmp	r5, r4
 800fc34:	da2c      	bge.n	800fc90 <__kernel_rem_pio2+0x5e0>
 800fc36:	f1bb 0f00 	cmp.w	fp, #0
 800fc3a:	d002      	beq.n	800fc42 <__kernel_rem_pio2+0x592>
 800fc3c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc40:	4619      	mov	r1, r3
 800fc42:	9b01      	ldr	r3, [sp, #4]
 800fc44:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800fc48:	e7a5      	b.n	800fb96 <__kernel_rem_pio2+0x4e6>
 800fc4a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 800fc4e:	eb0d 0403 	add.w	r4, sp, r3
 800fc52:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800fc56:	2000      	movs	r0, #0
 800fc58:	2100      	movs	r1, #0
 800fc5a:	2d00      	cmp	r5, #0
 800fc5c:	da09      	bge.n	800fc72 <__kernel_rem_pio2+0x5c2>
 800fc5e:	f1bb 0f00 	cmp.w	fp, #0
 800fc62:	d002      	beq.n	800fc6a <__kernel_rem_pio2+0x5ba>
 800fc64:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fc68:	4619      	mov	r1, r3
 800fc6a:	9b01      	ldr	r3, [sp, #4]
 800fc6c:	e9c3 0100 	strd	r0, r1, [r3]
 800fc70:	e791      	b.n	800fb96 <__kernel_rem_pio2+0x4e6>
 800fc72:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fc76:	f7f0 fb11 	bl	800029c <__adddf3>
 800fc7a:	3d01      	subs	r5, #1
 800fc7c:	e7ed      	b.n	800fc5a <__kernel_rem_pio2+0x5aa>
 800fc7e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fc82:	f7f0 fb0b 	bl	800029c <__adddf3>
 800fc86:	3e01      	subs	r6, #1
 800fc88:	e7c0      	b.n	800fc0c <__kernel_rem_pio2+0x55c>
 800fc8a:	4602      	mov	r2, r0
 800fc8c:	460b      	mov	r3, r1
 800fc8e:	e7c5      	b.n	800fc1c <__kernel_rem_pio2+0x56c>
 800fc90:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800fc94:	f7f0 fb02 	bl	800029c <__adddf3>
 800fc98:	3401      	adds	r4, #1
 800fc9a:	e7ca      	b.n	800fc32 <__kernel_rem_pio2+0x582>
 800fc9c:	e9da 8900 	ldrd	r8, r9, [sl]
 800fca0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800fca4:	9b02      	ldr	r3, [sp, #8]
 800fca6:	3b01      	subs	r3, #1
 800fca8:	9302      	str	r3, [sp, #8]
 800fcaa:	4632      	mov	r2, r6
 800fcac:	463b      	mov	r3, r7
 800fcae:	4640      	mov	r0, r8
 800fcb0:	4649      	mov	r1, r9
 800fcb2:	f7f0 faf3 	bl	800029c <__adddf3>
 800fcb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fcba:	4602      	mov	r2, r0
 800fcbc:	460b      	mov	r3, r1
 800fcbe:	4640      	mov	r0, r8
 800fcc0:	4649      	mov	r1, r9
 800fcc2:	f7f0 fae9 	bl	8000298 <__aeabi_dsub>
 800fcc6:	4632      	mov	r2, r6
 800fcc8:	463b      	mov	r3, r7
 800fcca:	f7f0 fae7 	bl	800029c <__adddf3>
 800fcce:	ed9d 7b08 	vldr	d7, [sp, #32]
 800fcd2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800fcd6:	ed8a 7b00 	vstr	d7, [sl]
 800fcda:	e76e      	b.n	800fbba <__kernel_rem_pio2+0x50a>
 800fcdc:	e9d4 8900 	ldrd	r8, r9, [r4]
 800fce0:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 800fce4:	4640      	mov	r0, r8
 800fce6:	4632      	mov	r2, r6
 800fce8:	463b      	mov	r3, r7
 800fcea:	4649      	mov	r1, r9
 800fcec:	f7f0 fad6 	bl	800029c <__adddf3>
 800fcf0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fcf4:	4602      	mov	r2, r0
 800fcf6:	460b      	mov	r3, r1
 800fcf8:	4640      	mov	r0, r8
 800fcfa:	4649      	mov	r1, r9
 800fcfc:	f7f0 facc 	bl	8000298 <__aeabi_dsub>
 800fd00:	4632      	mov	r2, r6
 800fd02:	463b      	mov	r3, r7
 800fd04:	f7f0 faca 	bl	800029c <__adddf3>
 800fd08:	ed9d 7b02 	vldr	d7, [sp, #8]
 800fd0c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fd10:	ed84 7b00 	vstr	d7, [r4]
 800fd14:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fd18:	e755      	b.n	800fbc6 <__kernel_rem_pio2+0x516>
 800fd1a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800fd1e:	f7f0 fabd 	bl	800029c <__adddf3>
 800fd22:	3d01      	subs	r5, #1
 800fd24:	e759      	b.n	800fbda <__kernel_rem_pio2+0x52a>
 800fd26:	9b01      	ldr	r3, [sp, #4]
 800fd28:	9a01      	ldr	r2, [sp, #4]
 800fd2a:	601d      	str	r5, [r3, #0]
 800fd2c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800fd30:	605c      	str	r4, [r3, #4]
 800fd32:	609f      	str	r7, [r3, #8]
 800fd34:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800fd38:	60d3      	str	r3, [r2, #12]
 800fd3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800fd3e:	6110      	str	r0, [r2, #16]
 800fd40:	6153      	str	r3, [r2, #20]
 800fd42:	e728      	b.n	800fb96 <__kernel_rem_pio2+0x4e6>
 800fd44:	41700000 	.word	0x41700000
 800fd48:	3e700000 	.word	0x3e700000
 800fd4c:	00000000 	.word	0x00000000

0800fd50 <__kernel_sin>:
 800fd50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd54:	ed2d 8b04 	vpush	{d8-d9}
 800fd58:	eeb0 8a41 	vmov.f32	s16, s2
 800fd5c:	eef0 8a61 	vmov.f32	s17, s3
 800fd60:	ec55 4b10 	vmov	r4, r5, d0
 800fd64:	b083      	sub	sp, #12
 800fd66:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800fd6a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800fd6e:	9001      	str	r0, [sp, #4]
 800fd70:	da06      	bge.n	800fd80 <__kernel_sin+0x30>
 800fd72:	ee10 0a10 	vmov	r0, s0
 800fd76:	4629      	mov	r1, r5
 800fd78:	f7f0 fef6 	bl	8000b68 <__aeabi_d2iz>
 800fd7c:	2800      	cmp	r0, #0
 800fd7e:	d051      	beq.n	800fe24 <__kernel_sin+0xd4>
 800fd80:	4622      	mov	r2, r4
 800fd82:	462b      	mov	r3, r5
 800fd84:	4620      	mov	r0, r4
 800fd86:	4629      	mov	r1, r5
 800fd88:	f7f0 fc3e 	bl	8000608 <__aeabi_dmul>
 800fd8c:	4682      	mov	sl, r0
 800fd8e:	468b      	mov	fp, r1
 800fd90:	4602      	mov	r2, r0
 800fd92:	460b      	mov	r3, r1
 800fd94:	4620      	mov	r0, r4
 800fd96:	4629      	mov	r1, r5
 800fd98:	f7f0 fc36 	bl	8000608 <__aeabi_dmul>
 800fd9c:	a341      	add	r3, pc, #260	; (adr r3, 800fea4 <__kernel_sin+0x154>)
 800fd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda2:	4680      	mov	r8, r0
 800fda4:	4689      	mov	r9, r1
 800fda6:	4650      	mov	r0, sl
 800fda8:	4659      	mov	r1, fp
 800fdaa:	f7f0 fc2d 	bl	8000608 <__aeabi_dmul>
 800fdae:	a33f      	add	r3, pc, #252	; (adr r3, 800feac <__kernel_sin+0x15c>)
 800fdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb4:	f7f0 fa70 	bl	8000298 <__aeabi_dsub>
 800fdb8:	4652      	mov	r2, sl
 800fdba:	465b      	mov	r3, fp
 800fdbc:	f7f0 fc24 	bl	8000608 <__aeabi_dmul>
 800fdc0:	a33c      	add	r3, pc, #240	; (adr r3, 800feb4 <__kernel_sin+0x164>)
 800fdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc6:	f7f0 fa69 	bl	800029c <__adddf3>
 800fdca:	4652      	mov	r2, sl
 800fdcc:	465b      	mov	r3, fp
 800fdce:	f7f0 fc1b 	bl	8000608 <__aeabi_dmul>
 800fdd2:	a33a      	add	r3, pc, #232	; (adr r3, 800febc <__kernel_sin+0x16c>)
 800fdd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd8:	f7f0 fa5e 	bl	8000298 <__aeabi_dsub>
 800fddc:	4652      	mov	r2, sl
 800fdde:	465b      	mov	r3, fp
 800fde0:	f7f0 fc12 	bl	8000608 <__aeabi_dmul>
 800fde4:	a337      	add	r3, pc, #220	; (adr r3, 800fec4 <__kernel_sin+0x174>)
 800fde6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdea:	f7f0 fa57 	bl	800029c <__adddf3>
 800fdee:	9b01      	ldr	r3, [sp, #4]
 800fdf0:	4606      	mov	r6, r0
 800fdf2:	460f      	mov	r7, r1
 800fdf4:	b9eb      	cbnz	r3, 800fe32 <__kernel_sin+0xe2>
 800fdf6:	4602      	mov	r2, r0
 800fdf8:	460b      	mov	r3, r1
 800fdfa:	4650      	mov	r0, sl
 800fdfc:	4659      	mov	r1, fp
 800fdfe:	f7f0 fc03 	bl	8000608 <__aeabi_dmul>
 800fe02:	a325      	add	r3, pc, #148	; (adr r3, 800fe98 <__kernel_sin+0x148>)
 800fe04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe08:	f7f0 fa46 	bl	8000298 <__aeabi_dsub>
 800fe0c:	4642      	mov	r2, r8
 800fe0e:	464b      	mov	r3, r9
 800fe10:	f7f0 fbfa 	bl	8000608 <__aeabi_dmul>
 800fe14:	4602      	mov	r2, r0
 800fe16:	460b      	mov	r3, r1
 800fe18:	4620      	mov	r0, r4
 800fe1a:	4629      	mov	r1, r5
 800fe1c:	f7f0 fa3e 	bl	800029c <__adddf3>
 800fe20:	4604      	mov	r4, r0
 800fe22:	460d      	mov	r5, r1
 800fe24:	ec45 4b10 	vmov	d0, r4, r5
 800fe28:	b003      	add	sp, #12
 800fe2a:	ecbd 8b04 	vpop	{d8-d9}
 800fe2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe32:	4b1b      	ldr	r3, [pc, #108]	; (800fea0 <__kernel_sin+0x150>)
 800fe34:	ec51 0b18 	vmov	r0, r1, d8
 800fe38:	2200      	movs	r2, #0
 800fe3a:	f7f0 fbe5 	bl	8000608 <__aeabi_dmul>
 800fe3e:	4632      	mov	r2, r6
 800fe40:	ec41 0b19 	vmov	d9, r0, r1
 800fe44:	463b      	mov	r3, r7
 800fe46:	4640      	mov	r0, r8
 800fe48:	4649      	mov	r1, r9
 800fe4a:	f7f0 fbdd 	bl	8000608 <__aeabi_dmul>
 800fe4e:	4602      	mov	r2, r0
 800fe50:	460b      	mov	r3, r1
 800fe52:	ec51 0b19 	vmov	r0, r1, d9
 800fe56:	f7f0 fa1f 	bl	8000298 <__aeabi_dsub>
 800fe5a:	4652      	mov	r2, sl
 800fe5c:	465b      	mov	r3, fp
 800fe5e:	f7f0 fbd3 	bl	8000608 <__aeabi_dmul>
 800fe62:	ec53 2b18 	vmov	r2, r3, d8
 800fe66:	f7f0 fa17 	bl	8000298 <__aeabi_dsub>
 800fe6a:	a30b      	add	r3, pc, #44	; (adr r3, 800fe98 <__kernel_sin+0x148>)
 800fe6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe70:	4606      	mov	r6, r0
 800fe72:	460f      	mov	r7, r1
 800fe74:	4640      	mov	r0, r8
 800fe76:	4649      	mov	r1, r9
 800fe78:	f7f0 fbc6 	bl	8000608 <__aeabi_dmul>
 800fe7c:	4602      	mov	r2, r0
 800fe7e:	460b      	mov	r3, r1
 800fe80:	4630      	mov	r0, r6
 800fe82:	4639      	mov	r1, r7
 800fe84:	f7f0 fa0a 	bl	800029c <__adddf3>
 800fe88:	4602      	mov	r2, r0
 800fe8a:	460b      	mov	r3, r1
 800fe8c:	4620      	mov	r0, r4
 800fe8e:	4629      	mov	r1, r5
 800fe90:	f7f0 fa02 	bl	8000298 <__aeabi_dsub>
 800fe94:	e7c4      	b.n	800fe20 <__kernel_sin+0xd0>
 800fe96:	bf00      	nop
 800fe98:	55555549 	.word	0x55555549
 800fe9c:	3fc55555 	.word	0x3fc55555
 800fea0:	3fe00000 	.word	0x3fe00000
 800fea4:	5acfd57c 	.word	0x5acfd57c
 800fea8:	3de5d93a 	.word	0x3de5d93a
 800feac:	8a2b9ceb 	.word	0x8a2b9ceb
 800feb0:	3e5ae5e6 	.word	0x3e5ae5e6
 800feb4:	57b1fe7d 	.word	0x57b1fe7d
 800feb8:	3ec71de3 	.word	0x3ec71de3
 800febc:	19c161d5 	.word	0x19c161d5
 800fec0:	3f2a01a0 	.word	0x3f2a01a0
 800fec4:	1110f8a6 	.word	0x1110f8a6
 800fec8:	3f811111 	.word	0x3f811111
 800fecc:	00000000 	.word	0x00000000

0800fed0 <__kernel_tan>:
 800fed0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fed4:	ed2d 8b06 	vpush	{d8-d10}
 800fed8:	ec5b ab10 	vmov	sl, fp, d0
 800fedc:	4be0      	ldr	r3, [pc, #896]	; (8010260 <__kernel_tan+0x390>)
 800fede:	b083      	sub	sp, #12
 800fee0:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800fee4:	429f      	cmp	r7, r3
 800fee6:	ec59 8b11 	vmov	r8, r9, d1
 800feea:	4606      	mov	r6, r0
 800feec:	f8cd b000 	str.w	fp, [sp]
 800fef0:	dc61      	bgt.n	800ffb6 <__kernel_tan+0xe6>
 800fef2:	ee10 0a10 	vmov	r0, s0
 800fef6:	4659      	mov	r1, fp
 800fef8:	f7f0 fe36 	bl	8000b68 <__aeabi_d2iz>
 800fefc:	4605      	mov	r5, r0
 800fefe:	2800      	cmp	r0, #0
 800ff00:	f040 8083 	bne.w	801000a <__kernel_tan+0x13a>
 800ff04:	1c73      	adds	r3, r6, #1
 800ff06:	4652      	mov	r2, sl
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	433b      	orrs	r3, r7
 800ff0c:	d112      	bne.n	800ff34 <__kernel_tan+0x64>
 800ff0e:	ec4b ab10 	vmov	d0, sl, fp
 800ff12:	f7fe ff81 	bl	800ee18 <fabs>
 800ff16:	49d3      	ldr	r1, [pc, #844]	; (8010264 <__kernel_tan+0x394>)
 800ff18:	ec53 2b10 	vmov	r2, r3, d0
 800ff1c:	2000      	movs	r0, #0
 800ff1e:	f7f0 fc9d 	bl	800085c <__aeabi_ddiv>
 800ff22:	4682      	mov	sl, r0
 800ff24:	468b      	mov	fp, r1
 800ff26:	ec4b ab10 	vmov	d0, sl, fp
 800ff2a:	b003      	add	sp, #12
 800ff2c:	ecbd 8b06 	vpop	{d8-d10}
 800ff30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff34:	2e01      	cmp	r6, #1
 800ff36:	d0f6      	beq.n	800ff26 <__kernel_tan+0x56>
 800ff38:	4642      	mov	r2, r8
 800ff3a:	464b      	mov	r3, r9
 800ff3c:	4650      	mov	r0, sl
 800ff3e:	4659      	mov	r1, fp
 800ff40:	f7f0 f9ac 	bl	800029c <__adddf3>
 800ff44:	4602      	mov	r2, r0
 800ff46:	460b      	mov	r3, r1
 800ff48:	460f      	mov	r7, r1
 800ff4a:	2000      	movs	r0, #0
 800ff4c:	49c6      	ldr	r1, [pc, #792]	; (8010268 <__kernel_tan+0x398>)
 800ff4e:	f7f0 fc85 	bl	800085c <__aeabi_ddiv>
 800ff52:	e9cd 0100 	strd	r0, r1, [sp]
 800ff56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff5a:	462e      	mov	r6, r5
 800ff5c:	4652      	mov	r2, sl
 800ff5e:	462c      	mov	r4, r5
 800ff60:	4630      	mov	r0, r6
 800ff62:	461d      	mov	r5, r3
 800ff64:	4639      	mov	r1, r7
 800ff66:	465b      	mov	r3, fp
 800ff68:	f7f0 f996 	bl	8000298 <__aeabi_dsub>
 800ff6c:	4602      	mov	r2, r0
 800ff6e:	460b      	mov	r3, r1
 800ff70:	4640      	mov	r0, r8
 800ff72:	4649      	mov	r1, r9
 800ff74:	f7f0 f990 	bl	8000298 <__aeabi_dsub>
 800ff78:	4632      	mov	r2, r6
 800ff7a:	462b      	mov	r3, r5
 800ff7c:	f7f0 fb44 	bl	8000608 <__aeabi_dmul>
 800ff80:	4632      	mov	r2, r6
 800ff82:	4680      	mov	r8, r0
 800ff84:	4689      	mov	r9, r1
 800ff86:	462b      	mov	r3, r5
 800ff88:	4630      	mov	r0, r6
 800ff8a:	4639      	mov	r1, r7
 800ff8c:	f7f0 fb3c 	bl	8000608 <__aeabi_dmul>
 800ff90:	4bb4      	ldr	r3, [pc, #720]	; (8010264 <__kernel_tan+0x394>)
 800ff92:	2200      	movs	r2, #0
 800ff94:	f7f0 f982 	bl	800029c <__adddf3>
 800ff98:	4602      	mov	r2, r0
 800ff9a:	460b      	mov	r3, r1
 800ff9c:	4640      	mov	r0, r8
 800ff9e:	4649      	mov	r1, r9
 800ffa0:	f7f0 f97c 	bl	800029c <__adddf3>
 800ffa4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ffa8:	f7f0 fb2e 	bl	8000608 <__aeabi_dmul>
 800ffac:	4622      	mov	r2, r4
 800ffae:	462b      	mov	r3, r5
 800ffb0:	f7f0 f974 	bl	800029c <__adddf3>
 800ffb4:	e7b5      	b.n	800ff22 <__kernel_tan+0x52>
 800ffb6:	4bad      	ldr	r3, [pc, #692]	; (801026c <__kernel_tan+0x39c>)
 800ffb8:	429f      	cmp	r7, r3
 800ffba:	dd26      	ble.n	801000a <__kernel_tan+0x13a>
 800ffbc:	9b00      	ldr	r3, [sp, #0]
 800ffbe:	2b00      	cmp	r3, #0
 800ffc0:	da09      	bge.n	800ffd6 <__kernel_tan+0x106>
 800ffc2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ffc6:	469b      	mov	fp, r3
 800ffc8:	ee10 aa10 	vmov	sl, s0
 800ffcc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ffd0:	ee11 8a10 	vmov	r8, s2
 800ffd4:	4699      	mov	r9, r3
 800ffd6:	4652      	mov	r2, sl
 800ffd8:	465b      	mov	r3, fp
 800ffda:	a183      	add	r1, pc, #524	; (adr r1, 80101e8 <__kernel_tan+0x318>)
 800ffdc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ffe0:	f7f0 f95a 	bl	8000298 <__aeabi_dsub>
 800ffe4:	4642      	mov	r2, r8
 800ffe6:	464b      	mov	r3, r9
 800ffe8:	4604      	mov	r4, r0
 800ffea:	460d      	mov	r5, r1
 800ffec:	a180      	add	r1, pc, #512	; (adr r1, 80101f0 <__kernel_tan+0x320>)
 800ffee:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fff2:	f7f0 f951 	bl	8000298 <__aeabi_dsub>
 800fff6:	4622      	mov	r2, r4
 800fff8:	462b      	mov	r3, r5
 800fffa:	f7f0 f94f 	bl	800029c <__adddf3>
 800fffe:	f04f 0800 	mov.w	r8, #0
 8010002:	4682      	mov	sl, r0
 8010004:	468b      	mov	fp, r1
 8010006:	f04f 0900 	mov.w	r9, #0
 801000a:	4652      	mov	r2, sl
 801000c:	465b      	mov	r3, fp
 801000e:	4650      	mov	r0, sl
 8010010:	4659      	mov	r1, fp
 8010012:	f7f0 faf9 	bl	8000608 <__aeabi_dmul>
 8010016:	4602      	mov	r2, r0
 8010018:	460b      	mov	r3, r1
 801001a:	ec43 2b18 	vmov	d8, r2, r3
 801001e:	f7f0 faf3 	bl	8000608 <__aeabi_dmul>
 8010022:	ec53 2b18 	vmov	r2, r3, d8
 8010026:	4604      	mov	r4, r0
 8010028:	460d      	mov	r5, r1
 801002a:	4650      	mov	r0, sl
 801002c:	4659      	mov	r1, fp
 801002e:	f7f0 faeb 	bl	8000608 <__aeabi_dmul>
 8010032:	a371      	add	r3, pc, #452	; (adr r3, 80101f8 <__kernel_tan+0x328>)
 8010034:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010038:	ec41 0b19 	vmov	d9, r0, r1
 801003c:	4620      	mov	r0, r4
 801003e:	4629      	mov	r1, r5
 8010040:	f7f0 fae2 	bl	8000608 <__aeabi_dmul>
 8010044:	a36e      	add	r3, pc, #440	; (adr r3, 8010200 <__kernel_tan+0x330>)
 8010046:	e9d3 2300 	ldrd	r2, r3, [r3]
 801004a:	f7f0 f927 	bl	800029c <__adddf3>
 801004e:	4622      	mov	r2, r4
 8010050:	462b      	mov	r3, r5
 8010052:	f7f0 fad9 	bl	8000608 <__aeabi_dmul>
 8010056:	a36c      	add	r3, pc, #432	; (adr r3, 8010208 <__kernel_tan+0x338>)
 8010058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801005c:	f7f0 f91e 	bl	800029c <__adddf3>
 8010060:	4622      	mov	r2, r4
 8010062:	462b      	mov	r3, r5
 8010064:	f7f0 fad0 	bl	8000608 <__aeabi_dmul>
 8010068:	a369      	add	r3, pc, #420	; (adr r3, 8010210 <__kernel_tan+0x340>)
 801006a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801006e:	f7f0 f915 	bl	800029c <__adddf3>
 8010072:	4622      	mov	r2, r4
 8010074:	462b      	mov	r3, r5
 8010076:	f7f0 fac7 	bl	8000608 <__aeabi_dmul>
 801007a:	a367      	add	r3, pc, #412	; (adr r3, 8010218 <__kernel_tan+0x348>)
 801007c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010080:	f7f0 f90c 	bl	800029c <__adddf3>
 8010084:	4622      	mov	r2, r4
 8010086:	462b      	mov	r3, r5
 8010088:	f7f0 fabe 	bl	8000608 <__aeabi_dmul>
 801008c:	a364      	add	r3, pc, #400	; (adr r3, 8010220 <__kernel_tan+0x350>)
 801008e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010092:	f7f0 f903 	bl	800029c <__adddf3>
 8010096:	ec53 2b18 	vmov	r2, r3, d8
 801009a:	f7f0 fab5 	bl	8000608 <__aeabi_dmul>
 801009e:	a362      	add	r3, pc, #392	; (adr r3, 8010228 <__kernel_tan+0x358>)
 80100a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a4:	ec41 0b1a 	vmov	d10, r0, r1
 80100a8:	4620      	mov	r0, r4
 80100aa:	4629      	mov	r1, r5
 80100ac:	f7f0 faac 	bl	8000608 <__aeabi_dmul>
 80100b0:	a35f      	add	r3, pc, #380	; (adr r3, 8010230 <__kernel_tan+0x360>)
 80100b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100b6:	f7f0 f8f1 	bl	800029c <__adddf3>
 80100ba:	4622      	mov	r2, r4
 80100bc:	462b      	mov	r3, r5
 80100be:	f7f0 faa3 	bl	8000608 <__aeabi_dmul>
 80100c2:	a35d      	add	r3, pc, #372	; (adr r3, 8010238 <__kernel_tan+0x368>)
 80100c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100c8:	f7f0 f8e8 	bl	800029c <__adddf3>
 80100cc:	4622      	mov	r2, r4
 80100ce:	462b      	mov	r3, r5
 80100d0:	f7f0 fa9a 	bl	8000608 <__aeabi_dmul>
 80100d4:	a35a      	add	r3, pc, #360	; (adr r3, 8010240 <__kernel_tan+0x370>)
 80100d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100da:	f7f0 f8df 	bl	800029c <__adddf3>
 80100de:	4622      	mov	r2, r4
 80100e0:	462b      	mov	r3, r5
 80100e2:	f7f0 fa91 	bl	8000608 <__aeabi_dmul>
 80100e6:	a358      	add	r3, pc, #352	; (adr r3, 8010248 <__kernel_tan+0x378>)
 80100e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100ec:	f7f0 f8d6 	bl	800029c <__adddf3>
 80100f0:	4622      	mov	r2, r4
 80100f2:	462b      	mov	r3, r5
 80100f4:	f7f0 fa88 	bl	8000608 <__aeabi_dmul>
 80100f8:	a355      	add	r3, pc, #340	; (adr r3, 8010250 <__kernel_tan+0x380>)
 80100fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100fe:	f7f0 f8cd 	bl	800029c <__adddf3>
 8010102:	4602      	mov	r2, r0
 8010104:	460b      	mov	r3, r1
 8010106:	ec51 0b1a 	vmov	r0, r1, d10
 801010a:	f7f0 f8c7 	bl	800029c <__adddf3>
 801010e:	ec53 2b19 	vmov	r2, r3, d9
 8010112:	f7f0 fa79 	bl	8000608 <__aeabi_dmul>
 8010116:	4642      	mov	r2, r8
 8010118:	464b      	mov	r3, r9
 801011a:	f7f0 f8bf 	bl	800029c <__adddf3>
 801011e:	ec53 2b18 	vmov	r2, r3, d8
 8010122:	f7f0 fa71 	bl	8000608 <__aeabi_dmul>
 8010126:	4642      	mov	r2, r8
 8010128:	464b      	mov	r3, r9
 801012a:	f7f0 f8b7 	bl	800029c <__adddf3>
 801012e:	a34a      	add	r3, pc, #296	; (adr r3, 8010258 <__kernel_tan+0x388>)
 8010130:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010134:	4604      	mov	r4, r0
 8010136:	460d      	mov	r5, r1
 8010138:	ec51 0b19 	vmov	r0, r1, d9
 801013c:	f7f0 fa64 	bl	8000608 <__aeabi_dmul>
 8010140:	4622      	mov	r2, r4
 8010142:	462b      	mov	r3, r5
 8010144:	f7f0 f8aa 	bl	800029c <__adddf3>
 8010148:	460b      	mov	r3, r1
 801014a:	ec41 0b18 	vmov	d8, r0, r1
 801014e:	4602      	mov	r2, r0
 8010150:	4659      	mov	r1, fp
 8010152:	4650      	mov	r0, sl
 8010154:	f7f0 f8a2 	bl	800029c <__adddf3>
 8010158:	4b44      	ldr	r3, [pc, #272]	; (801026c <__kernel_tan+0x39c>)
 801015a:	429f      	cmp	r7, r3
 801015c:	4604      	mov	r4, r0
 801015e:	460d      	mov	r5, r1
 8010160:	f340 8086 	ble.w	8010270 <__kernel_tan+0x3a0>
 8010164:	4630      	mov	r0, r6
 8010166:	f7f0 f9e5 	bl	8000534 <__aeabi_i2d>
 801016a:	4622      	mov	r2, r4
 801016c:	4680      	mov	r8, r0
 801016e:	4689      	mov	r9, r1
 8010170:	462b      	mov	r3, r5
 8010172:	4620      	mov	r0, r4
 8010174:	4629      	mov	r1, r5
 8010176:	f7f0 fa47 	bl	8000608 <__aeabi_dmul>
 801017a:	4642      	mov	r2, r8
 801017c:	4606      	mov	r6, r0
 801017e:	460f      	mov	r7, r1
 8010180:	464b      	mov	r3, r9
 8010182:	4620      	mov	r0, r4
 8010184:	4629      	mov	r1, r5
 8010186:	f7f0 f889 	bl	800029c <__adddf3>
 801018a:	4602      	mov	r2, r0
 801018c:	460b      	mov	r3, r1
 801018e:	4630      	mov	r0, r6
 8010190:	4639      	mov	r1, r7
 8010192:	f7f0 fb63 	bl	800085c <__aeabi_ddiv>
 8010196:	ec53 2b18 	vmov	r2, r3, d8
 801019a:	f7f0 f87d 	bl	8000298 <__aeabi_dsub>
 801019e:	4602      	mov	r2, r0
 80101a0:	460b      	mov	r3, r1
 80101a2:	4650      	mov	r0, sl
 80101a4:	4659      	mov	r1, fp
 80101a6:	f7f0 f877 	bl	8000298 <__aeabi_dsub>
 80101aa:	4602      	mov	r2, r0
 80101ac:	460b      	mov	r3, r1
 80101ae:	f7f0 f875 	bl	800029c <__adddf3>
 80101b2:	4602      	mov	r2, r0
 80101b4:	460b      	mov	r3, r1
 80101b6:	4640      	mov	r0, r8
 80101b8:	4649      	mov	r1, r9
 80101ba:	f7f0 f86d 	bl	8000298 <__aeabi_dsub>
 80101be:	9b00      	ldr	r3, [sp, #0]
 80101c0:	ea4f 7aa3 	mov.w	sl, r3, asr #30
 80101c4:	f00a 0a02 	and.w	sl, sl, #2
 80101c8:	4604      	mov	r4, r0
 80101ca:	f1ca 0001 	rsb	r0, sl, #1
 80101ce:	460d      	mov	r5, r1
 80101d0:	f7f0 f9b0 	bl	8000534 <__aeabi_i2d>
 80101d4:	4602      	mov	r2, r0
 80101d6:	460b      	mov	r3, r1
 80101d8:	4620      	mov	r0, r4
 80101da:	4629      	mov	r1, r5
 80101dc:	f7f0 fa14 	bl	8000608 <__aeabi_dmul>
 80101e0:	e69f      	b.n	800ff22 <__kernel_tan+0x52>
 80101e2:	bf00      	nop
 80101e4:	f3af 8000 	nop.w
 80101e8:	54442d18 	.word	0x54442d18
 80101ec:	3fe921fb 	.word	0x3fe921fb
 80101f0:	33145c07 	.word	0x33145c07
 80101f4:	3c81a626 	.word	0x3c81a626
 80101f8:	74bf7ad4 	.word	0x74bf7ad4
 80101fc:	3efb2a70 	.word	0x3efb2a70
 8010200:	32f0a7e9 	.word	0x32f0a7e9
 8010204:	3f12b80f 	.word	0x3f12b80f
 8010208:	1a8d1068 	.word	0x1a8d1068
 801020c:	3f3026f7 	.word	0x3f3026f7
 8010210:	fee08315 	.word	0xfee08315
 8010214:	3f57dbc8 	.word	0x3f57dbc8
 8010218:	e96e8493 	.word	0xe96e8493
 801021c:	3f8226e3 	.word	0x3f8226e3
 8010220:	1bb341fe 	.word	0x1bb341fe
 8010224:	3faba1ba 	.word	0x3faba1ba
 8010228:	db605373 	.word	0xdb605373
 801022c:	bef375cb 	.word	0xbef375cb
 8010230:	a03792a6 	.word	0xa03792a6
 8010234:	3f147e88 	.word	0x3f147e88
 8010238:	f2f26501 	.word	0xf2f26501
 801023c:	3f4344d8 	.word	0x3f4344d8
 8010240:	c9560328 	.word	0xc9560328
 8010244:	3f6d6d22 	.word	0x3f6d6d22
 8010248:	8406d637 	.word	0x8406d637
 801024c:	3f9664f4 	.word	0x3f9664f4
 8010250:	1110fe7a 	.word	0x1110fe7a
 8010254:	3fc11111 	.word	0x3fc11111
 8010258:	55555563 	.word	0x55555563
 801025c:	3fd55555 	.word	0x3fd55555
 8010260:	3e2fffff 	.word	0x3e2fffff
 8010264:	3ff00000 	.word	0x3ff00000
 8010268:	bff00000 	.word	0xbff00000
 801026c:	3fe59427 	.word	0x3fe59427
 8010270:	2e01      	cmp	r6, #1
 8010272:	d02f      	beq.n	80102d4 <__kernel_tan+0x404>
 8010274:	460f      	mov	r7, r1
 8010276:	4602      	mov	r2, r0
 8010278:	460b      	mov	r3, r1
 801027a:	4689      	mov	r9, r1
 801027c:	2000      	movs	r0, #0
 801027e:	4917      	ldr	r1, [pc, #92]	; (80102dc <__kernel_tan+0x40c>)
 8010280:	f7f0 faec 	bl	800085c <__aeabi_ddiv>
 8010284:	2600      	movs	r6, #0
 8010286:	e9cd 0100 	strd	r0, r1, [sp]
 801028a:	4652      	mov	r2, sl
 801028c:	465b      	mov	r3, fp
 801028e:	4630      	mov	r0, r6
 8010290:	4639      	mov	r1, r7
 8010292:	f7f0 f801 	bl	8000298 <__aeabi_dsub>
 8010296:	e9dd 4500 	ldrd	r4, r5, [sp]
 801029a:	4602      	mov	r2, r0
 801029c:	460b      	mov	r3, r1
 801029e:	ec51 0b18 	vmov	r0, r1, d8
 80102a2:	f7ef fff9 	bl	8000298 <__aeabi_dsub>
 80102a6:	4632      	mov	r2, r6
 80102a8:	462b      	mov	r3, r5
 80102aa:	f7f0 f9ad 	bl	8000608 <__aeabi_dmul>
 80102ae:	46b0      	mov	r8, r6
 80102b0:	460f      	mov	r7, r1
 80102b2:	4642      	mov	r2, r8
 80102b4:	462b      	mov	r3, r5
 80102b6:	4634      	mov	r4, r6
 80102b8:	4649      	mov	r1, r9
 80102ba:	4606      	mov	r6, r0
 80102bc:	4640      	mov	r0, r8
 80102be:	f7f0 f9a3 	bl	8000608 <__aeabi_dmul>
 80102c2:	4b07      	ldr	r3, [pc, #28]	; (80102e0 <__kernel_tan+0x410>)
 80102c4:	2200      	movs	r2, #0
 80102c6:	f7ef ffe9 	bl	800029c <__adddf3>
 80102ca:	4602      	mov	r2, r0
 80102cc:	460b      	mov	r3, r1
 80102ce:	4630      	mov	r0, r6
 80102d0:	4639      	mov	r1, r7
 80102d2:	e665      	b.n	800ffa0 <__kernel_tan+0xd0>
 80102d4:	4682      	mov	sl, r0
 80102d6:	468b      	mov	fp, r1
 80102d8:	e625      	b.n	800ff26 <__kernel_tan+0x56>
 80102da:	bf00      	nop
 80102dc:	bff00000 	.word	0xbff00000
 80102e0:	3ff00000 	.word	0x3ff00000
 80102e4:	00000000 	.word	0x00000000

080102e8 <floor>:
 80102e8:	ec51 0b10 	vmov	r0, r1, d0
 80102ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80102f0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80102f4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80102f8:	2e13      	cmp	r6, #19
 80102fa:	ee10 5a10 	vmov	r5, s0
 80102fe:	ee10 8a10 	vmov	r8, s0
 8010302:	460c      	mov	r4, r1
 8010304:	dc32      	bgt.n	801036c <floor+0x84>
 8010306:	2e00      	cmp	r6, #0
 8010308:	da14      	bge.n	8010334 <floor+0x4c>
 801030a:	a333      	add	r3, pc, #204	; (adr r3, 80103d8 <floor+0xf0>)
 801030c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010310:	f7ef ffc4 	bl	800029c <__adddf3>
 8010314:	2200      	movs	r2, #0
 8010316:	2300      	movs	r3, #0
 8010318:	f7f0 fc06 	bl	8000b28 <__aeabi_dcmpgt>
 801031c:	b138      	cbz	r0, 801032e <floor+0x46>
 801031e:	2c00      	cmp	r4, #0
 8010320:	da57      	bge.n	80103d2 <floor+0xea>
 8010322:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010326:	431d      	orrs	r5, r3
 8010328:	d001      	beq.n	801032e <floor+0x46>
 801032a:	4c2d      	ldr	r4, [pc, #180]	; (80103e0 <floor+0xf8>)
 801032c:	2500      	movs	r5, #0
 801032e:	4621      	mov	r1, r4
 8010330:	4628      	mov	r0, r5
 8010332:	e025      	b.n	8010380 <floor+0x98>
 8010334:	4f2b      	ldr	r7, [pc, #172]	; (80103e4 <floor+0xfc>)
 8010336:	4137      	asrs	r7, r6
 8010338:	ea01 0307 	and.w	r3, r1, r7
 801033c:	4303      	orrs	r3, r0
 801033e:	d01f      	beq.n	8010380 <floor+0x98>
 8010340:	a325      	add	r3, pc, #148	; (adr r3, 80103d8 <floor+0xf0>)
 8010342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010346:	f7ef ffa9 	bl	800029c <__adddf3>
 801034a:	2200      	movs	r2, #0
 801034c:	2300      	movs	r3, #0
 801034e:	f7f0 fbeb 	bl	8000b28 <__aeabi_dcmpgt>
 8010352:	2800      	cmp	r0, #0
 8010354:	d0eb      	beq.n	801032e <floor+0x46>
 8010356:	2c00      	cmp	r4, #0
 8010358:	bfbe      	ittt	lt
 801035a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801035e:	fa43 f606 	asrlt.w	r6, r3, r6
 8010362:	19a4      	addlt	r4, r4, r6
 8010364:	ea24 0407 	bic.w	r4, r4, r7
 8010368:	2500      	movs	r5, #0
 801036a:	e7e0      	b.n	801032e <floor+0x46>
 801036c:	2e33      	cmp	r6, #51	; 0x33
 801036e:	dd0b      	ble.n	8010388 <floor+0xa0>
 8010370:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010374:	d104      	bne.n	8010380 <floor+0x98>
 8010376:	ee10 2a10 	vmov	r2, s0
 801037a:	460b      	mov	r3, r1
 801037c:	f7ef ff8e 	bl	800029c <__adddf3>
 8010380:	ec41 0b10 	vmov	d0, r0, r1
 8010384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010388:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801038c:	f04f 33ff 	mov.w	r3, #4294967295
 8010390:	fa23 f707 	lsr.w	r7, r3, r7
 8010394:	4207      	tst	r7, r0
 8010396:	d0f3      	beq.n	8010380 <floor+0x98>
 8010398:	a30f      	add	r3, pc, #60	; (adr r3, 80103d8 <floor+0xf0>)
 801039a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801039e:	f7ef ff7d 	bl	800029c <__adddf3>
 80103a2:	2200      	movs	r2, #0
 80103a4:	2300      	movs	r3, #0
 80103a6:	f7f0 fbbf 	bl	8000b28 <__aeabi_dcmpgt>
 80103aa:	2800      	cmp	r0, #0
 80103ac:	d0bf      	beq.n	801032e <floor+0x46>
 80103ae:	2c00      	cmp	r4, #0
 80103b0:	da02      	bge.n	80103b8 <floor+0xd0>
 80103b2:	2e14      	cmp	r6, #20
 80103b4:	d103      	bne.n	80103be <floor+0xd6>
 80103b6:	3401      	adds	r4, #1
 80103b8:	ea25 0507 	bic.w	r5, r5, r7
 80103bc:	e7b7      	b.n	801032e <floor+0x46>
 80103be:	2301      	movs	r3, #1
 80103c0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80103c4:	fa03 f606 	lsl.w	r6, r3, r6
 80103c8:	4435      	add	r5, r6
 80103ca:	4545      	cmp	r5, r8
 80103cc:	bf38      	it	cc
 80103ce:	18e4      	addcc	r4, r4, r3
 80103d0:	e7f2      	b.n	80103b8 <floor+0xd0>
 80103d2:	2500      	movs	r5, #0
 80103d4:	462c      	mov	r4, r5
 80103d6:	e7aa      	b.n	801032e <floor+0x46>
 80103d8:	8800759c 	.word	0x8800759c
 80103dc:	7e37e43c 	.word	0x7e37e43c
 80103e0:	bff00000 	.word	0xbff00000
 80103e4:	000fffff 	.word	0x000fffff

080103e8 <scalbn>:
 80103e8:	b570      	push	{r4, r5, r6, lr}
 80103ea:	ec55 4b10 	vmov	r4, r5, d0
 80103ee:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80103f2:	4606      	mov	r6, r0
 80103f4:	462b      	mov	r3, r5
 80103f6:	b99a      	cbnz	r2, 8010420 <scalbn+0x38>
 80103f8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80103fc:	4323      	orrs	r3, r4
 80103fe:	d036      	beq.n	801046e <scalbn+0x86>
 8010400:	4b39      	ldr	r3, [pc, #228]	; (80104e8 <scalbn+0x100>)
 8010402:	4629      	mov	r1, r5
 8010404:	ee10 0a10 	vmov	r0, s0
 8010408:	2200      	movs	r2, #0
 801040a:	f7f0 f8fd 	bl	8000608 <__aeabi_dmul>
 801040e:	4b37      	ldr	r3, [pc, #220]	; (80104ec <scalbn+0x104>)
 8010410:	429e      	cmp	r6, r3
 8010412:	4604      	mov	r4, r0
 8010414:	460d      	mov	r5, r1
 8010416:	da10      	bge.n	801043a <scalbn+0x52>
 8010418:	a32b      	add	r3, pc, #172	; (adr r3, 80104c8 <scalbn+0xe0>)
 801041a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801041e:	e03a      	b.n	8010496 <scalbn+0xae>
 8010420:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010424:	428a      	cmp	r2, r1
 8010426:	d10c      	bne.n	8010442 <scalbn+0x5a>
 8010428:	ee10 2a10 	vmov	r2, s0
 801042c:	4620      	mov	r0, r4
 801042e:	4629      	mov	r1, r5
 8010430:	f7ef ff34 	bl	800029c <__adddf3>
 8010434:	4604      	mov	r4, r0
 8010436:	460d      	mov	r5, r1
 8010438:	e019      	b.n	801046e <scalbn+0x86>
 801043a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801043e:	460b      	mov	r3, r1
 8010440:	3a36      	subs	r2, #54	; 0x36
 8010442:	4432      	add	r2, r6
 8010444:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010448:	428a      	cmp	r2, r1
 801044a:	dd08      	ble.n	801045e <scalbn+0x76>
 801044c:	2d00      	cmp	r5, #0
 801044e:	a120      	add	r1, pc, #128	; (adr r1, 80104d0 <scalbn+0xe8>)
 8010450:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010454:	da1c      	bge.n	8010490 <scalbn+0xa8>
 8010456:	a120      	add	r1, pc, #128	; (adr r1, 80104d8 <scalbn+0xf0>)
 8010458:	e9d1 0100 	ldrd	r0, r1, [r1]
 801045c:	e018      	b.n	8010490 <scalbn+0xa8>
 801045e:	2a00      	cmp	r2, #0
 8010460:	dd08      	ble.n	8010474 <scalbn+0x8c>
 8010462:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010466:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801046a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801046e:	ec45 4b10 	vmov	d0, r4, r5
 8010472:	bd70      	pop	{r4, r5, r6, pc}
 8010474:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010478:	da19      	bge.n	80104ae <scalbn+0xc6>
 801047a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801047e:	429e      	cmp	r6, r3
 8010480:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8010484:	dd0a      	ble.n	801049c <scalbn+0xb4>
 8010486:	a112      	add	r1, pc, #72	; (adr r1, 80104d0 <scalbn+0xe8>)
 8010488:	e9d1 0100 	ldrd	r0, r1, [r1]
 801048c:	2b00      	cmp	r3, #0
 801048e:	d1e2      	bne.n	8010456 <scalbn+0x6e>
 8010490:	a30f      	add	r3, pc, #60	; (adr r3, 80104d0 <scalbn+0xe8>)
 8010492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010496:	f7f0 f8b7 	bl	8000608 <__aeabi_dmul>
 801049a:	e7cb      	b.n	8010434 <scalbn+0x4c>
 801049c:	a10a      	add	r1, pc, #40	; (adr r1, 80104c8 <scalbn+0xe0>)
 801049e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d0b8      	beq.n	8010418 <scalbn+0x30>
 80104a6:	a10e      	add	r1, pc, #56	; (adr r1, 80104e0 <scalbn+0xf8>)
 80104a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80104ac:	e7b4      	b.n	8010418 <scalbn+0x30>
 80104ae:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80104b2:	3236      	adds	r2, #54	; 0x36
 80104b4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80104b8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80104bc:	4620      	mov	r0, r4
 80104be:	4b0c      	ldr	r3, [pc, #48]	; (80104f0 <scalbn+0x108>)
 80104c0:	2200      	movs	r2, #0
 80104c2:	e7e8      	b.n	8010496 <scalbn+0xae>
 80104c4:	f3af 8000 	nop.w
 80104c8:	c2f8f359 	.word	0xc2f8f359
 80104cc:	01a56e1f 	.word	0x01a56e1f
 80104d0:	8800759c 	.word	0x8800759c
 80104d4:	7e37e43c 	.word	0x7e37e43c
 80104d8:	8800759c 	.word	0x8800759c
 80104dc:	fe37e43c 	.word	0xfe37e43c
 80104e0:	c2f8f359 	.word	0xc2f8f359
 80104e4:	81a56e1f 	.word	0x81a56e1f
 80104e8:	43500000 	.word	0x43500000
 80104ec:	ffff3cb0 	.word	0xffff3cb0
 80104f0:	3c900000 	.word	0x3c900000

080104f4 <_init>:
 80104f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80104f6:	bf00      	nop
 80104f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80104fa:	bc08      	pop	{r3}
 80104fc:	469e      	mov	lr, r3
 80104fe:	4770      	bx	lr

08010500 <_fini>:
 8010500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010502:	bf00      	nop
 8010504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010506:	bc08      	pop	{r3}
 8010508:	469e      	mov	lr, r3
 801050a:	4770      	bx	lr
