

================================================================
== Vivado HLS Report for 'tanh_LUT'
================================================================
* Date:           Thu Aug 23 18:04:04 2018

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        hls_prop
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1927-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.11|      3.49|        0.51|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    6|    6|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     102|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        5|      -|       0|       0|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|      93|       1|
+-----------------+---------+-------+--------+--------+
|Total            |        5|      1|      93|     103|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |prop_hw_mul_mul_1kbM_U16  |prop_hw_mul_mul_1kbM  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |tanh_table2_U  |tanh_LUT_tanh_tabjbC  |        5|  0|   0|  8192|   10|     1|        81920|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        5|  0|   0|  8192|   10|     1|        81920|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |neg_mul_fu_96_p2        |     -    |      0|  0|  28|           1|          28|
    |neg_ti_fu_128_p2        |     -    |      0|  0|  13|           1|          13|
    |r_V_fu_145_p2           |     -    |      0|  0|  13|          11|          13|
    |sel_tmp2_fu_195_p2      |    and   |      0|  0|   1|           1|           1|
    |icmp_fu_180_p2          |   icmp   |      0|  0|   2|           3|           1|
    |tmp_4_fu_208_p2         |    or    |      0|  0|   1|           1|           1|
    |ap_return               |  select  |      0|  0|  10|           1|          10|
    |p_v_fu_117_p3           |  select  |      0|  0|  15|           1|          15|
    |sel_tmp_cast_fu_200_p3  |  select  |      0|  0|   4|           1|           1|
    |tmp_9_fu_138_p3         |  select  |      0|  0|  13|           1|          13|
    |sel_tmp1_fu_190_p2      |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 102|          23|          98|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter3_tmp_8_reg_245   |  13|   0|   13|          0|
    |ap_pipeline_reg_pp0_iter5_tmp_12_reg_260  |   1|   0|    1|          0|
    |icmp_reg_271                              |   1|   0|    1|          0|
    |r_V_reg_255                               |  13|   0|   13|          0|
    |tmp_12_reg_260                            |   1|   0|    1|          0|
    |tmp_13_reg_266                            |   3|   0|    3|          0|
    |tmp_1_reg_240                             |  28|   0|   28|          0|
    |tmp_6_reg_234                             |   1|   0|    1|          0|
    |tmp_7_reg_250                             |  12|   0|   12|          0|
    |tmp_8_reg_245                             |  13|   0|   13|          0|
    |tmp_6_reg_234                             |   0|   1|    1|          0|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |  93|   1|   94|          0|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_done      | out |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |   tanh_LUT   | return value |
|ap_return    | out |   10| ap_ctrl_hs |   tanh_LUT   | return value |
|data_V_read  |  in |   13|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

