{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639892580748 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639892580748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 14:43:00 2021 " "Processing started: Sun Dec 19 14:43:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639892580748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639892580748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639892580748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1639892581155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "D:/Verilog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581244 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(38) " "Verilog HDL information at core.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639892581246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "D:/Verilog/CPU/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LCD_DATA lcd_data IO.v(26) " "Verilog HDL Declaration information at IO.v(26): object \"LCD_DATA\" differs only in case from object \"lcd_data\" in the same scope" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639892581250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io.v 1 1 " "Found 1 design units, including 1 entities, in source file io.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO " "Found entity 1: IO" {  } { { "IO.v" "" { Text "D:/Verilog/CPU/IO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581250 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(20) " "Verilog HDL information at lcd_controller.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639892581260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.v" "" { Text "D:/Verilog/CPU/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "line1 LINE1 lcd_test.v(7) " "Verilog HDL Declaration information at lcd_test.v(7): object \"line1\" differs only in case from object \"LINE1\" in the same scope" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639892581269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "line2 LINE2 lcd_test.v(9) " "Verilog HDL Declaration information at lcd_test.v(9): object \"line2\" differs only in case from object \"LINE2\" in the same scope" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1639892581269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_test " "Found entity 1: lcd_test" {  } { { "lcd_test.v" "" { Text "D:/Verilog/CPU/lcd_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_decoder " "Found entity 1: lcd_decoder" {  } { { "lcd_decoder.v" "" { Text "D:/Verilog/CPU/lcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ascii_decoder_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file ascii_decoder_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii_decoder_hex " "Found entity 1: ascii_decoder_hex" {  } { { "ascii_decoder_hex.v" "" { Text "D:/Verilog/CPU/ascii_decoder_hex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file button_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_pulse " "Found entity 1: button_pulse" {  } { { "button_pulse.v" "" { Text "D:/Verilog/CPU/button_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file led7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 led7seg " "Found entity 1: led7seg" {  } { { "led7seg.v" "" { Text "D:/Verilog/CPU/led7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.v 1 1 " "Found 1 design units, including 1 entities, in source file mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "mul.v" "" { Text "D:/Verilog/CPU/mul.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_datapath " "Found entity 1: mul_datapath" {  } { { "mul_datapath.v" "" { Text "D:/Verilog/CPU/mul_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_controller " "Found entity 1: mul_controller" {  } { { "mul_controller.v" "" { Text "D:/Verilog/CPU/mul_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div " "Found entity 1: signed_div" {  } { { "signed_div.v" "" { Text "D:/Verilog/CPU/signed_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581294 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "signed_div_datapath.v(25) " "Verilog HDL information at signed_div_datapath.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "signed_div_datapath.v" "" { Text "D:/Verilog/CPU/signed_div_datapath.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639892581297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div_datapath " "Found entity 1: signed_div_datapath" {  } { { "signed_div_datapath.v" "" { Text "D:/Verilog/CPU/signed_div_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signed_div_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file signed_div_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 signed_div_controller " "Found entity 1: signed_div_controller" {  } { { "signed_div_controller.v" "" { Text "D:/Verilog/CPU/signed_div_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div " "Found entity 1: unsigned_div" {  } { { "unsigned_div.v" "" { Text "D:/Verilog/CPU/unsigned_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unsigned_div_datapath.v(20) " "Verilog HDL information at unsigned_div_datapath.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "unsigned_div_datapath.v" "" { Text "D:/Verilog/CPU/unsigned_div_datapath.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1639892581308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div_datapath " "Found entity 1: unsigned_div_datapath" {  } { { "unsigned_div_datapath.v" "" { Text "D:/Verilog/CPU/unsigned_div_datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unsigned_div_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file unsigned_div_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 unsigned_div_controller " "Found entity 1: unsigned_div_controller" {  } { { "unsigned_div_controller.v" "" { Text "D:/Verilog/CPU/unsigned_div_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1639892581314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1639892581314 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S core.v(249) " "Verilog HDL error at core.v(249): object \"S\" is not declared" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 249 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1639892581324 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S core.v(250) " "Verilog HDL error at core.v(250): object \"S\" is not declared" {  } { { "core.v" "" { Text "D:/Verilog/CPU/core.v" 250 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1639892581324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/CPU/output_files/CPU.map.smsg " "Generated suppressed messages file D:/Verilog/CPU/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1639892581351 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639892581466 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 19 14:43:01 2021 " "Processing ended: Sun Dec 19 14:43:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639892581466 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639892581466 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639892581466 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639892581466 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639892582043 ""}
