#  uart to axi IP
This file contains a IP for a uart to axi master.<br>
<br>
***MARK -> 90%***
Tested with TB and a zynq with vitis needs deeper test
<br>
use example and doc [DOC](doc.pdf)