{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@162:172@HdlIdDef", "wire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@164:174", "wire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n  if (exec_transfer_cmd) begin\n    sdo_enabled <= cmd[8];\n    sdi_enabled <= cmd[9];\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@161:171", "\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\nassign cmd_ready = idle;\n\nalways @(posedge clk) begin\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@159:169", "wire sleep_counter_compare;\nwire cs_sleep_counter_compare;\n\nwire io_ready1;\nwire io_ready2;\nwire trigger_rx_s;\n\nwire last_sdi_bit;\nwire end_of_sdi_latch;\n\nassign cmd_ready = idle;\n"]], "Diff Content": {"Delete": [], "Add": [[167, "(* direct_enable = \"yes\" *) wire cs_gen;\n"], [167, "assign cs_gen = inst_d1 == CMD_CHIPSELECT && cs_sleep_counter_compare == 1'b1;\n"]]}}