vendor_name = ModelSim
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/ej1labfpga.vhd
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/Waveform.vwf
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/Waveform1.vwf
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/ej1labfpga_testbench.vhd
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/Block1.bdf
source_file = 1, C:/Users/franc/OneDrive/FRANCO/franco/db/ej1labfpga.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Block1
instance = comp, \LED~output\, LED~output, Block1, 1
instance = comp, \SW3~input\, SW3~input, Block1, 1
instance = comp, \SW2~input\, SW2~input, Block1, 1
instance = comp, \SW1~input\, SW1~input, Block1, 1
instance = comp, \inst4~0\, inst4~0, Block1, 1
