\doxysection{Drivers/\+STM32\+F4xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32f4xx\+\_\+hal\+\_\+i2s.h File Reference}
\hypertarget{stm32f4xx__hal__i2s_8h}{}\label{stm32f4xx__hal__i2s_8h}\index{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_i2s.h@{Drivers/STM32F4xx\_HAL\_Driver/Inc/stm32f4xx\_hal\_i2s.h}}


Header file of I2S HAL module.  


{\ttfamily \#include "{}stm32f4xx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32f4xx\+\_\+hal\+\_\+i2s\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_i2_s___init_type_def}{I2\+S\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S Init structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em I2S handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga33ddce8f08b6679386cb5f119a4ec61f}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+NONE}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga996f26e56aef3496b7c490b119f1bcc6}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~(0x00000001U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_gad8e43b3c6ff9233ea7c233f414bd2201}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+OVR}}~(0x00000002U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga1c4ae6b04b16718ed666cf46d14bf19e}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+UDR}}~(0x00000004U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga35de5c864ec5a042193f271af1960195}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+DMA}}~(0x00000008U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga91f7af0ab1de664d48a467e524c223a3}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+PRESCALER}}~(0x00000010U)
\item 
\#define \mbox{\hyperlink{group___i2_s___error_ga0e48e75b672ecf7b1fb08ef2dd105aae}{HAL\+\_\+\+I2\+S\+\_\+\+ERROR\+\_\+\+BUSY\+\_\+\+LINE\+\_\+\+RX}}~(0x00000040U)
\item 
\#define {\bfseries I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+TX}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+MODE\+\_\+\+SLAVE\+\_\+\+RX}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}})
\item 
\#define {\bfseries I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+TX}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}})
\item 
\#define {\bfseries I2\+S\+\_\+\+MODE\+\_\+\+MASTER\+\_\+\+RX}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga421c94680ee8a2583419e2b0c89e995e}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga80c398b9e79fcc61a497f9d7dd910352}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SCFG\+\_\+1}}))
\item 
\#define {\bfseries I2\+S\+\_\+\+STANDARD\+\_\+\+PHILIPS}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+STANDARD\+\_\+\+MSB}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}})
\item 
\#define {\bfseries I2\+S\+\_\+\+STANDARD\+\_\+\+LSB}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}})
\item 
\#define {\bfseries I2\+S\+\_\+\+STANDARD\+\_\+\+PCM\+\_\+\+SHORT}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}}))
\item 
\#define {\bfseries I2\+S\+\_\+\+STANDARD\+\_\+\+PCM\+\_\+\+LONG}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafeba0a45703463dfe05334364bdacbe8}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+0}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0142a3667f59bce9bae80d31e88a124a}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+I2\+SSTD\+\_\+1}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga66a29efc32a31f903e89b7ddcd20857b}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+PCMSYNC}}))
\item 
\#define {\bfseries I2\+S\+\_\+\+DATAFORMAT\+\_\+16B}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+DATAFORMAT\+\_\+16\+B\+\_\+\+EXTENDED}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}})
\item 
\#define {\bfseries I2\+S\+\_\+\+DATAFORMAT\+\_\+24B}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa20ad624085d2e533eea3662cb03d8fa}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+0}}))
\item 
\#define {\bfseries I2\+S\+\_\+\+DATAFORMAT\+\_\+32B}~((\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c362b3d703698a7891f032f6b29056f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CHLEN}} \texorpdfstring{$\vert$}{|} \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadf6e940d195fa1633cb1b23414f00412}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+DATLEN\+\_\+1}}))
\item 
\#define {\bfseries I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+ENABLE}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga25669c3686c0c577d2d371ac09200ff0}{SPI\+\_\+\+I2\+SPR\+\_\+\+MCKOE}})
\item 
\#define {\bfseries I2\+S\+\_\+\+MCLKOUTPUT\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+192K}~(192000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+96K}~(96000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+48K}~(48000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+44K}~(44100U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+32K}~(32000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+22K}~(22050U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+16K}~(16000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+11K}~(11025U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+8K}~(8000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+AUDIOFREQ\+\_\+\+DEFAULT}~(2U)
\item 
\#define {\bfseries I2\+S\+\_\+\+FULLDUPLEXMODE\+\_\+\+DISABLE}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+FULLDUPLEXMODE\+\_\+\+ENABLE}~(0x00000001U)
\item 
\#define {\bfseries I2\+S\+\_\+\+CPOL\+\_\+\+LOW}~(0x00000000U)
\item 
\#define {\bfseries I2\+S\+\_\+\+CPOL\+\_\+\+HIGH}~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5c5be1f1c8b4689643e04cd5034e7f5f}{SPI\+\_\+\+I2\+SCFGR\+\_\+\+CKPOL}})
\item 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+TXE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga23f683a1252ccaf625cae1a978989b2c}{SPI\+\_\+\+CR2\+\_\+\+TXEIE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+RXNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa7d4c37fbbcced7f2a0421e6ffd103ea}{SPI\+\_\+\+CR2\+\_\+\+RXNEIE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+IT\+\_\+\+ERR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf18705567de7ab52a62e5ef3ba27418b}{SPI\+\_\+\+CR2\+\_\+\+ERRIE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+TXE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5bd5d21816947fcb25ccae7d3bf8eb2c}{SPI\+\_\+\+SR\+\_\+\+TXE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+RXNE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40e14de547aa06864abcd4b0422d8b48}{SPI\+\_\+\+SR\+\_\+\+RXNE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+UDR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga13d3292e963499c0e9a36869909229e6}{SPI\+\_\+\+SR\+\_\+\+UDR}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+OVR}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa8d902302c5eb81ce4a57029de281232}{SPI\+\_\+\+SR\+\_\+\+OVR}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+FRE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gace2c7cac9431231663af42e6f5aabce6}{SPI\+\_\+\+SR\+\_\+\+FRE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+CHSIDE}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga81bd052f0b2e819ddd6bb16c2292a2de}{SPI\+\_\+\+SR\+\_\+\+CHSIDE}}
\item 
\#define {\bfseries I2\+S\+\_\+\+FLAG\+\_\+\+BSY}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaa3498df67729ae048dc5f315ef7c16bf}{SPI\+\_\+\+SR\+\_\+\+BSY}}
\item 
\#define \mbox{\hyperlink{group___i2_s___flags___definition_gaef433580f12aaa44221f7624c4349852}{I2\+S\+\_\+\+FLAG\+\_\+\+MASK}}
\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga6c4a9d76f38d834137575776a5b7f60f}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Reset I2S handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga4b5ca1e0e5bf616c99d38b8f0c5bdded}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified SPI peripheral (in I2S mode). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gac4f398db7f68fb8354bff61a9a6372b9}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified SPI peripheral (in I2S mode). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gad6f90125be5ad17065e5378c7580708a}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Enable the specified I2S interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gaa78db4341e43a5fb30c815b22137a9e7}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Disable the specified I2S interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_ga722512f6ff5e3bc5c6ef34ae2ab93f4e}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if the specified I2S interrupt source is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gab4dcaccc00ab76a11c23a49e973df009}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks whether the specified I2S flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gabe5bab581b9d997faeb0132672376444}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+OVRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the I2S OVR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gafc275594559c5c1e26c23f3246260937}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+CLEAR\+\_\+\+UDRFLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clears the I2S UDR pending flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___exported__macros_gabfbd1a770a5eea3148e3e57f0486ce3a}{\+\_\+\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+FLUSH\+\_\+\+RX\+\_\+\+DR}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Flush the I2S DR Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga3964ad318e0958654fae2ff925456826}{I2\+S\+\_\+\+CHECK\+\_\+\+FLAG}}(\+\_\+\+\_\+\+SR\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI flag is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gadee8d9ff836a0f9328f961c1109f3961}{I2\+S\+\_\+\+CHECK\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+CR2\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Check whether the specified SPI Interrupt is set or not. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gac8d5e0a3d900566959bb21b70d89a844}{IS\+\_\+\+I2\+S\+\_\+\+MODE}}(\+\_\+\+\_\+\+MODE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if I2S Mode parameter is in allowed range. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga5ce493481e32d4aebc35711ce3675088}{IS\+\_\+\+I2\+S\+\_\+\+STANDARD}}(\+\_\+\+\_\+\+STANDARD\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gaf6ce0f7bc5f635244100c607e1ee61a7}{IS\+\_\+\+I2\+S\+\_\+\+DATA\+\_\+\+FORMAT}}(\+\_\+\+\_\+\+FORMAT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga453fe2a0e8ea3f72c329c11da9f8eb08}{IS\+\_\+\+I2\+S\+\_\+\+MCLK\+\_\+\+OUTPUT}}(\+\_\+\+\_\+\+OUTPUT\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gab03caaf3320712797cd49e301027b172}{IS\+\_\+\+I2\+S\+\_\+\+AUDIO\+\_\+\+FREQ}}(\+\_\+\+\_\+\+FREQ\+\_\+\+\_\+)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_ga5be53aa8147cb6b018f9e4529a317938}{IS\+\_\+\+I2\+S\+\_\+\+FULLDUPLEX\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group___i2_s___private___macros_gae30b8feee20548dd36022155251de35d}{IS\+\_\+\+I2\+S\+\_\+\+CPOL}}(\+\_\+\+\_\+\+CPOL\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Checks if I2S Serial clock steady state parameter is in allowed range. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_____i2_s___handle_type_def}{\+\_\+\+\_\+\+I2\+S\+\_\+\+Handle\+Type\+Def}} {\bfseries I2\+S\+\_\+\+Handle\+Type\+Def}
\begin{DoxyCompactList}\small\item\em I2S handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} \{ \newline
\mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a2b69279eb021ef38d711edcdc5c95054}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0afb3efb92ef3bcfce6f4d34570b31a602}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a0d9faadcd5b6010c6071905345a282e7}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0ab8386636ae24469508b8312e7bfbc4b3}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX}} = 0x03U
, \newline
\mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a641d635762b2ebb2e8e16917efc13162}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+RX}} = 0x04U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a4135585ed147654154c0b7be15f3807e}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+BUSY\+\_\+\+TX\+\_\+\+RX}} = 0x05U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a95d3eabfe7ff5d52af473e7fc96f9536}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x06U
, \mbox{\hyperlink{group___i2_s___exported___types_gga2588a0c71baf7cd6d2c1b9b11120bef0a011e8568b5b81c7074f2cbfa38b8a2d8}{HAL\+\_\+\+I2\+S\+\_\+\+STATE\+\_\+\+ERROR}} = 0x07U
 \}
\begin{DoxyCompactList}\small\item\em HAL State structures definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Init} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+De\+Init} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga5033142a7bf0de4513782bbee1823a97}{HAL\+\_\+\+I2\+S\+\_\+\+Msp\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\begin{DoxyCompactList}\small\item\em I2S MSP Initialization This function configures the hardware resources used in this example. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___i2_s___exported___functions___group1_ga7ef92677a8ff770f754d4dfc2aceb39b}{HAL\+\_\+\+I2\+S\+\_\+\+Msp\+De\+Init}} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\begin{DoxyCompactList}\small\item\em I2S MSP De-\/\+Initialization This function freeze the hardware resources used in this example. \end{DoxyCompactList}\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Transmit} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Receive} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size, uint32\+\_\+t Timeout)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Transmit\+\_\+\+IT} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Receive\+\_\+\+IT} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+IRQHandler} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Transmit\+\_\+\+DMA} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Receive\+\_\+\+DMA} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s, uint16\+\_\+t \texorpdfstring{$\ast$}{*}p\+Data, uint16\+\_\+t Size)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+DMAPause} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+DMAResume} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
\mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+DMAStop} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Tx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Tx\+Cplt\+Callback} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Rx\+Half\+Cplt\+Callback} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Rx\+Cplt\+Callback} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
void {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Error\+Callback} (\mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
\mbox{\hyperlink{group___i2_s___exported___types_ga2588a0c71baf7cd6d2c1b9b11120bef0}{HAL\+\_\+\+I2\+S\+\_\+\+State\+Type\+Def}} {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Get\+State} (const \mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\item 
uint32\+\_\+t {\bfseries HAL\+\_\+\+I2\+S\+\_\+\+Get\+Error} (const \mbox{\hyperlink{group___i2_s___exported___types_ga5ba06de362a2420f3b9f1314229b3cdc}{I2\+S\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hi2s)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of I2S HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2016 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 