{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665326503548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665326503553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 21:41:43 2022 " "Processing started: Sun Oct 09 21:41:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665326503553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326503553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326503553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665326504213 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665326504213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/platformdesigner.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/platformdesigner.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner " "Found entity 1: PlatformDesigner" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_irq_mapper " "Found entity 1: PlatformDesigner_irq_mapper" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_irq_mapper.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0 " "Found entity 1: PlatformDesigner_mm_interconnect_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_avalon_st_adapter " "Found entity 1: PlatformDesigner_mm_interconnect_0_avalon_st_adapter" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_mux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_mux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511229 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_mux " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_mux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_demux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_demux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_rsp_demux " "Found entity 1: PlatformDesigner_mm_interconnect_0_rsp_demux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_mux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_mux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_mux " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_mux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_demux_001 " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_demux_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_cmd_demux " "Found entity 1: PlatformDesigner_mm_interconnect_0_cmd_demux" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511315 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "PlatformDesigner/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "PlatformDesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511327 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511331 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_003_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_003_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511332 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_003 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_003" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511335 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_002_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_002_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511336 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_002 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_002" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511338 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_001_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_001_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511339 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router_001 " "Found entity 2: PlatformDesigner_mm_interconnect_0_router_001" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel PlatformDesigner_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511348 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel PlatformDesigner_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at PlatformDesigner_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1665326511349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_mm_interconnect_0_router_default_decode " "Found entity 1: PlatformDesigner_mm_interconnect_0_router_default_decode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511349 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_mm_interconnect_0_router " "Found entity 2: PlatformDesigner_mm_interconnect_0_router" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0 " "Found entity 1: PlatformDesigner_nios2_gen2_0" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_ic_data_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "2 PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "3 PlatformDesigner_nios2_gen2_0_cpu_bht_module " "Found entity 3: PlatformDesigner_nios2_gen2_0_cpu_bht_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "4 PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "5 PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "6 PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "7 PlatformDesigner_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: PlatformDesigner_nios2_gen2_0_cpu_dc_data_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "8 PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "9 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "10 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "11 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "12 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "13 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "14 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "15 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "16 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "17 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "18 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "19 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "20 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "21 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "22 PlatformDesigner_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: PlatformDesigner_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "23 PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "24 PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "25 PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "26 PlatformDesigner_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: PlatformDesigner_nios2_gen2_0_cpu_nios2_oci" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""} { "Info" "ISGN_ENTITY_NAME" "27 PlatformDesigner_nios2_gen2_0_cpu " "Found entity 27: PlatformDesigner_nios2_gen2_0_cpu" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_mult_cell " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_mult_cell" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_nios2_gen2_0_cpu_test_bench " "Found entity 1: PlatformDesigner_nios2_gen2_0_cpu_test_bench" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AVL_MM_ADAPTER.v(13) " "Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665326511975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/avl_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/avl_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVL_MM_ADAPTER " "Found entity 1: AVL_MM_ADAPTER" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/partial_matrix_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/partial_matrix_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 PARTIAL_MATRIX_MULT " "Found entity 1: PARTIAL_MATRIX_MULT" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/mult.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/add_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/add_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_BITS " "Found entity 1: ADD_BITS" {  } { { "PlatformDesigner/synthesis/submodules/ADD_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/ADD_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326511999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326511999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "PlatformDesigner/synthesis/submodules/FULL_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/FULL_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "PlatformDesigner/synthesis/submodules/HALF_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/HALF_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_BITS " "Found entity 1: AND_BITS" {  } { { "PlatformDesigner/synthesis/submodules/AND_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AND_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platformdesigner/synthesis/submodules/platformdesigner_imem.v 1 1 " "Found 1 design units, including 1 entities, in source file platformdesigner/synthesis/submodules/platformdesigner_imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 PlatformDesigner_IMEM " "Found entity 1: PlatformDesigner_IMEM" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "partial_matrix_mult.v 1 1 " "Found 1 design units, including 1 entities, in source file partial_matrix_mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 PARTIAL_MATRIX_MULT " "Found entity 1: PARTIAL_MATRIX_MULT" {  } { { "PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PARTIAL_MATRIX_MULT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 1 1 " "Found 1 design units, including 1 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 MULT " "Found entity 1: MULT" {  } { { "MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/MULT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADDER " "Found entity 1: HALF_ADDER" {  } { { "HALF_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/HALF_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 FULL_ADDER " "Found entity 1: FULL_ADDER" {  } { { "FULL_ADDER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FULL_ADDER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512044 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "AVL_MM_ADAPTER.v(13) " "Verilog HDL information at AVL_MM_ADAPTER.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AVL_MM_ADAPTER.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1665326512046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avl_mm_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file avl_mm_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 AVL_MM_ADAPTER " "Found entity 1: AVL_MM_ADAPTER" {  } { { "AVL_MM_ADAPTER.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AVL_MM_ADAPTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file and_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 AND_BITS " "Found entity 1: AND_BITS" {  } { { "AND_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/AND_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file add_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_BITS " "Found entity 1: ADD_BITS" {  } { { "ADD_BITS.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/ADD_BITS.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512055 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "FINAL.v(4) " "Verilog HDL Instantiation warning at FINAL.v(4): instance has no name" {  } { { "FINAL.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1665326512085 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665326512174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner PlatformDesigner:comb_3 " "Elaborating entity \"PlatformDesigner\" for hierarchy \"PlatformDesigner:comb_3\"" {  } { { "FINAL.v" "comb_3" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/FINAL.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_IMEM PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem " "Elaborating entity \"PlatformDesigner_IMEM\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "imem" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram " "Instantiated megafunction \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PlatformDesigner_IMEM.hex " "Parameter \"init_file\" = \"PlatformDesigner_IMEM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 7500 " "Parameter \"maximum_depth\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 7500 " "Parameter \"numwords_a\" = \"7500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1665326512323 ""}  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_IMEM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1665326512323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_75n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_75n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_75n1 " "Found entity 1: altsyncram_75n1" {  } { { "db/altsyncram_75n1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_75n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326512365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326512365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_75n1 PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_75n1:auto_generated " "Elaborating entity \"altsyncram_75n1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_IMEM:imem\|altsyncram:the_altsyncram\|altsyncram_75n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AVL_MM_ADAPTER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0 " "Elaborating entity \"AVL_MM_ADAPTER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "matrix_mult_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PARTIAL_MATRIX_MULT PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM " "Elaborating entity \"PARTIAL_MATRIX_MULT\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\"" {  } { { "PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" "PMM" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/AVL_MM_ADAPTER.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512579 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 PARTIAL_MATRIX_MULT.v(37) " "Verilog HDL assignment warning at PARTIAL_MATRIX_MULT.v(37): truncated value with size 20 to match size of target (18)" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1665326512583 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU " "Elaborating entity \"MULT\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "mult_block\[0\].MU" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|AND_BITS:and_block\[0\].an " "Elaborating entity \"AND_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|AND_BITS:and_block\[0\].an\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "and_block\[0\].an" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA " "Elaborating entity \"FULL_ADDER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\"" {  } { { "PlatformDesigner/synthesis/submodules/ADD_BITS.v" "add_block\[0\].FA" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/ADD_BITS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\|HALF_ADDER:HA1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[0\].add\|FULL_ADDER:add_block\[0\].FA\|HALF_ADDER:HA1\"" {  } { { "PlatformDesigner/synthesis/submodules/FULL_ADDER.v" "HA1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/FULL_ADDER.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[1\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[1\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[2\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[2\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[3\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[3\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[4\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[4\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326512981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[5\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[5\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326513084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[6\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|MULT:mult_block\[0\].MU\|ADD_BITS:add_block\[6\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326513191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[0\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[0\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[1\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[1\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_BITS PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[2\].add " "Elaborating entity \"ADD_BITS\" for hierarchy \"PlatformDesigner:comb_3\|AVL_MM_ADAPTER:matrix_mult_0\|PARTIAL_MATRIX_MULT:PMM\|ADD_BITS:add_block\[2\].add\"" {  } { { "PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PARTIAL_MATRIX_MULT.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"PlatformDesigner_nios2_gen2_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "nios2_gen2_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" "cpu" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_test_bench PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_test_bench:the_PlatformDesigner_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_test_bench\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_test_bench:the_PlatformDesigner_nios2_gen2_0_cpu_test_bench\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 5965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326515974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ic_data_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ic_data" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 6967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326516090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326516090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_data_module:PlatformDesigner_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ic_tag" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 7033 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ngj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ngj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ngj1 " "Found entity 1: altsyncram_ngj1" {  } { { "db/altsyncram_ngj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_ngj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326516202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326516202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ngj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated " "Elaborating entity \"altsyncram_ngj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_ic_tag_module:PlatformDesigner_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_ngj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_bht_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_bht_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_bht" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 7231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326516310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326516310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_bht_module:PlatformDesigner_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326516413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326516413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_a_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_register_bank_b_module:PlatformDesigner_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_mult_cell PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 8791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326516558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326516558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326516963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_mult_cell:the_PlatformDesigner_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326517362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_tag" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hmi1 " "Found entity 1: altsyncram_hmi1" {  } { { "db/altsyncram_hmi1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_hmi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326518496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326518496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hmi1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated " "Elaborating entity \"altsyncram_hmi1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_tag_module:PlatformDesigner_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_hmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_data_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_data" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326518596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326518596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_data_module:PlatformDesigner_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_dc_victim" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 9391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326518702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326518702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_dc_victim_module:PlatformDesigner_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 10118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326518996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode:PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_dtrace\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_td_mode:PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326519538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326519538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_ocimem\|PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram_module:PlatformDesigner_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" "PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326519678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper:the_PlatformDesigner_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:PlatformDesigner_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "mm_interconnect_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrix_mult_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:matrix_mult_0_avalon_slave_0_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 571 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:imem_s1_translator\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "imem_s1_translator" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 716 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_agent" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:matrix_mult_0_avalon_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:matrix_mult_0_avalon_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:matrix_mult_0_avalon_slave_0_agent_rsp_fifo\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "matrix_mult_0_avalon_slave_0_agent_rsp_fifo" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\|PlatformDesigner_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router:router\|PlatformDesigner_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_001_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\|PlatformDesigner_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_001_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_001:router_001\|PlatformDesigner_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_002 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_002\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_002" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_002_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\|PlatformDesigner_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_002_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_002:router_002\|PlatformDesigner_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_003 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_003\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "router_003" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_router_003_default_decode PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\|PlatformDesigner_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_router_003_default_decode\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_router_003:router_003\|PlatformDesigner_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_demux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_demux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_demux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_demux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_mux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_mux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_cmd_mux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_cmd_mux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_demux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_demux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_demux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_demux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_mux PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_mux\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_rsp_mux_001 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_rsp_mux_001\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_avalon_st_adapter PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0.v" 1611 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0 PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_mm_interconnect_0:mm_interconnect_0\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|PlatformDesigner_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PlatformDesigner_irq_mapper PlatformDesigner:comb_3\|PlatformDesigner_irq_mapper:irq_mapper " "Elaborating entity \"PlatformDesigner_irq_mapper\" for hierarchy \"PlatformDesigner:comb_3\|PlatformDesigner_irq_mapper:irq_mapper\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "irq_mapper" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller PlatformDesigner:comb_3\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\"" {  } { { "PlatformDesigner/synthesis/PlatformDesigner.v" "rst_controller" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/PlatformDesigner.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"PlatformDesigner:comb_3\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "PlatformDesigner/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326520710 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" "the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521231 "|FINAL|PlatformDesigner:comb_3|PlatformDesigner_nios2_gen2_0:nios2_gen2_0|PlatformDesigner_nios2_gen2_0_cpu:cpu|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521283 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521284 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521285 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521286 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521286 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521287 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665326521287 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521287 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521289 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521290 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521291 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521291 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521291 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521292 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665326521293 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521293 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[6\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[6\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[6\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521294 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[6].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[5\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[5\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[5\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521295 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[5].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[4\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[4\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[4\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521296 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[4].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[3\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[3\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[3\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521297 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[3].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[2\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[2\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[2\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521297 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[2].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[1\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[1\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[1\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 33 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521298 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[1].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ordered port 2 add_block\[0\].add 8 9 " "Port \"ordered port 2\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 8. The formal width of the signal in the module is 9.  The extra bits will be driven by GND." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1665326521299 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 4 add_block\[0\].add 32 1 " "Port \"ordered port 4\" on the entity instantiation of \"add_block\[0\].add\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "PlatformDesigner/synthesis/submodules/MULT.v" "add_block\[0\].add" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/PlatformDesigner/synthesis/submodules/MULT.v" 24 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1665326521299 "|FINAL|PlatformDesigner:comb_3|AVL_MM_ADAPTER:matrix_mult_0|PARTIAL_MATRIX_MULT:PMM|MULT:mult_block[0].MU|ADD_BITS:add_block[0].add"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665326521825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.10.09.11:42:04 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl " "2022.10.09.11:42:04 Progress: Loading slde1ef6cd0/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326524466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326526301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326526407 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528269 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528367 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326528478 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1665326529160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/alt_sld_fab.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529592 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/db/ip/slde1ef6cd0/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665326529653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326529653 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1665326533375 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1665326533375 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1665326533407 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1665326533407 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1665326533407 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1665326533407 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1665326533407 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665326533426 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326535064 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1665326539167 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326539336 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326539603 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.map.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326541015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665326543743 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665326543743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3760 " "Implemented 3760 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665326544097 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665326544097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3504 " "Implemented 3504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665326544097 ""} { "Info" "ICUT_CUT_TM_RAMS" "247 " "Implemented 247 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1665326544097 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1665326544097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665326544097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5032 " "Peak virtual memory: 5032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665326544142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 21:42:24 2022 " "Processing ended: Sun Oct 09 21:42:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665326544142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665326544142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665326544142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665326544142 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1665326545268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665326545273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 21:42:25 2022 " "Processing started: Sun Oct 09 21:42:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665326545273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665326545273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665326545273 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665326545346 ""}
{ "Info" "0" "" "Project  = Project" {  } {  } 0 0 "Project  = Project" 0 0 "Fitter" 0 0 1665326545346 ""}
{ "Info" "0" "" "Revision = Project" {  } {  } 0 0 "Revision = Project" 0 0 "Fitter" 0 0 1665326545346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1665326545541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1665326545541 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Project 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665326545567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665326545604 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665326545604 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665326545946 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665326545997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1665326546311 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665326546372 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1665326546584 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1665326553577 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 2005 global CLKCTRL_G8 " "CLOCK_50~inputCLKENA0 with 2005 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1665326553671 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1665326553671 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326553672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665326553707 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665326553711 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665326553718 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665326553723 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326554436 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1665326554436 ""}
{ "Info" "ISTA_SDC_FOUND" "PlatformDesigner/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'PlatformDesigner/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665326554466 ""}
{ "Info" "ISTA_SDC_FOUND" "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1665326554472 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665326554486 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1665326554486 "|FINAL|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1665326554506 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1665326554506 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1665326554512 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665326554512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665326554512 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1665326554512 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1665326554512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665326554558 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665326554561 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665326554658 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 Block RAM " "Packed 2 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665326554661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1665326554661 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1665326554661 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665326554661 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326554827 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665326558622 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1665326559035 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326585823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665326616863 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665326619075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326619075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665326620278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1665326624570 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665326624570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1665326628752 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665326628752 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326628757 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.71 " "Total time spent on timing analysis during the Fitter is 1.71 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1665326632284 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665326632345 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665326633191 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665326633193 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665326633981 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665326637688 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.fit.smsg " "Generated suppressed messages file C:/Users/ADMIN/Documents/GitHub/FPGA-MatrixMultiplication/Project.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665326638205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7083 " "Peak virtual memory: 7083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665326639334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 21:43:59 2022 " "Processing ended: Sun Oct 09 21:43:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665326639334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:34 " "Elapsed time: 00:01:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665326639334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665326639334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665326639334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665326640482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665326640486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 21:44:00 2022 " "Processing started: Sun Oct 09 21:44:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665326640486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665326640486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665326640486 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1665326641196 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665326646005 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1665326646026 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1665326646377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665326646440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 21:44:06 2022 " "Processing ended: Sun Oct 09 21:44:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665326646440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665326646440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665326646440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665326646440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665326647069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665326647463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665326647468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 09 21:44:07 2022 " "Processing started: Sun Oct 09 21:44:07 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665326647468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1665326647468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1665326647468 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1665326647543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1665326648300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1665326648301 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326648339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326648339 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1665326648891 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1665326648891 ""}
{ "Info" "ISTA_SDC_FOUND" "PlatformDesigner/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'PlatformDesigner/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665326648918 ""}
{ "Info" "ISTA_SDC_FOUND" "PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'PlatformDesigner/synthesis/submodules/PlatformDesigner_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1665326648926 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665326648942 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665326648942 "|FINAL|CLOCK_50"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1665326648949 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326649008 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1665326649013 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665326649027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.151 " "Worst-case setup slack is 12.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.151               0.000 altera_reserved_tck  " "   12.151               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326649050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.117 " "Worst-case hold slack is 0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649055 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 altera_reserved_tck  " "    0.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649055 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326649055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.158 " "Worst-case recovery slack is 30.158" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649058 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.158               0.000 altera_reserved_tck  " "   30.158               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649058 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326649058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.786 " "Worst-case removal slack is 0.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.786               0.000 altera_reserved_tck  " "    0.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326649062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.774 " "Worst-case minimum pulse width slack is 15.774" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649065 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.774               0.000 altera_reserved_tck  " "   15.774               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326649065 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326649065 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.498 ns " "Worst Case Available Settling Time: 62.498 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326649082 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326649082 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665326649085 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665326649113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665326650470 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665326650624 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665326650624 "|FINAL|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326650685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.246 " "Worst-case setup slack is 12.246" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.246               0.000 altera_reserved_tck  " "   12.246               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326650704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650709 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 altera_reserved_tck  " "    0.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650709 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326650709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.226 " "Worst-case recovery slack is 30.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.226               0.000 altera_reserved_tck  " "   30.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326650711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.691 " "Worst-case removal slack is 0.691" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.691               0.000 altera_reserved_tck  " "    0.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326650715 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.786 " "Worst-case minimum pulse width slack is 15.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.786               0.000 altera_reserved_tck  " "   15.786               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326650717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326650717 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.574 ns " "Worst Case Available Settling Time: 62.574 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326650736 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326650736 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1665326650741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1665326650891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1665326652180 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665326652335 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665326652335 "|FINAL|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326652393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.178 " "Worst-case setup slack is 14.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652403 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.178               0.000 altera_reserved_tck  " "   14.178               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652403 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.018 " "Worst-case hold slack is 0.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.018               0.000 altera_reserved_tck  " "    0.018               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.297 " "Worst-case recovery slack is 31.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.297               0.000 altera_reserved_tck  " "   31.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.349 " "Worst-case removal slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 altera_reserved_tck  " "    0.349               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.756 " "Worst-case minimum pulse width slack is 15.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.756               0.000 altera_reserved_tck  " "   15.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652416 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.763 ns " "Worst Case Available Settling Time: 63.763 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652432 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326652432 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1665326652435 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready CLOCK_50 " "Register PlatformDesigner:comb_3\|PlatformDesigner_nios2_gen2_0:nios2_gen2_0\|PlatformDesigner_nios2_gen2_0_cpu:cpu\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci\|PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug:the_PlatformDesigner_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_ready is being clocked by CLOCK_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1665326652614 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1665326652614 "|FINAL|CLOCK_50"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326652675 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.455 " "Worst-case setup slack is 14.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.455               0.000 altera_reserved_tck  " "   14.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.005 " "Worst-case hold slack is 0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.005               0.000 altera_reserved_tck  " "    0.005               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.451 " "Worst-case recovery slack is 31.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.451               0.000 altera_reserved_tck  " "   31.451               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.292 " "Worst-case removal slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 altera_reserved_tck  " "    0.292               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.780 " "Worst-case minimum pulse width slack is 15.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.780               0.000 altera_reserved_tck  " "   15.780               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1665326652696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1665326652696 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.964 ns " "Worst Case Available Settling Time: 63.964 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1665326652712 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1665326652712 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665326653588 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1665326653589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5275 " "Peak virtual memory: 5275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665326653646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 09 21:44:13 2022 " "Processing ended: Sun Oct 09 21:44:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665326653646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665326653646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665326653646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665326653646 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus Prime Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1665326654325 ""}
