$date
	Sat Feb 20 21:42:22 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adder_tb $end
$var wire 8 ! c [7:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst_n $end
$scope module DUT $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst_n $end
$var reg 8 ( c [7:0] $end
$upscope $end
$scope task test $end
$var reg 8 ) e [7:0] $end
$var reg 4 * in [3:0] $end
$var reg 4 + in2 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 +
b1 *
b10 )
bx (
b1 '
b1 &
1%
x$
b1 #
b1 "
bx !
$end
#5
0$
#10
b10 !
b10 (
1$
#15
0$
