// Seed: 3629357802
module module_0 (
    output wand  id_0,
    output tri1  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output tri0  id_4
);
endmodule
module module_1 #(
    parameter id_13 = 32'd46,
    parameter id_15 = 32'd61
) (
    output wand id_0,
    output uwire id_1,
    output supply0 id_2,
    output supply0 id_3,
    input supply0 id_4,
    input tri id_5,
    output supply0 id_6,
    input tri id_7,
    input uwire id_8,
    output tri1 id_9,
    input wor id_10,
    output wire id_11,
    output wire id_12,
    output tri _id_13,
    input supply1 id_14,
    input wire _id_15
);
  wire [id_15 : -1] id_17;
  logic [-1 : -1] id_18;
  module_0 modCall_1 (
      id_6,
      id_9,
      id_2,
      id_5,
      id_1
  );
  logic [-1 : id_13] id_19;
  assign id_13 = id_10;
  wire id_20;
  ;
endmodule
