I"U<div style="font-size:14px;">
<h2>TLB Formalisation</h2>
 <p>Reasoning under Cached Address Translation</p>

<h3>Aim:</h3>

 <p>To develop a formal methodology for reasoning about functional correctness of programs
   in the presence of software-visible details of underlying memory system such as
   cached address translation.</p>

</div>
:ET